




High Performance CMOS Bus Interface Products

Advanced
Micro
Devices

1989 Data Book

Am29C800A

WIDE!!
|
8,9,10



"Increasing integration and performance on the system level now requires corresponding improvements in bus interface. AMD's Am29C800A family meets this challenge, offering the designer innovative solutions to his interface needs. We are confident that you will find these devices suitable for your most demanding applications."

A handwritten signature in black ink that reads "Fred J. Roeder". The signature is written in a cursive style with a large, prominent 'F' and 'R'.

*Fred J. Roeder
Vice-President and Managing Director
Logic Products Division*

Table of Contents

| | |
|---|------|
| Numerical Device Index | iii |
| Introduction | iv |
| Switching Test Circuits | v |
| Switching Test Waveforms | vi |
| Physical Dimensions | viii |
| Product Specifications | |
| Am29C821A/Am29C823A High-Performance CMOS Bus Interface Registers | 1 |
| Am29C827A/Am29C828A High-Performance CMOS Buffers | 9 |
| Am29C833A/Am29C853A/Am29C855A CMOS Parity Bus Transceivers | 16 |
| Am29C841A/Am29C843A High-Performance CMOS Bus Interface Latches | 27 |
| Am29C861A/Am29C863A High-Performance CMOS Bus Transceivers | 35 |

Numerical Device Index

| | |
|---|----|
| Am29C821A High-Performance CMOS Bus Interface Registers | 1 |
| Am29C823A High-Performance CMOS Bus Interface Registers | 1 |
| Am29C827A High-Performance CMOS Buffers | 9 |
| Am29C828A High-Performance CMOS Buffers | 9 |
| Am29C833A CMOS Parity Bus Transceivers | 16 |
| Am29C841A High-Performance CMOS Bus Interface Latches | 27 |
| Am29C843A High-Performance CMOS Bus Interface Latches | 27 |
| Am29C853A CMOS Parity Bus Transceivers | 16 |
| Am29C855A CMOS Parity Bus Transceivers | 16 |
| Am29C861A High-Performance CMOS Bus Transceivers | 35 |
| Am29C863A High-Performance CMOS Bus Transceivers | 35 |

Introduction

This document contains preliminary product specifications for the Am29C800A High-Performance Bus interface devices. This newest Am29800 Family provides wide data-path solutions in a variety of functions for use in various system applications.


The Am29C800A High-Performance CMOS Bus Interface Family provides bipolar-comparable performance while consuming much less power. Pin-for-pin compatible with the Am29800A/Am29C800 Families, the Am29C800A Family provides the same functionality and features with 48-mA output drive. The Am29C800A devices offer lower propagation delays and consume less power than their predecessors. Built with AMD's advanced CS-11SA 1.0 micron process, you obtain the necessary output drive for driving heavily loaded buses while achieving the fast switching speeds required for high-performance systems.

The family is available in a variety of packages, including 24-Pin Slim (300-mil) Ceramic and Plastic DIPs, a 28-Pin Ceramic Leadless Chip Carrier (LCC), and a 28-Pin Plastic Leaded Chip Carrier (PLCC). Physical Dimensions for these packages, as well as a common Switching Test Circuit, with associated waveforms, are provided on the following pages.

For further information, please contact the nearest AMD Sales Office or Representative listed on the back cover.


SWITCHING TEST CIRCUITS

THREE-STATE OUTPUTS



TC002682


OPEN-DRAIN OUTPUTS



SWITCH POSITIONS FOR PARAMETER TESTING


| Parameter | S Position |
|-----------|------------|
| t_{PLH} | OPEN |
| t_{PHL} | OPEN |
| t_{HZ} | OPEN |
| t_{ZH} | OPEN |
| t_{LZ} | CLOSED |
| t_{ZL} | CLOSED |

SWITCHING TEST WAVEFORMS




WF001414

Enable and Disable Times



WF001271


Pulse Width



WF024420

Propagation Delay for Buffers, Transceivers, and Latches in the Transparent Mode


Am29C841A, Am29C843A, Am29C833A, Am29C853A, Am29C855A



WF024440

Switching Parameters for Circuits with Latches

Am29C841A, Am29C843A, Am29C853A, Am29C855A




WF024430

Switching Parameters for Circuits with Registers


Am29C821A, Am29C823A, Am29C833A

PHYSICAL DIMENSIONS*

PD3024




CD3024




*For reference only. All dimensions are measured in inches.
BSC is an ANSI standard for Basic Space Centering.

PHYSICAL DIMENSIONS (cont'd)

SO 024




CFM024




PHYSICAL DIMENSIONS (cont'd)

PL 028



PID # 06751E

CL 028



PID #06595F

Am29C821A/Am29C823A

High-Performance CMOS Bus Interface Registers




PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- High-speed parallel positive edge-triggered registers with D-type flip-flops
 - CP-Y propagation delay = 5 ns typical
- Low standby power
- JEDEC FCT-compatible specs
- Very high output drive
 - $I_{OL} = 48$ mA Commercial, 32 mA Military
- Extra-wide (9- and 10-bit) data paths
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing


BLOCK DIAGRAMS

Am29C821A



BD005471

Am29C823A



LS003330

Publication # 11227
Rev. A
Amendment /0
Issue Date: November 1988

Am29C821A/Am29C823A

Advanced Micro Devices

GENERAL DESCRIPTION

The Am29C821A and Am29C823A CMOS Bus Interface Registers are designed to eliminate the extra devices required to buffer stand alone registers and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800A registers are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 5 ns, as well as an output current drive of 48 mA.

The Am29C821A is a buffered, 10-bit version of the popular '374/'534 function. The Am29C823A is a 9-bit buffered register with Clock Enable (\overline{EN}) and Clear (\overline{CLR}) — ideal for parity bus interfacing in high-performance microprogrammed systems.

The Am29C821A and Am29C823A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and output ringing

have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*


A unique I/O circuitry provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C821A and Am29C823A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.


*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

CONNECTION DIAGRAMS Top View

Am29C821A




CD001360




CD001370

Am29C823A



CD001220




CD001230

* Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.


**Also available in 28-Pin PLCC; pinout identical to LCC.

LOGIC SYMBOLS

Am29C821A



Am29C823A



FUNCTION TABLES

Am29C821A

| Inputs | | | Internal | Outputs | Function |
|-----------------|-------|----|------------------|---------|----------|
| \overline{OE} | D_1 | CP | \overline{Q}_1 | Y_1 | |
| H | L | ↑ | H | Z | Hi-Z |
| H | H | ↑ | L | Z | |
| L | L | ↑ | H | L | Load |
| L | H | ↑ | L | H | |

Am29C823A

| Inputs | | | | | Internal | Outputs | Function |
|-----------------|------------------|-----------------|-------|----|------------------|---------|----------|
| \overline{OE} | \overline{CLR} | \overline{EN} | D_1 | CP | \overline{Q}_1 | Y_1 | |
| H | H | L | L | ↑ | H | Z | Hi-Z |
| H | H | L | H | ↑ | L | Z | |
| H | L | X | X | X | H | Z | Clear |
| L | L | X | X | X | H | L | |
| H | H | H | X | X | NC | Z | Hold |
| L | H | H | X | X | NC | NC | |
| H | H | L | L | ↑ | H | Z | Load |
| H | H | L | H | ↑ | L | Z | |
| L | H | L | L | ↑ | H | L | |
| L | H | L | H | ↑ | L | H | |

H = HIGH
L = LOW
X = Don't Care


NC = No Change
↑ = LOW-to-HIGH Transition
Z = High Impedance

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Package Type**
- d. **Temperature Range**
- e. **Optional Processing**



| Valid Combinations | |
|--------------------|---------------------|
| AM29C821A | PC, PCB, SC, JC, LC |
| AM29C823A | |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



| Valid Combinations | |
|--------------------|------------------|
| AM29C821A | /BLA, /BKA, /B3A |
| AM29C823A | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C821A/Am29C823A

D_i Data Input (Input)

D_i are the register data inputs.

CP Clock Pulse (Input, LOW-to-HIGH Transition)

Clock Pulse is the clock input for the registers. Data is entered into the registers on the LOW-to-HIGH transitions.

Y_i Data Outputs (Output)

Y_i are the three-state outputs.

\overline{OE} Output Enable (Input, Active LOW)

When the \overline{OE} input is HIGH, the Y_i outputs are in the high-impedance state. When \overline{OE} is LOW, the register data is present at the Y_i outputs.

Am29C823A only:

\overline{EN} Clock Enable (Input, Active LOW)

When \overline{EN} is LOW, data on the D_i inputs are transferred to the \overline{Q}_i outputs on the LOW-to-HIGH clock transition. When \overline{EN} is HIGH, the \overline{Q}_i outputs do not change state, regardless of the data or clock input transitions.

\overline{CLR} Clear (Input, Active LOW)

When \overline{CLR} is LOW, the internal register is cleared. When \overline{CLR} is LOW and \overline{OE} is LOW, the \overline{Q}_i outputs are HIGH. When \overline{CLR} is HIGH, data can be entered into the register.

ABSOLUTE MAXIMUM RATINGS

| | |
|---|----------------|
| Storage Temperature | -65 to +150°C |
| Supply Voltage to Ground Potential | |
| Continuous | -0.5 V to -6 V |
| DC Output Voltage | -0.5 V to -6 V |
| DC Input Voltage | -0.5 V to -6 V |
| DC Output Diode Current: Into Output | +50 mA |
| Out of Output | -50 mA |
| DC Input Diode Current: Into Input | +20 mA |
| Out of Input | -20 mA |
| DC Output Current per Pin: I _{Sink} | +70 mA |
| I _{Source} | -30 mA |
| Total DC Ground Current (n x I _{OL} + m x I _{CC1}) mA (Note 1) | |
| Total DC V _{CC} Current (n x I _{OH} + m x I _{CC1}) mA (Note 1) | |

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| | |
|---|------------------|
| Commercial (C) Devices | |
| Ambient Temperature (T _A) | 0 to +70°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |
| Military (M) Devices | |
| Ambient Temperature (T _A) | -55 to +125°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.






DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min. | Max. | Units |
|-------------------|---|---|--|------------|------|------------|
| V _{OH} | Output HIGH Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | I _{OH} = -15 mA | 2.4 | | Volts |
| V _{OL} | Output LOW Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | MIL I _{OL} = 32 mA | | 0.5 | Volts |
| | | | COM'L I _{OL} = 48 mA | | 0.5 | Volts |
| V _{IH} | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2) | | 2.0 | | Volts |
| V _{IL} | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs (Note 2) | | | 0.8 | Volts |
| V _I | Input Clamp Voltage | V _{CC} = 4.5 V, I _{IN} = -18 mA | | | -1.2 | Volts |
| I _{IL} | Input LOW Current | V _{CC} = 5.5 V, V _{IN} = GND | | | -10 | μA |
| | | V _{CC} = 5.5 V, V _{IN} = 0.4 V | | | -5 | |
| I _{IH} | Input HIGH Current | V _{CC} = 5.5 V, V _{IN} = 2.7 V | | | 5 | μA |
| | | V _{CC} = 5.5 V, V _{IN} = 5.5 V | | | 10 | |
| I _{OZH} | Output Off-State Current (High Impedance) | V _{CC} = 5.5 V, V _O = 5.5 V or 2.7 V (Note 3) | | | +10 | μA |
| I _{OZL} | | V _{CC} = 5.5 V, V _O = 0.4 V or GND (Note 3) | | | -10 | μA |
| I _{SC} | Output Short-Circuit Current | V _{CC} = 5.5 V, V _O = 0 V (Note 4) | | -60 | | mA |
| I _{CCQ} | Static Supply Current | V _{CC} = 5.5 V Outputs Open | V _{IN} = V _{CC} or GND | MIL | 1.5 | mA |
| | | | COM'L | 1.2 | | |
| I _{CC1} | | | V _{IN} = 3.4 V | Data Input | 1.5 | mA/Bit |
| | | OE, CLR, CP, EN | 3.0 | | | |
| I _{CCD†} | Dynamic Supply Current | V _{CC} = 5.5 V (Note 5) | | | 275 | μA/MHz/Bit |

- Notes: 1. n = number of outputs, m = number of inputs.
 2. Input thresholds are tested in combination with other DC parameters or by correlation.
 3. Off-state currents are only tested at worst-case conditions of V_{OUT} = 5.5 V or 0.0 V.
 4. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 5. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

† Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions* | COMMERCIAL | | MILITARY | | Units | |
|------------------|---|--|------------|------|----------|------|-------|----|
| | | | Min. | Max. | Min. | Max. | | |
| t _{PLH} | Propagation Delay Clock to Y _i (\overline{OE} = LOW) (Note 1) | C _L = 50 pF R ₁ = 500 Ω R ₂ = 500 Ω | | 8.5 | | 9.5 | ns | |
| t _{PHL} | | | | 8.5 | | 9.5 | ns | |
| t _s | Data to CP Setup Time | | 3 | | 3 | | ns | |
| t _H | Data to CP Hold Time | | 1.5 | | 1.5 | | ns | |
| t _s | Enable (\overline{EN} ) to CP Setup Time | | 3 | | 3 | | ns | |
| t _s | Enable (\overline{EN} ) to CP Setup Time | | 3 | | 3 | | ns | |
| t _H | Enable (\overline{EN}) Hold Time | | 0 | | 0 | | ns | |
| t _{PHL} | Propagation Delay, Clear to Y _i | | | 10 | | 10.5 | ns | |
| t _{REC} | Clear (\overline{CLR} ) to CP Setup Time | | 6 | | 6 | | ns | |
| t _{PWH} | Clock Pulse Width | | HIGH | 6 | | 6 | | ns |
| t _{PWL} | | | LOW | 6 | | 6 | | ns |
| t _{PWL} | Clear Pulse Width | | 6 | | 6 | | ns | |
| t _{ZH} | Output Enable Time \overline{OE}  to Y _i | | | 8.5 | | 9 | | ns |
| t _{ZL} | | | | 8.5 | | 9 | | ns |
| t _{HZ} | Output Disable Time \overline{OE}  to Y _i | | | 7.5 | | 8 | | ns |
| t _{LZ} | | | | 7.5 | | 8 | | ns |

*See Test Circuit and Waveforms.

Notes: 1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

Am29C827A/Am29C828A

High-Performance CMOS Bus Buffers




PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS buffers and inverters
 - D-Y delay = 4 ns typical
- Low standby power
- JEDEC FCT-compatible specs
- Very high output drive
 - $I_{OL} = 48$ mA Commercial, 32 mA Military
- 200-mV typical hysteresis on data input ports
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing


BLOCK DIAGRAMS

Am29C827A (Noninverting)



BD001092

Am29C828A (Inverting)



BD001093

Am29C827A/Am29C828A

Advanced Micro Devices

| Publication # | Rev. | Amendment |
|---------------------------|------|-----------|
| 11228 | A | /0 |
| Issue Date: November 1988 | | |

GENERAL DESCRIPTION

The Am29C827A and Am29C828A CMOS Bus Buffers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. Both devices feature 10-bit wide data paths and NORed output enables for maximum control flexibility. The Am29C827A has non-inverting outputs, while the Am29C828A has inverting outputs. Each device has data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The Am29C827A and Am29C828A are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 4 ns, as well as an output current drive of 48 mA.

The Am29C827A and Am29C828A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and output ringing

have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits or edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.


The Am29C827A and Am29C828A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A)


CONNECTION DIAGRAMS

Top View

Am29C827A/Am29C828A



CD001170




CD001393

*Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.

**Also available in 28-Pin PLCC; pinout identical to LCC.


LOGIC SYMBOLS

Am29C827A



LS000391

Am29C828A



LS000393

FUNCTION TABLES

Am29C827A

| Inputs | | | Outputs | Function |
|-------------------|-------------------|-------|---------|-------------|
| \overline{OE}_1 | \overline{OE}_2 | D_1 | Y_1 | |
| L | L | H | H | Transparent |
| L | L | L | L | Transparent |
| X | H | X | Z | Hi-Z |
| H | X | X | Z | Hi-Z |

Am29C828A

| Inputs | | | Outputs | Function |
|-------------------|-------------------|-------|---------|-------------|
| \overline{OE}_1 | \overline{OE}_2 | D_1 | Y_1 | |
| L | L | H | L | Transparent |
| L | L | L | H | Transparent |
| X | H | X | Z | Hi-Z |
| H | X | X | Z | Hi-Z |

H = HIGH
 L = LOW
 X = Don't Care
 Z = Hi-Z

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Package Type**
- d. **Temperature Range**
- e. **Optional Processing**

AM29C827A

P

C

B

e. **OPTIONAL PROCESSING**
Blank = Standard processing
B = Burn-in

d. **TEMPERATURE RANGE**
C = Commercial (0 to +70°C)

c. **PACKAGE TYPE**
P = 24-Pin (300-Mil) Plastic DIP (PD3024)
S = 24-Pin Plastic Small Outline Package (SO 024)
J = 28-Pin Plastic Leaded Chip Carrier (PL 028)
L = 28-Pin Ceramic Leadless Chip Carrier (CL 028)

b. **SPEED OPTION**
Not Applicable

a. **DEVICE NUMBER/DESCRIPTION**
Am29C827A CMOS 10-Bit Noninverting Buffer
Am29C828A CMOS 10-Bit Inverting Buffer

| Valid Combinations | |
|--------------------|------------------|
| AM29C827A | PC, PCB, SC, JC, |
| AM29C828A | LC |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



| Valid Combinations | |
|--------------------|------------------|
| AM29C827A | /BLA, /BKA, /B3A |
| AM29C828A | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

\overline{OE}_1 Output Enables (Input, Active LOW)

When \overline{OE}_1 and \overline{OE}_2 are both LOW, the outputs are enabled. When either one or both are HIGH, the outputs are in the Hi-Z state.

D_i Data Inputs (Input)

D_i are the 10-bit data inputs.

Y_i Data Output (Output)

Y_i are the 10-bit data outputs.

ABSOLUTE MAXIMUM RATINGS

| | |
|---|------------------|
| Storage Temperature | -65 to +150°C |
| Supply Voltage to Ground Potential | |
| Continuous | -0.5 V to +6.0 V |
| DC Output Voltage..... | -0.5 V to +6.0 V |
| DC Input Voltage..... | -0.5 V to +6.0 V |
| DC Output Diode Current: Into Output..... | +50 mA |
| Out of Output | -50 mA |
| DC Input Diode Current: Into Input..... | +20 mA |
| Out of Input | -20 mA |
| DC Output Current per Pin: | |
| I _{SINK} | +70 mA |
| I _{SOURCE} | -30 mA |
| Total DC Ground Current (n x I _{OL} + m x I _{CC1}) mA (Note 1) | |
| Total DC V _{CC} Current (n x I _{OH} + m x I _{CC1}) mA (Note 1) | |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| | |
|---|------------------|
| Commercial (C) Devices | |
| Temperature (T _A)..... | 0 to +70°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |
| Military (M) Devices | |
| Temperature (T _A)..... | -55 to +125°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min. | Max. | Unit |
|--------------------|---|---|--|-----------------------------------|------|----------------|
| V _{OH} | Output HIGH Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | I _{OH} = -15 mA | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | MIL I _{OL} = 32 mA COM'L I _{OL} = 48 mA | | 0.5 | V |
| V _{IH} | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2) | | 2.0 | | V |
| V _{IL} | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs (Note 2) | | | 0.8 | V |
| V _I | Input Clamp Voltage | V _{CC} = 4.5 V, I _{IN} = -18 mA | | | -1.2 | V |
| I _{IL} | Input LOW Current | V _{CC} = 5.5 V, V _{IN} = GND | | | -10 | μA |
| | | V _{CC} = 5.5 V, V _{IN} = 0.4 V | | | -5 | μA |
| I _{IH} | Input HIGH Current | V _{CC} = 5.5 V, V _{IN} = 2.7 V | | | 5 | μA |
| | | V _{CC} = 5.5 V, V _{IN} = 5.5 V | | | 10 | μA |
| I _{OZH} | Output Off-State Current (High Impedance) | V _{CC} = 5.5 V, V _O = 5.5 V or 2.7 V (Note 3) | | | +10 | μA |
| I _{OZL} | | V _{CC} = 5.5 V, V _O = 0.4 V or GND (Note 3) | | | -10 | μA |
| I _{SC} | Output Short-Circuit Current | V _{CC} = 5.5 V, V _O = 0 V (Note 4) | | -60 | | mA |
| I _{CCQ} | Static Supply Current | V _{CC} = 5.5 V Outputs Open | V _{IN} = V _{CC} or GND | MIL | 1.5 | mA |
| | | | | COM'L | 1.2 | |
| I _{CC1} | | | V _{IN} = 3.4 V | Data Input | 1.5 | mA/Bit |
| | | | | OE ₁ , OE ₂ | 3.0 | |
| I _{CCD} † | Dynamic Supply Current | V _{CC} = 5.5 V (Note 5) | | | 275 | μA/MHz/ Bit |

- Notes:**
1. n = number of outputs, m = number of inputs.
 2. Input thresholds are tested in combination with other DC parameters or by correlation.
 3. Off-state currents are only tested at worst-case conditions of V_{OUT} = 5.5 V or 0.0 V.
 4. Not more than one output should be shorted at a time. Duration should not exceed 100 milliseconds.
 5. Measured at a frequency < 10 MHz with 50% duty cycle.

† Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions* | COMMERCIAL | | MILITARY | | Units |
|------------------|---|--|------------|------|----------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| t _{PLH} | Data (D _i) to Output (Y _i) | C _L = 50 pF R ₁ = 500 Ω R ₂ = 500 Ω | | 6.5 | | 7.5 | ns |
| t _{PHL} | Am29C827A (Noninverting) (Note 1) | | | 6.5 | | 7.5 | ns |
| t _{PLH} | Data (D _i) to Output (Y _i) | | | 6.5 | | 7.5 | ns |
| t _{PHL} | Am29C828A (Inverting) (Note 1) | | | 6.5 | | 7.5 | ns |
| t _{ZH} | Output Enable Time \overline{OE} to Y _i | | | 9 | | 10 | ns |
| t _{ZL} | | | | 9 | | 10 | ns |
| t _{HZ} | Output Disable Time \overline{OE} to Y _i | | | 8 | | 9 | ns |
| t _{LZ} | | | | 8 | | 9 | ns |

*See Test Circuit and Waveforms.

Notes: 1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

Am29C833A/Am29C853A/Am29C855A

High-Performance CMOS Parity Bus Transceivers



PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
 - T-R delay = 5 ns typical
 - R-Parity delay = 8 ns typical
- Error flag with open-drain output
- Generates odd parity for all-zero protection
- Low standby power
- Am29C855A adds new functionality
- 200-mV typical input hysteresis on input data ports
- Very high output drive
 - $I_{OL} = 48$ mA Commercial, 32 mA Military
- JEDEC FCT-compatible specs
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing

GENERAL DESCRIPTION

The Am29C833A, Am29C853A, and Am29C855A are high-performance CMOS parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with the \overline{ERR} flag showing the results of the parity test. Each of these devices is produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 5 ns, as well as an output current drive of 48 mA.

In the Am29C833A, the error flag is clocked and stored in a register which is read at the open-drain \overline{ERR} output. The \overline{CLR} input is used to clear the error flag register. In the Am29C853A, a latch replaces this register, and the \overline{EN} and \overline{CLR} controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29C853A and Am29C833A, parity logic defaults to the transmit mode, so that the \overline{ERR} pin reflects the parity of the R port. The Am29C855A, a variation of the Am29C853A, is designed so that when both output enables are HIGH, the \overline{ERR} pin retains its current state.

The output enables, \overline{OER} and \overline{OET} , are used to force the port outputs to the high-impedance state so that other

devices can drive bus lines directly. In addition, the user can force a parity error by enabling both \overline{OER} and \overline{OET} simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

The Am29C833A, Am29C853A, and Am29C855A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and output ringing have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.


Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C833A, Am29C853A, and Am29C855A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

SIMPLIFIED BLOCK DIAGRAM




BD005541

Am29C833A/Am29C853A/
Am29C855A
Advanced Micro Devices

Publication # 11229
Rev. A
Amendment /0
Issue Date: November 1988


BLOCK DIAGRAMS

Am29C833A



BD001044


Am29C853A



BD001035

BLOCK DIAGRAMS (Cont'd.)


Am29C855A




BD005562

CONNECTION DIAGRAMS Top View

Am29C833A




CD001120




CD001398

Am29C853A/Am29C855A



CD001130



CD001399

- *Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.
 **Also available in 28-Pin PLCC; pinout identical to LCC.

FUNCTION TABLES

Am29C833A (Register Option)

| Inputs | | | | | | | | Outputs | | | | Function | |
|-------------------------|-------------------------|-------------------------|-----|-------|---------------------|-------|--------------------------------------|---------|-------|--------|-------------------------|---|----------------------------|
| $\overline{\text{OET}}$ | $\overline{\text{OER}}$ | $\overline{\text{CLR}}$ | CLK | R_i | Sum of H's of R_i | T_i | Sum of H's ($T_i + \text{Parity}$) | R_i | T_i | Parity | $\overline{\text{ERR}}$ | | |
| L | H | X | X | H | ODD | NA | NA | NA | H | L | NA | Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled. | |
| L | H | X | X | H | EVEN | NA | NA | NA | H | H | NA | | |
| L | H | X | X | L | ODD | NA | NA | NA | L | L | NA | | |
| L | H | X | X | L | EVEN | NA | NA | NA | L | H | NA | | |
| H | L | H | ↑ | NA | NA | H | ODD | H | NA | NA | H | Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled. | |
| H | L | H | ↑ | NA | NA | H | EVEN | H | NA | NA | L | | |
| H | L | H | ↑ | NA | NA | L | ODD | L | NA | NA | H | | |
| H | L | H | ↑ | NA | NA | L | EVEN | L | NA | NA | L | | |
| X | X | L | X | X | X | X | X | X | X | X | X | H | Clear error flag register. |
| H | H | H | X | X | X | X | X | Z | Z | Z | * | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. | |
| H | H | L | X | X | X | X | X | Z | Z | Z | H | | |
| H | H | H | ↑ | L | ODD | X | X | Z | Z | Z | H | | |
| H | H | H | ↑ | H | EVEN | X | X | Z | Z | Z | L | | |
| L | L | X | X | H | ODD | NA | NA | NA | H | H | NA | Forced-error checking. | |
| L | L | X | X | H | EVEN | NA | NA | NA | H | L | NA | | |
| L | L | X | X | L | ODD | NA | NA | NA | L | H | NA | | |
| L | L | X | X | L | EVEN | NA | NA | NA | L | L | NA | | |

H = HIGH

L = LOW

↑ = LOW-to-HIGH Transition of Clock

X = Don't Care or Irrelevant

Z = High Impedance

NA = Not Applicable

* = Store the State of the Last Receive Cycle

ODD = Odd Number

EVEN = Even Number

i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE

Error Flag Output

Am29C833A

| Inputs | | Internal to Device | Outputs Pre-state | Output | Function |
|--------|-----|--------------------|-------------------------------|-------------------------|----------------------|
| CLR | CLK | Point "P" | $\overline{\text{ERR}}_{n-1}$ | $\overline{\text{ERR}}$ | |
| H | ↑ | H | H | H | Sample (1's Capture) |
| H | ↑ | X | L | L | |
| H | ↑ | L | X | L | |
| L | X | X | X | H | Clear |

Note: $\overline{\text{OET}}$ is HIGH and $\overline{\text{OER}}$ is LOW.

FUNCTION TABLES (Cont'd.)

Am29C853A (Latch Option)

| Inputs | | | | | | | | Outputs | | | | Function |
|------------------|------------------|------------------|-----------------|-------|---------------------|-------|--------------------------------------|---------|-------|--------|------------------|--|
| \overline{OET} | \overline{OER} | \overline{CLR} | \overline{EN} | R_i | Sum of H's of R_i | T_i | Sum of H's ($T_i + \text{Parity}$) | R_i | T_i | Parity | \overline{ERR} | |
| L | H | X | X | H | ODD | NA | NA | NA | H | L | NA | Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled. |
| L | H | X | X | H | EVEN | NA | NA | NA | H | H | NA | |
| L | H | X | X | L | ODD | NA | NA | NA | L | L | NA | |
| L | H | X | X | L | EVEN | NA | NA | NA | L | H | NA | |
| H | L | L | L | NA | NA | H | ODD | H | NA | NA | H | Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled. |
| H | L | L | L | NA | NA | H | EVEN | H | NA | NA | L | |
| H | L | L | L | NA | NA | L | ODD | L | NA | NA | H | |
| H | L | L | L | NA | NA | L | EVEN | L | NA | NA | L | |
| H | L | H | L | NA | NA | H | ODD | H | NA | NA | H | Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled. |
| H | L | H | L | NA | NA | H | EVEN | H | NA | NA | L | |
| H | L | H | L | NA | NA | L | ODD | L | NA | NA | H | |
| H | L | H | L | NA | NA | L | EVEN | L | NA | NA | L | |
| H | L | H | H | NA | NA | X | X | X | NA | NA | * | Store the state of error flag latch. |
| X | X | L | H | X | X | X | X | X | NA | NA | H | Clear error flag latch. |
| H | H | H | H | X | X | X | X | Z | Z | Z | * | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. |
| H | H | X | L | X | X | X | X | Z | Z | Z | H | |
| H | H | X | L | L | ODD | X | X | Z | Z | Z | H | |
| H | H | X | L | H | EVEN | X | X | Z | Z | Z | L | |
| L | L | X | X | H | ODD | NA | NA | NA | H | H | NA | Forced-error checking |
| L | L | X | X | H | EVEN | NA | NA | NA | H | L | NA | |
| L | L | X | X | L | ODD | NA | NA | NA | L | H | NA | |
| L | L | X | X | L | EVEN | NA | NA | NA | L | L | NA | |

Am29C855A (Latch Option)

| Inputs | | | | | | | | Outputs | | | | Function |
|------------------|------------------|------------------|-----------------|-------|---------------------|-------|--------------------------------------|---------|-------|--------|------------------|--|
| \overline{OET} | \overline{OER} | \overline{CLR} | \overline{EN} | R_i | Sum of H's of R_i | T_i | Sum of L's ($T_i + \text{Parity}$) | R_i | T_i | Parity | \overline{ERR} | |
| L | H | X | X | H | ODD | NA | NA | NA | H | L | * | Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled. |
| L | H | X | X | H | EVEN | NA | NA | NA | H | H | * | |
| L | H | X | X | L | ODD | NA | NA | NA | L | L | * | |
| L | H | X | X | L | EVEN | NA | NA | NA | L | H | * | |
| H | L | L | L | NA | NA | H | ODD | H | NA | NA | H | Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled. |
| H | L | L | L | NA | NA | H | EVEN | H | NA | NA | L | |
| H | L | L | L | NA | NA | L | ODD | L | NA | NA | H | |
| H | L | L | L | NA | NA | L | EVEN | L | NA | NA | L | |
| H | L | H | L | NA | NA | H | ODD | H | NA | NA | * | Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled. |
| H | L | H | L | NA | NA | H | EVEN | H | NA | NA | L | |
| H | L | H | L | NA | NA | L | ODD | L | NA | NA | * | |
| H | L | H | L | NA | NA | L | EVEN | L | NA | NA | L | |
| H | L | H | H | NA | NA | X | X | X | NA | NA | * | Store the state of error flag latch. |
| X | X | L | H | X | X | X | X | X | NA | NA | H | Clear error flag latch. |
| H | H | H | H | X | X | X | X | Z | Z | Z | * | Both transmitting and receiving paths are disabled. |
| H | H | L | H | X | X | X | X | Z | Z | Z | H | |
| L | L | X | X | H | ODD | NA | NA | NA | H | H | * | Forced-error checking. |
| L | L | X | X | H | EVEN | NA | NA | NA | H | L | * | |
| L | L | X | X | L | ODD | NA | NA | NA | L | H | * | |
| L | L | X | X | L | EVEN | NA | NA | NA | L | L | * | |

H = HIGH
L = LOW
X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
* = Store the State of the Last Receive Cycle

ODD = Odd Number
EVEN = Even Number
i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE Error Flag Output

Am29C853A/Am29C855A

| Inputs | | Internal to Device | Outputs Pre-state | Output | Function |
|--------|-----|--------------------|--------------------|--------|----------------------|
| EN | CLR | Point "P" | ERR _{n-1} | ERR | |
| L | L | L | X | L | Pass |
| L | L | H | X | H | |
| L | H | L | X | L | Sample (1's Capture) |
| L | H | X | L | L | |
| L | H | H | H | H | |
| H | L | X | X | H | Clear |
| H | H | X | L | L | Store |
| H | H | X | H | H | |

Note: \overline{OET} is HIGH and \overline{OER} is LOW.

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing

AM29C833A

P

C

B

e. OPTIONAL PROCESSING
Blank = Standard processing
B = Burn-in

d. TEMPERATURE RANGE
C = Commercial (0 to +70°C)

c. PACKAGE TYPE
P = 24-Pin (300-Mil) Plastic DIP (PD3024)
S = 24-Pin Plastic Small Outline Package (SO 024)
J = 28-Pin Plastic Leaded Chip Carrier (PL 028)
L = 28-Pin Ceramic Leadless Chip Carrier (CL 028)

b. SPEED OPTION
Not Applicable

a. DEVICE NUMBER/DESCRIPTION

Am29C833A CMOS Parity Bus Transceiver — Register Option
Am29C853A CMOS Parity Bus Transceiver — Latch Option
Am29C855A CMOS Parity Bus Transceiver — Latch Option

| Valid Combinations | |
|--------------------|---------------------|
| AM29C833A | PC, PCB, SC, JC, LC |
| AM29C853A | |
| AM29C855A | |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations

| Valid Combinations | |
|--------------------|------------------|
| AM29C833A | /BLA, /BKA, /B3A |
| AM29C853A | |
| AM29C855A | |

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C833A/Am29C853A/Am29C855A

OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with $\overline{\text{OET}}$ HIGH, the devices are in the Receive mode (R_i are outputs, T_i and Parity are inputs).

OET Output Enable-Transmit (Input, Active LOW)

When LOW in conjunction with $\overline{\text{OER}}$ HIGH, the devices are in the Transmit mode (R_i are inputs, T_i and Parity are outputs).

R_i Receive Port (Input/Output, Three-State)

R_i are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

T_i Transmit Port (Input/Output, Three-State)

T_i are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the T_i and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29C833A Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. $\overline{\text{ERR}}$ goes LOW when the comparison indicates a parity error. $\overline{\text{ERR}}$ stays LOW until the register is cleared.

CLR Clear (Input, Active LOW)

When $\overline{\text{CLR}}$ goes LOW, the Error Flag Register is cleared ($\overline{\text{ERR}}$ goes HIGH).

CLK Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29C853A/Am29C855A Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. $\overline{\text{ERR}}$ goes LOW when the comparison indicates a parity error. $\overline{\text{ERR}}$ stays LOW until the latch is cleared. In the Am29C855A, the error flag will retain its previous state when $\overline{\text{OET}}$ and $\overline{\text{OER}}$ are HIGH.

CLR Clear (Input, Active LOW)

When $\overline{\text{CLR}}$ goes LOW and $\overline{\text{EN}}$ is HIGH, the Error Flag latch is cleared ($\overline{\text{ERR}}$ goes HIGH).

EN Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.

ABSOLUTE MAXIMUM RATINGS

| | |
|---|----------------|
| Storage Temperature | -65 to +150°C |
| Supply Voltage to Ground Potential | |
| Continuous | -0.5 V to +6 V |
| DC Output Voltage | -0.5 V +6 V |
| DC Input Voltage | -0.5 V +6 V |
| DC Output Diode Current: Into Output | +50 mA |
| Out of Output | -50 mA |
| DC Input Diode Current: Into Input | +20 mA |
| Out of Input | -20 mA |
| DC Output Current per Pin: I _{SINK} | +70 mA |
| I _{SOURCE} | -30 mA |
| Total DC Ground Current (n × I _{OL} + m × I _{CC1}) mA (Note 1) | |
| Total DC V _{CC} Current (n × I _{OH} + m × I _{CC2}) mA (Note 1) | |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| | |
|-------------------------------------|------------------|
| Commercial (C) Devices | |
| Temperature (T _A) | 0 to +70°C |
| Supply Voltage | +4.5 V to +5.5 V |
| Military (M) Devices | |
| Temperature (T _A) | -55 to +125°C |
| Supply Voltage | +4.5 V to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.


DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min. | Max. | Units | |
|--------------------|---|--|--|--|------|------------|--------|
| V _{OH} | Output HIGH Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | I _{OH} = -15 mA | 2.4 | | Volts | |
| V _{OL} | Output LOW Voltage | V _{CC} = 4.5 V, V _{IN} = V _{IH} or V _{IL} | MIL I _{OL} = 32 mA | | 0.5 | Volts | |
| | | | COM'L I _{OL} = 48 mA | | 0.5 | Volts | |
| V _{IH} | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage (Note 2) | Am29C853A Am29C855A Am29C833A | All Inputs | 2 | Volts | |
| V _{IL} | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs (Note 2) | | | 0.8 | Volts | |
| V _I | Input Clamp Voltage | V _{CC} = 4.5 V, I _{IN} = -18 mA | | | -1.2 | Volts | |
| I _{IL} | Input LOW Current | V _{CC} = 5.5 V Input Only | V _{IN} = 0.0 V | | -10 | μA | |
| | | | V _{IN} = 0.4 V | | -5 | | |
| I _{IH} | Input HIGH Current | V _{CC} = 5.5 V Input Only | V _{IN} = 2.7 V | | 5 | μA | |
| | | | V _{IN} = 5.5 V | | 10 | | |
| I _{OZH} | Output Off-State Current (High Impedance) | V _{CC} = 5.5 V I/O Port | V _{OUT} = 2.7 V | | 15 | μA | |
| | | | V _{OUT} = 5.5 V | | 20 | | |
| I _{OZL} | | V _{CC} = 5.5 V I/O Port | V _{OUT} = 0.4 V | | -15 | μA | |
| | | | V _{OUT} = 0.0 V | | -20 | | |
| I _{OFF} | Off-State Current (ERR Only) | V _{CC} = 5.5 V V _O = 5.5 V | | | 20 | μA | |
| I _{SC} | Output Short-Circuit Current | V _{CC} = 5.5 V, V _O = 0 V (Note 3) | | -60 | | mA | |
| I _{CCQ} | Static Supply Current | V _{CC} = 5.5 V Outputs Open | V _{IN} = V _{CC} or GND | MIL | | 1.5 | mA |
| | | | | COM'L | | 1.2 | |
| I _{CC1} | | | V _{IN} = 3.4 V | R _i , T _i , Parity CLR, EN, OET, OER | | 3.0 | mA/Bit |
| I _{CCD} † | Dynamic Supply Current | V _{CC} = 5.5 V (Note 4) | | | 275 | μA/Bit/MHz | |

- Notes: 1. n = number outputs, m = number of inputs.
 2. Input thresholds are tested in combination with other DC parameters or by correlation.
 3. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 4. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

† Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions* | COM'L | | MIL | | Units | |
|------------------|---|--|-------|------|------|------|-------|----|
| | | | Min. | Max. | Min. | Max. | | |
| t _{PLH} | Propagation Delay R _i to T _i , T _i to R _i (Note 3) | C _L = 50 pF R ₁ = 500 Ω R ₂ = 500 Ω R ₃ = 360 Ω | | 10.5 | | 12 | ns | |
| t _{PHL} | | | | 10.5 | | 12 | ns | |
| t _{PLH} | Propagation Delay R _i to Parity | | | 13 | | 12 | ns | |
| t _{PHL} | | | | 13 | | 14.5 | ns | |
| t _{ZH} | Output Enable Time \overline{OER} , \overline{OET} to R _i , T _i and | | | 10.5 | | 12 | ns | |
| t _{ZL} | Parity | | | 10.5 | | 12 | ns | |
| t _{HZ} | Output Disable Time \overline{OER} , \overline{OET} to R _i , T _i and | | | 10.5 | | 12 | ns | |
| t _{LZ} | parity | | | 10.5 | | 12 | ns | |
| t _S | T _i , Parity to CLK Setup Time (Note 1) | | | 12 | | 14 | ns | |
| t _H | T _i , Parity to CLK Hold Time (Note 1) | | | 0 | | 2 | ns | |
| t _{REC} | Clear (\overline{CLR} ) to CLK Setup Time (Note 2) | | | 0 | | 2 | ns | |
| t _{PWH} | Clock Pulse Width (Note 1) | | HIGH | 6 | | 9 | ns | |
| t _{PWL} | | | LOW | 6 | | 9 | ns | |
| t _{PWL} | Clear Pulse Width | | LOW | 6 | | 9 | ns | |
| t _{PHL} | Propagation Delay CLK to \overline{ERR} (Note 1) | | | | 10 | | 14 | ns |
| t _{PLH} | Propagation Delay \overline{CLR} to \overline{ERR} | | | | 18 | | 21 | ns |
| t _{PLH} | Propagation-Delay T _i , Parity to \overline{ERR} (PASS Mode Only) Am29C853A/855A | | | 19 | | 21 | ns | |
| t _{PHL} | | | | 19 | | 21 | ns | |
| t _{PLH} | Propagation Delay \overline{OER} to Parity | | | 13 | | 15 | ns | |
| t _{PHL} | | | | 15 | | 17 | ns | |

*See test circuit and waveforms.

Notes: 1. For Am29C853A/Am29C855A, replace CLK with \overline{EN} .

2. Applies only to Am29C833A.

3. *For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

Am29C841A/Am29C843A

High-Performance CMOS Bus Interface Latches




PRELIMINARY

DISTINCTIVE CHARACTERISTICS


- High-speed parallel latches
 - D-Y propagation delay = 5 ns typical
- Low standby power
- Very high output drive
 - $I_{OL} = 48$ mA Commercial, 32 mA Military
- JEDEC FCT-compatible specs
- Extra-wide (9- and 10-bit) data paths
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing

BLOCK DIAGRAMS

Am29C841A



Am29C843A



Am29C841A/Am29C843A

Advanced Micro Devices

GENERAL DESCRIPTION

The Am29C841A and Am29C843A CMOS Bus Interface Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800A latches are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 5 ns, as well as an output current drive of 48 mA.

The Am29C841A is a buffered, 10-bit version of the popular '373 function. The Am29C843A is a 9-bit buffered latch with Preset (\overline{PRE}) and Clear (\overline{CLR}) — ideal for parity bus interfacing in high-performance microprogrammed systems.

The Am29C841A and Am29C843A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and output ringing

have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.


The Am29C841A and Am29C843A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID # 10181A).


CONNECTION DIAGRAMS Top View

Am29C841A

DIPs*




LCC**




Am29C843A

DIPs*





LCC**



* Also available in 24-Pin Flatpack and Small Outline package; pinout identical to DIPs.

**Also available in 28-Pin PLCC; pinout identical to LCC.

LOGIC SYMBOLS



FUNCTION TABLES

Am29C841A

| Inputs | | | Internal | Outputs | Function |
|-----------------|----|-------|------------------|---------|----------------|
| \overline{OE} | LE | D_i | \overline{Q}_i | Y_i | |
| H | X | X | X | Z | Hi-Z |
| H | H | L | H | Z | Hi-Z |
| H | H | H | L | Z | Hi-Z |
| H | L | X | NC | Z | Latched (Hi-Z) |
| L | H | L | H | L | Transparent |
| L | H | H | L | H | Transparent |
| L | L | X | NC | NC | Latched |

Am29C843A

| Inputs | | | | | Internal | Outputs | Function |
|------------------|------------------|-----------------|----|-------|------------------|---------|----------------|
| \overline{CLR} | \overline{PRE} | \overline{OE} | LE | D_i | \overline{Q}_i | Y_i | |
| H | H | H | X | X | X | Z | Hi-Z |
| H | H | H | H | H | L | Z | Hi-Z |
| H | H | H | H | L | H | Z | Hi-Z |
| H | H | H | L | X | NC | Z | Latched (Hi-Z) |
| H | H | L | H | H | L | H | Transparent |
| H | H | L | H | L | H | L | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | L | H | Preset |
| L | H | L | X | X | H | L | Clear |
| L | L | L | X | X | H | H | Preset |
| L | H | H | L | X | L | Z | Latched (Hi-Z) |
| H | L | H | L | X | L | Z | Latched (Hi-Z) |

H = HIGH
L = LOW
X = Don't Care


NC = No Change
Z = High Impedance

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number**
- b. Speed Option** (if applicable)
- c. Package Type**
- d. Temperature Range**
- e. Optional Processing**



| Valid Combinations | |
|--------------------|------------------|
| AM29C841A | PC, PCB, SC, JC, |
| AM29C843A | LC |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



| Valid Combinations | |
|--------------------|------------------|
| AM29C841A | /BLA, /BKA, /B3A |
| AM29C843A | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C841A/Am29C843A

D_i Data Inputs (Input)

D_i are the latch data inputs.

Y_i Data Outputs (Output)

Y_i are the three state data outputs.

LE Latch Enable (Input, Active HIGH)

The latches are transparent when LE is HIGH. Input data is latched on a HIGH-to-LOW transition.

OE Output Enable (Input, Active LOW)

When OE is LOW, the latch data is passed to the Y_i outputs. When OE is HIGH, the Y_i outputs are in the high impedance state.

Am29C843A Only

PRE Preset (Input, Active LOW)

When PRE is LOW, the outputs are HIGH if OE is LOW. PRE overrides the CLR pin. PRE will set the latch independent of the state of OE.

CLR Clear (Input, Active LOW)

When CLR is LOW, the internal latch is cleared. When CLR is LOW, the outputs are LOW if OE is LOW and PRE is HIGH. When CLR is HIGH, data can be entered into the latch.

ABSOLUTE MAXIMUM RATINGS

| | |
|---|----------------|
| Storage Temperature | -65 to +150°C |
| Supply Voltage to Ground Potential | |
| Continuous | -0.5 V to +6 V |
| DC Output Voltage | -0.5 V to +6 V |
| DC Input Voltage | -0.5 V to +6 V |
| DC Output Diode Current: Into Output | +50 mA |
| Out of Output | -50 mA |
| DC Input Diode Current: Into Input | +20 mA |
| Out of Input | -20 mA |
| DC Output Current per Pin: I _{SINK} | +70 mA |
| I _{SOURCE} | -30 mA |
| Total DC Ground Current (n × I _{OL} + m × I _{CC1}) mA (Note 1) | |
| Total DC V _{CC} Current (n × I _{OH} + m × I _{CC2}) mA (Note 1) | |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| | |
|---|------------------|
| Commercial (C) Devices | |
| Temperature (T _A) | 0 to +70°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |
| Military (M) Devices | |
| Temperature (T _A) | -55 to +125°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.





DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min. | Max. | Units |
|-------------------|---|---|--|-------|--------|------------|
| V _{OH} | Output HIGH Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | I _{OH} = -15 mA | 2.4 | | Volts |
| V _{OL} | Output LOW Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | MIL I _{OL} = 32 mA | | 0.5 | Volts |
| | | | COM'L I _{OL} = 48 mA | | 0.5 | Volts |
| V _{IH} | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2) | | 2.0 | | Volts |
| V _{IL} | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs (Note 2) | | | 0.8 | Volts |
| V _I | Input Clamp Voltage | V _{CC} = 4.5 V, I _{IN} = -18 mA | | | -1.2 | Volts |
| I _{IL} | Input LOW Current | V _{CC} = 5.5 V, V _{IN} = GND | | | -10 | μA |
| | | V _{CC} = 5.5 V, V _{IN} = 0.4 V | | | -5 | μA |
| I _{IH} | Input HIGH Current | V _{CC} = 5.5 V, V _{IN} = 2.7 V | | | 5 | μA |
| | | V _{CC} = 5.5 V, V _{IN} = 5.5 V | | | 10 | μA |
| I _{OZH} | Output Off-State Current (High Impedance) | V _{CC} = 5.5 V, V _O = 5.5 V or 2.7 V (Note 3) | | | +10 | μA |
| I _{OZL} | | V _{CC} = 5.5 V, V _O = 0.4 V or GND (Note 3) | | | -10 | μA |
| I _{SC} | Output Short-Circuit Current | V _{CC} = 5.5 V, V _O = 0 V (Note 4) | | -60 | | mA |
| I _{CCQ} | Static Supply Current | V _{CC} = 5.5 V Outputs Open | V _{IN} = V _{CC} or GND | MIL | 1.5 | mA |
| I _{CC1} | | | V _{IN} = 3.4 V | COM'L | 1.2 | |
| | | Data Input | | 1.5 | mA/Bit | |
| | OE, PRE, CLR, LE | 3.0 | | | | |
| I _{CCD†} | Dynamic Supply Current | V _{CC} = 5.5 V (Note 5) | | | 275 | μA/MHz/Bit |

- Notes:**
1. n = number of outputs, m = number of inputs.
 2. Input thresholds are tested in combination with other DC parameters or by correlation.
 3. Off-state currents are only tested at worst-case conditions of V_{OJT} = 5.5 V or 0.0 V.
 4. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 5. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

† Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions* | COMMERCIAL | | MILITARY | | Units |
|------------------|---|--|------------|------|----------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| t _{PLH} | Data (D _i) to Output Y _i (LE = HIGH) (Note 1) | C _L = 50 pF R ₁ = 500 Ω R ₂ = 500 Ω | | 7.5 | | 8.5 | ns |
| t _{PHL} | | | | 7.5 | | 8.5 | ns |
| t _S | Data to LE Setup Time | | 2.5 | | 2.5 | | ns |
| t _H | Data to LE Hold Time | | 2.5 | | 2.5 | | ns |
| t _{PLH} | Latch Enable (LE) to Y _i | | | 8 | | 9 | ns |
| t _{PHL} | | | | 8 | | 9 | ns |
| t _{PLH} | Propagation Delay, Preset to Y _i | | | 9 | | 11 | ns |
| t _{PHL} | | | | 9 | | 11 | ns |
| t _{REC} | Preset (PRE ) to LE Setup Time | | 4 | | 4 | | ns |
| t _{PLH} | Propagation Delay, Clear to Y _i | | | 11 | | 12 | ns |
| t _{PHL} | | | | 11 | | 12 | ns |
| t _{REC} | Clear (CLR ) to LE Setup Time | | | 3 | | 3 | ns |
| t _{PWH} | LE Pulse Width | | HIGH | 4 | | 4 | ns |
| t _{PWL} | Preset Pulse Width | | LOW | 4 | | 4 | ns |
| t _{PWL} | Clear Pulse Width | | LOW | 4 | | 4 | ns |
| t _{ZH} | Output Enable Time \overline{OE}  to Y _i | | | 9 | | 9.5 | ns |
| t _{ZL} | | | | 9 | | 9.5 | ns |
| t _{HZ} | Output Disable Time \overline{OE}  to Y _i | | 8 | | 8.5 | ns | |
| t _{LZ} | | | | 8 | | 8.5 | ns |

*See Test Circuit and Waveforms.

Notes: 1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A)

Am29C861A/Am29C863A

High-Performance CMOS Bus Transceivers




PRELIMINARY

DISTINCTIVE CHARACTERISTICS


- High-speed CMOS bidirectional bus transceivers
 - T-R delay = 4 ns typical
- Low standby power
- JEDEC FCT-compatible specs
- Very high output drive
 - $I_{OL} = 48$ mA Commercial, 32 mA Military
- 200-mV typical hysteresis on data input ports
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing

BLOCK DIAGRAMS

Am29C861A



Am29C863A



Am29C861/Am29C863

Advanced Micro Devices

GENERAL DESCRIPTION

The Am29C861A and Am29C863A CMOS Bus Transceivers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. The Am29C861A is a 10-bit bidirectional transceiver; the Am29C863A is a 9-bit transceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The Am29C861A and Am29C863A are produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 4 ns, as well as an output current drive of 48 mA.

The Am29C861A and Am29C863A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and output ringing

have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*


A unique I/O circuitry provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C861A and Am29C863A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.


*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID # 10181A).

CONNECTION DIAGRAMS Top View

Am29C861A




CD001150




CD010810

Am29C863A



CD001140




CD001397

* Also available in 24-Pin Flatpack and Small Outline Package; pinout identical to DIPs.

**Also available in 28-Pin PLCC; pinout identical to LCC.


LOGIC SYMBOLS

Am29C861A



LS000372

Am29C863A



LS000382

FUNCTION TABLES

Am29C861A

| Inputs | | | | Outputs | | Function |
|------------------|------------------|-------|-------|---------|-------|----------|
| \overline{OET} | \overline{OER} | R_i | T_i | R_i | T_i | |
| L | H | L | N/A | N/A | L | Transmit |
| L | H | H | N/A | N/A | H | Transmit |
| H | L | N/A | L | L | N/A | Receive |
| H | L | N/A | H | H | N/A | Receive |
| H | H | X | X | Z | Z | Hi-Z |

Am29C863A

| Inputs | | | | Outputs | | | | Function |
|--------------------|--------------------|--------------------|--------------------|---------|-------|-------|-------|----------|
| \overline{OET}_1 | \overline{OET}_2 | \overline{OER}_1 | \overline{OER}_2 | R_i | T_i | R_i | T_i | |
| L | L | H | X | L | N/A | N/A | L | Transmit |
| L | L | X | H | L | N/A | N/A | L | Transmit |
| H | X | L | L | N/A | L | L | N/A | Receive |
| X | H | L | L | N/A | L | L | N/A | Receive |
| L | L | H | X | H | N/A | N/A | H | Transmit |
| L | L | X | H | H | N/A | N/A | H | Transmit |
| H | X | L | L | N/A | H | H | N/A | Receive |
| X | H | L | L | N/A | H | H | N/A | Receive |
| H | X | H | X | X | X | Z | Z | Hi-Z |
| X | H | X | H | X | X | Z | Z | Hi-Z |

H = HIGH
L = LOW
Z = High Impedance


X = Don't Care
N/A = Not Applicable

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Package Type**
- d. **Temperature Range**
- e. **Optional Processing**



| Valid Combinations | |
|--------------------|------------------|
| AM29C861A | PC, PCB, SC, JC, |
| AM29C863A | LC |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations

| | |
|-----------|------------------|
| AM29C861A | /BLA, /BKA, /B3A |
| AM29C863A | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C861A Only

- \overline{OER} Output Enable-Receive (Input, Active LOW)**
When LOW in conjunction with \overline{OET} HIGH, the devices are in the Receive mode (R_i are outputs, T_i are inputs).
- \overline{OET} Output Enable-Transmit (Input, Active LOW)**
When LOW in conjunction with \overline{OER} HIGH, the devices are in the Transmit mode (R_i are inputs, T_i are output).
- R_i Receive Port (Input/Output)**
 R_i are the 10-bit data inputs in the Transmit mode, and the outputs in the Receive mode.
- T_i Transmit Port (Input/Output)**
 T_i are the 10-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Am29C863A Only

- \overline{OER}_1 Output Enables-Receive (Input, Active LOW)**
When both \overline{OER}_1 and \overline{OER}_2 are LOW while \overline{OET}_1 or \overline{OET}_2 (or both) are HIGH, the device is in the Receive mode (R_i are outputs, T_i are inputs).
- \overline{OET}_1 Output Enables-Transmit (Input, Active LOW)**
When both \overline{OET}_1 and \overline{OET}_2 are LOW while \overline{OER}_1 or \overline{OER}_2 (or both) are HIGH, the device is in the Transmit mode (R_i are inputs, T_i are outputs).
- R_i Receive Port (Input/Output)**
 R_i are the 9-bit data inputs in the Transmit mode, and the outputs in the Receive mode.
- T_i Transmit Port (Input/Output)**
 T_i are the 9-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

ABSOLUTE MAXIMUM RATINGS

| | |
|--|----------------|
| Storage Temperature | -65 to +150°C |
| Supply Voltage to Ground Potential | |
| Continuous | -0.5 V to +6 V |
| DC Output Voltage..... | -0.5 V to +6 V |
| DC Input Voltage..... | -0.5 V to +6 V |
| DC Output Diode Current: Into Output..... | +50 mA |
| Out of Output | -50 mA |
| DC Input Diode Current: Into Input..... | +20 mA |
| Out of Input | -20 mA |
| DC Output Current per Pin: I _{SINK} | +70 mA |
| I _{SOURCE} | -30 mA |
| Total DC Ground Current (n x I _{OL} + m x I _{CC}) mA (Note 1) | |
| Total DC V _{CC} Current (n x I _{OH} + m x I _{CC}) mA (Note 1) | |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| | |
|---|------------------|
| Commercial (C) Devices | |
| Temperature (T _A)..... | 0 to +70°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |
| Military (M) Devices | |
| Temperature (T _A)..... | -55 to +125°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbols | Parameter Description | Test Conditions | | Min. | Max. | Units | |
|--------------------|---|--|--|-------|-----------|----------------|--------|
| V _{OH} | Output HIGH Voltage | V _{CC} = 4.5 V, V _{IN} = V _{IH} or V _{IL} | I _{OH} = -15 mA | 2.4 | | Volts | |
| V _{OL} | Output LOW Voltage | V _{CC} = 4.5 V, V _{IN} = V _{IH} or V _{IL} | MIL I _{OL} = 32 mA COM'L I _{OL} = 48 mA | | 0.5 | Volts | |
| V _{IH} | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2) | | 2.0 | | Volts | |
| V _{IL} | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs (Note 2) | | | 0.8 | Volts | |
| V _I | Input Clamp Voltage | V _{CC} = 4.5 V, I _{IN} = -18 mA | | | -1.2 | Volts | |
| I _{IL} | Input LOW Current | V _{CC} = 5.5 V Input Only | V _{IN} = 0.0 V V _{IN} = 0.4 V | | -10 -5 | μA | |
| I _{IH} | Input HIGH Current | V _{CC} = 5.5 V Input Only | V _{IN} = 2.7 V V _{IN} = 5.5 V | | 5 10 | μA | |
| I _{OZH} | Output Off-State Current (High Impedance) | V _{CC} = 5.5 V I/O Port | V _{OUT} = 2.7 V | | 15 | μA | |
| I _{OZL} | | | V _{OUT} = 5.5 V | | 20 | | |
| I _{OL} | | V _{CC} = 5.5 V I/O Port | V _{OUT} = 0.4 V | | -15 | μA | |
| I _{OL} | | | V _{OUT} = 0.0 V | | -20 | | |
| I _{SC} | Output Short-Circuit Current | V _{CC} = 5.5 V, V _O = 0 V (Note 3) | | -60 | | mA | |
| I _{CCQ} | Static Supply Current | V _{CC} = 5.5 V, Outputs Open | V _{IN} = V _{CC} or GND | MIL | | 1.5 | mA |
| I _{CC} | | | V _{IN} = 3.4 V | COM'L | | 1.2 | |
| I _{CC} | | | Data Input | | | 1.5 | mA/Bit |
| I _{CC} | | | \overline{OER}_1 , \overline{OER}_2 , \overline{OET}_1 , \overline{OET}_2 | | | 3.0 | |
| I _{CCD} † | Dynamic Supply Current | V _{CC} = 5.5 V (Note 4) | | | 275 | μA/ MHz/Bit | |

- Notes:**
1. n = number of outputs, m = number of inputs.
 2. Input thresholds are tested in combination with other DC parameters or by correlation.
 3. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 4. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

† Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions* | COMMERCIAL | | MILITARY | | Units |
|------------------|--|--|------------|------|----------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| t _{PLH} | Propagation Delay from (Note 1) R _i to T _i or T _i to R _i Am29C861A/Am29C863A (Non-inverting) | C _L = 50 pF R ₁ = 500 Ω R ₂ = 500 Ω | | 6.5 | | 7.5 | ns |
| t _{PHL} | | | | 6.5 | | 7.5 | ns |
| t _{ZH} | Output Enable Time $\overline{\text{OET}}$ to T _i or OER to R _i | | | 9 | | 10 | ns |
| t _{ZL} | | | | 9 | | 10 | ns |
| t _{HZ} | Output Disable Time $\overline{\text{OET}}$ to T _i or OER to R _i | | | 8 | | 9 | ns |
| t _{LZ} | | | | 8 | | 9 | ns |

*See Test Circuit and Waveforms.

Notes: 1 *For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

Sales Offices

North American

| | |
|------------------|----------------|
| ALABAMA | (205) 882-9122 |
| ARIZONA | (602) 242-4400 |
| CALIFORNIA, | |
| Culver City | (213) 645-1524 |
| Newport Beach | (714) 752-6262 |
| San Diego | (619) 560-7030 |
| San Jose | (408) 452-0500 |
| Woodland Hills | (818) 992-4155 |
| CANADA, Ontario, | |
| Kanata | (613) 592-0060 |
| Willowdale | (416) 224-5193 |
| COLORADO | (303) 741-2900 |
| CONNECTICUT | (203) 264-7800 |
| FLORIDA, | |
| Clearwater | (813) 530-9971 |
| Ft. Lauderdale | (305) 776-2001 |
| Orlando | (407) 830-8100 |
| GEORGIA | (404) 449-7920 |
| ILLINOIS, | |
| Chicago | (312) 773-4422 |
| Naperville | (312) 505-9517 |
| INDIANA | (317) 244-7207 |
| KANSAS | (913) 451-3115 |
| MARYLAND | (301) 796-9310 |
| MASSACHUSETTS | (617) 273-3970 |
| MINNESOTA | (612) 938-0001 |
| MISSOURI | (913) 451-3115 |
| NEW JERSEY, | |
| Cherry Hill | (609) 662-2900 |
| Parsippany | (201) 299-0002 |
| NEW YORK, | |
| Liverpool | (315) 457-5400 |
| Poughkeepsie | (914) 471-8180 |
| Woodbury | (516) 364-8020 |
| NORTH CAROLINA | (919) 878-8111 |
| OHIO, | |
| Columbus | (614) 891-6455 |
| Dayton | (513) 439-0470 |
| OREGON | (503) 245-0080 |
| PENNSYLVANIA | (215) 398-8006 |
| SOUTH CAROLINA | (803) 772-6760 |
| TEXAS, | |
| Austin | (512) 346-7830 |
| Dallas | (214) 934-9099 |
| Houston | (713) 785-9001 |
| WASHINGTON | (206) 455-3600 |
| WISCONSIN | (414) 792-0590 |

International

| | |
|--------------------|---------------------|
| BELGIUM, Bruxelles | TEL (02) 771-91-42 |
| | FAX (02) 762-37-12 |
| | TLX 61028 |
| FRANCE, Paris | TEL (1) 49-75-10-10 |
| | FAX (1) 49-75-10-13 |
| | TLX 263282 |
| WEST GERMANY, | |
| Hannover area | TEL (0511) 736085 |
| | FAX (0511) 721254 |
| | TLX 922850 |
| München | TEL (089) 4114-0 |
| | FAX (089) 406490 |
| | TLX 523883 |
| Stuttgart | TEL (0711) 62 33 77 |
| | FAX (0711) 625187 |
| | TLX 721882 |
| HONG KONG | TEL 852-5-8654525 |
| | FAX 852-5-8654335 |
| | TLX 67955AMDAPHX |
| ITALY, Milan | TEL (02) 3390541 |
| | FAX (02) 3533241 |
| | FAX (02) 3498000 |
| | TLX 315286 |
| JAPAN, | |
| Kanagawa | TEL 462-47-2911 |
| | FAX 462-47-1729 |

International (Continued)

| | |
|-----------------|-----------------------|
| Tokyo | TEL (03) 345-8241 |
| | FAX (03) 342-5196 |
| | TLX J24064AMDTKOJ |
| Osaka | TEL 06-243-3250 |
| | FAX 06-243-3253 |
| KOREA, Seoul | TEL 82-2-784-7598 |
| | FAX 82-2-784-8014 |
| LATIN AMERICA, | |
| Ft. Lauderdale | TEL (305) 484-8600 |
| | FAX (305) 485-9736 |
| | TEL 5109554261 AMDFTL |
| NORWAY, Hovik | TEL (02) 537810 |
| | FAX (02) 591959 |
| | TLX 79079 |
| SINGAPORE | TEL 65-2257544 |
| | FAX 65-2246113 |
| | TLX RS55650 MMI RS |
| SWEDEN, | |
| Stockholm | TEL (08) 733 03 50 |
| | FAX (08) 733 22 85 |
| | TLX 11602 |
| TAIWAN | TEL 886-2-7122066 |
| | FAX 886-2-7122017 |
| UNITED KINGDOM, | |
| Manchester area | TEL (0925) 828008 |
| | FAX (0925) 827693 |
| | TLX 628524 |
| London area | TEL (04862) 22121 |
| | FAX (0483) 756196 |
| | TLX 859103 |

North American Representatives

| | |
|------------------------------------|----------------|
| CANADA | |
| Burnaby, B.C. | |
| DAVETEK MARKETING | (604) 430-3680 |
| Calgary, Alberta | |
| VITEL ELECTRONICS | (403) 278-5833 |
| Kanata, Ontario | |
| VITEL ELECTRONICS | (613) 592-0090 |
| Mississauga, Ontario | |
| VITEL ELECTRONICS | (416) 676-9720 |
| Quebec | |
| VITEL ELECTRONICS | (514) 636-5951 |
| IDAHO | |
| INTERMOUNTAIN TECH MKTG | (208) 888-6071 |
| ILLINOIS | |
| HEARTLAND TECHNICAL MARKETING | (312) 577-9222 |
| INDIANA | |
| ELECTRONIC MARKETING | |
| CONSULTANTS, INC | (317) 921-3452 |
| IOWA | |
| LORENZ SALES | (319) 377-4666 |
| KANSAS | |
| Merriam - LORENZ SALES | (913) 384-6556 |
| Wichita - LORENZ SALES | (316) 721-0500 |
| KENTUCKY | |
| ELECTRONIC MARKETING | |
| CONSULTANTS, INC | (317) 921-3452 |
| MICHIGAN | |
| Birmingham - MIKE RAICK ASSOCIATES | (313) 644-5040 |
| Holland - COM-TEK SALES, INC | (616) 399-7273 |
| Novi - COM-TEK SALES, INC | (313) 344-1409 |
| MISSOURI | |
| LORENZ SALES | (314) 997-4558 |
| NEBRASKA | |
| LORENZ SALES | (402) 475-4660 |
| NEW MEXICO | |
| THORSON DESERT STATES | (505) 293-8555 |
| NEW YORK | |
| NYCOM, INC | (315) 437-8343 |
| OHIO | |
| Centerville - DOLFUSS ROOT & CO | (513) 433-6776 |
| Columbus - DOLFUSS ROOT & CO | (614) 885-4844 |
| Strongsville - DOLFUSS ROOT & CO | (216) 238-0300 |
| PENNSYLVANIA | |
| DOLFUSS ROOT & CO | (412) 221-4420 |
| UTAH | |
| R ² MARKETING | (801) 595-0631 |
| WISCONSIN | |
| HEARTLAND TECHNICAL MARKETING | (414) 796-1128 |

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA
 Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450
 APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323 • (408) 749-5703

© 1989 Advanced Micro Devices, Inc.
 12/7/88
 AIS-WCP-13M-1/89-0 Printed in USA



**ADVANCED
MICRO
DEVICES, INC.**

901 Thompson Place
P.O. Box 3453
Sunnyvale,
California 94088-3453
(408) 732-2400
TWX: 910-339-9280
TELEX: 34-6306
TOLL-FREE
(800) 538-8450

**APPLICATIONS
HOTLINE**
(800) 222-9323
(408) 749-5703

Printed in USA

11128A