# SBC-11/21 PLUS Single-Board Computer User's Guide

Prepared by Educational Services of Digital Equipment Corporation

#### Copyright © 1984 by Digital Equipment Corporation

### All Rights Reserved Printed in U.S.A

The material in this manual is for informational purposes and is subject to change without notice.

The drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of equipment described herein without written permission.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

The manuscript for this book was created using a DIGITAL Word Processing System and, via a translation program, was automatically typeset on DIGITAL's DECset Integrated Publishing System. Book production was done by Educational Services Development and Publishing in Marlboro, MA.

The following are trademarks of Digital Equipment Corporation:

digital	MASSBUS	RSTS
DEC	MicroPower/Pascal	RSX
DECmate	MINC-11	RT-11
DECnet	OMNIBUS	TOPS-10
DECUS	OS/8	TOPS-20
DECsystem-10	PDP	UNIBUS
DECSYSTEM-20	PDT	VAX
DECwriter	P/OS	VMS
DIBOL	Professional	VT
EduSystem	Q - Bus	Work Processor
IAS	Rainbow	

# **CONTENTS**

		Page
PREFACE		
CHAPTER 1	INTRODUCTION	
1.1	INTRODUCTION	1-1
1.2	SPECIFICATIONS	1-3
1.2.1	Physical	1-3
1.2.2	Power Requirements	1-3
1.2.3	Bus Loading	1-3
1.2.4	Environmental	
1.3	BACKPLANE PIN IDENTIFICATION	
1.4	RELATED DOCUMENTS	
CHAPTER 2	INSTALLATION	
_ :	INTRODUCTION	
2.1		
2.2	SELECTING OPERATIONAL FEATURES	
2.2.1	Battery Backup	2-1
2.2.2	Wake-Up Circuit	
2.2.3	Starting Address	
2.2.4	Interrupts	
2.2.5	Parallel I/O	
2.2.6	Serial I/O	
2.2.7	Memories	
2.2.7.1	Memory Maps	
2.2.7.2	PROMs/EPROMs/EEPROMs	
2.2.7.3	RAMs	
2.3	SELECTING BACKPLANES AND OPTIONS	
2.4	POWER SUPPLY	
2.5	EXTERNAL CABLES	
2.5.1	Parallel I/O Interface (J3)	2-23
2.5.2	Serial Line Interfaces (J1 and J2)	2-25
2.6	VERIFYING OPERATION	2-28
2.6.1	Macro-ODT Option	2-28
2.6.2	Loopback Connectors	
2.6.3	Verification Procedure	2-28
CHAPTER 3	OPTIONS	
3.1	INTRODUCTION	
3.2	SUPPORTED OPTIONS	3-1
3.2.1	Hardware Options	
3.2.2	Software Options	
3.2.2.1	RT-11 Operating System	
3.2.2.2	Micro Power / Pascal Operating System	

		1 460
CHAPTER 4	MACRO-ODT	
4.1	INTRODUCTION	4-1
4.2	INSTALLATION AND CONFIGURATION	4-1
4.3	ENTRY CONDITIONS	4-1
4.3.1	Macro-ODT Input Sequence	
4.3.2	Macro-ODT Output Sequence	
4.4	MACRO-ODT COMMANDS	4-2
4.4.1	/(ASCII 057) Slash	
4.4.2	<cr> (ASCII 15) Carriage Return</cr>	
4.4.3	<lf> (ASCII 12) Line Feed</lf>	
4.4.4	R (ASCII 122) Internal Register Designator	
4.4.5	S (ASCII 123) Processor Status Word (PSW)	
4.4.6	G (ASCII 107) Go	
4.4.7	P (ASCII 120) Proceed.	4-6
4.4.8	DD DV DV Poststrans	4-0 1.6
4.4.9	DD, DX, DY Bootstraps	<i>4-</i> 0 ۸ ۰
4.4.9	INITIALIZATION	4*0 4 9
	INITIALIZATIONWARNINGS AND PROGRAMMING HINTS	4-0
4.6		
4.6.1	Error DecodingODT Stack Warning	4-8
4.6.2	ODI Stack Warning	4-8
4.6.3	Addresses to Avoid	
4.6.4	CPU Priority	
4.6.5	Terminal Related Problems	
4.6.6	Spurious Halts	
4.6.7	Serial I/O Protocol	
4.6.8	Interrupt Vector Initialization	
4.6.9	Boot ROM Address Scheme	4-9
CHAPTER 5	SYSTEM ARCHITECTURE	
5.1	INTRODUCTION	5-1
5.2	MICROPROCESSOR ARCHITECTURE	5-1
5.2.1	Registers	
5.2.1.1	General Registers	
5.2.1.2	Status Register	
5.2.2	Hardware Stack	-
5.2.3	Interrupts	
5.3	DMA (DIRECT MEMORY ACCESS)	
5.4	MEMORY ORGANIZATION	
5.5	POWER-UP/POWER-DOWN FACILITY	
CHAPTER 6	PROGRAMMING INFORMATION	
6.1	INTRODUCTION	6-1
6.2	ASYNCHRONOUS SERIAL LINE UNITS	6-1
6.2.1	Data Baud Rates	
6.2.2	Interrupts	

		Page
6.3	PROGRAMMING THE PARALLEL I/O INTERFACE	6-7
6.3.1	Modes of Operation	6-7
6.3.1.1	Port C Register	6-10
6.3.1.2	Mode 0 Basic Input/Output	
6.3.1.3	Port A and B Registers	
6.3.1.4	Port C Register in Mode 0	
6.3.1.5	Mode 1 (Strobed Input/Output)	6-11
6.3.1.6	Mode 2 (Strobed Bidirectional I/O)	6-18
6.3.2	Control Word Register	
6.3.2.1	Mode Selection	
6.3.2.2	Setting Bits in Port C	
6.3.3	Parallel I/O Initialization	
6.3.4	Parallel I/O Handshaking	
0.5.1	Turuno 1/ O Transbiaking	
CHAPTER 7	ADDRESSING MODES AND INSTRUCTION SET	
7.1	INTRODUCTION	7-1
7.2	ADDRESSING MODES	
7.2.1	Single Operand Addressing	
7.2.2	Double Operand Addressing	
7.2.3	Direct Addressing	
7.2.3.1	Register Mode (Mode 0)	
7.2.3.2	Autoincrement Mode (Mode 2)	
7.2.3.3	Autohierement Wode (Mode 2)	
7.2.3.4	Index Mode (Mode 6)	
7.2.4	Deferred (Indirect) Addressing	
7.2.5	Use of the PC as a General-Purpose Register	
7.2.5.1	Immediate Mode	
7.2.5.2	Absolute Addressing	
7.2.5.3	Relative Addressing	
7.2.5.4	Relative Addressing	
7.2.6	Use of the Stack Pointer as a General-Purpose Register	
7.2.0	INSTRUCTION SET	
7.3.1	Instruction Formats	
7.3.2	List of Instructions	
7.3.3	Single Operand Instructions	7 70
7.3.3.1	General	
7.3.3.1	Shifts and Rotates	
7.3.3.3	Multiple Precision	
7.3.3.4	PS Word Operators	
7.3.4	Double Operand Instructions	
7.3.4.1	General Genera	
7.3.4.1	Logical	
7.3.4.2	Program Control Instructions.	
7.3.5.1	Branches	
7.3.5.2	Signed Conditional Branches	7.40
7.3.5.3	Unsigned Conditional Branches	
7.3.5.4	Jump and Subroutine Instructions	
1.3.3.4	Jump and Subroutine Instructions	/-33

		Page
7.3.5.5	Traps	7-60
7.3.5.6	Reserved Instruction Traps	7-64
7.3.5.7	HALT Interrupt	
7.3.5.8	Trace Trap	
7.3.5.9	Power Failure Interrupt	
7.3.5.10	Interrupts	
7.3.5.11	Special Cases (T-bit)	
7.3.6	Miscellaneous Instructions	
7.3. <del>0</del> 7.3.7	Condition Code Operators	
CHAPTER 8	THEORY OF OPERATION	<i>*</i>
8.1	INTRODUCTION	8-1
8.2	MICROPROCESSOR	
8.2.1	Microprocessor Initialization	
8.2.1.1	RESET Instruction	
8.2.1.2	Power-up Input (PUP)	
8.2.2	Clock Input (-TCLK)	
8.2.3	Ready Input (READY)	
8.2.4	Microprocessor Control Signals	
8.2.4.1	Row Address Strobe (RAS)	
8.2.4.2	Column Address Strobe (CAS)	
8.2.4.3	Priority In (PI)	
8.2.4.4	Read/Write (R/-WHB and R/-WLB)	
8.2.4.5	Select Output Flags (SEL0 and SEL1)	
8.2.4.6	Bus Clear (BCLR)	
8.2.4.7	Clock Out (COUT)	8-6
8.2.5	Microprocessor Transactions	8-6
8.2.5.1	Fetch/Read	
8.2.5.2	Write	
8.2.5.3	IAK	
8.2.5.4	DMA	
8.2.5.5	ASPI	
8.2.5.6	NOP	
8.3	MODE REGISTER CONTROL	
8.4	INTERRUPT CONTROL	
8.4.1	Interrupt Control Logic	
8.4.2	Ready Logic	
8.4.3	IAK Data In (IAKDIN)	0 1 P
8.4.4		
	HALT Interrupt	
8.4.5	Power Fail (-PFAIL)	
8.4.6	Local	
8.4.7	External	
8.4.8	DMA Interrupt	
8.5	DC004 PROTOCOL	
8.6	ADDRESS LATCH	
8.7	MEMORY ADDRESS DECODE	
8.8	RAM MEMORY	
8.9	ROM/RAM MEMORY SOCKETS	8-21

		Page
8.10	SERIAL LINE INTERFACE UNITS	8-23
8.11	PARALLEL I/O INTERFACE	
8.12	POWER-UP	
8.13	CLOCK	8-28
8.14	CLOCK CONTROL	8-29
8.15	DMA	8-29
8.16	TSYNC	8-31
8.17	READ/WRITE	
8.18	REPLY TIME-OUT	
8.19	BUS CONTROL	8-33
CHAPTER 9	LSI-11 BUS	
9.1	INTRODUCTION	9-1
9.2	SBC-11/21 PLUS SINGLE-BOARD COMPUTER	9-2
9.3	MASTER/SLAVE RELATIONSHIP	
9.4	DATA TRANSFER BUS CYCLES	
9.4.1	Bus Cycle Protocol	
9.4.2	Direct Memory Access	9-8
9.5	INTERRUPTS	
9.5.1	Device Priority	
9.5.2	Interrupt Protocol	
9.6	CONTROL FUNCTIONS	9-14
9.6.1	Halt	9-14
9.6.2	Initialization	9-14
9.6.3	Power Status	
9.6.4	Power-Up/Power-Down Protocol	9-15
9.7	LSI-11 BUS ELECTRICAL CHARACTERISTICS	9-16
9.8	MODULE CONTACT FINGER IDENTIFICATION	9-16
APPENDIX A	INSTRUCTION TIMING	
APPENDIX B	PROGRAMMING DIFFERENCE LIST	
APPENDIX C	SOFTWARE DEVELOPMENT	
APPENDIX D	MACRO-ODT ROM LISTING FOR KXT11-A2 OPTION	
APPENDIX E	MACRO-ODT ROM LISTING FOR KXT11-A5 OPTION	
APPENDIX F	SBC-11/21 PLUS SCHEMATICS	
APPENDIX G	GLOSSARY	
INDEX		

# **FIGURES**

Figure No.	Title	Page
1-1	KXT11-AB (M7676) SBC-11/21 PLUS Module	1-1
2-1	SBC-11/21 PLUS Module Layout	
2-2	Interrupt Configurations	
2-3	Time-out During LSI-11 Bus Interrupt Acknowledge	
2-4	Parallel I/O Configuration	
2-5	Socket Sets A and B Interconnection	2-17
2-6	Memory Configuration	
2-7	Memory Maps	
2-8	30-Pin Parallel I/O Connector	
2-9	10-Pin Serial Line Unit Connector	
2-10	BC20N-05 Null Modem Cable	
2-11	BC21B-05 Modem Cable	
5-1	Registers and Processor Status Word	
5-2	Memory Maps	
6-1	Serial Line Unit (SLU) Interface	
6-2	Serial Line Unit Register Bit Maps	
6-3	Parallel I/O Interface	
6-4	Parallel I/O Flowchart	
6-5	Mode 0 Port A or B Bit Assignments	
6-6	Mode 0 Port C Bit Assignments	
6-7	Mode 1 Port C Bit Assignments	
6-8	Mode 2 Port C Bit Assignments	
6-9	Mode 1 Input Data Handshaking Sequence	
6-10	Mode 1 Strobed Input Timing	
6-11	Mode 1 Output Data Handshaking Sequence	
6-12	Mode 1 Port A Strobed Output Timing	
6-13	Mode 1 Port B Strobed Output Timing	
6-14	Mode 2 Port A Bidirectional Timing	
7-1	Single Operand Addressing	
7-2	Double Operand Addressing	
7-3	Mode 0 Register	
7-4	Mode 2 Autoincrement	
7-5	Mode 4 Autodecrement	
7-6	Mode 6 Index	
7-7	INC R3	
7-8	ADD R2,R4	
7-9	COMB R4	
7-10	CLR (R5)+	
7-11	CLRB (R5)+	
7-12	ADD (R2)+,R4	
7-13	INC –(R0)	
7-14	INCB –(R0)	
7-15	ADD –(R3),R0	
7-16	CLR 200(R4)	
7-17	COMB 200(R1)	
7-18	ADD 30(R2),20(R5)	
7-19	Mode 1 Register Deferred	
7-20	Mode 3 Autoincrement Deferred	
. 20	ITAVAN U LIMIUMINI VIIIVIII LIVIIVII IVII IVII IIIIIIIIII	····· / *1 T

# FIGURES (Cont)

Figure No.	Title	Page
7-21	Mode 5 Autodecrement Deferred	
7-22	Mode 7 Index Deferred	
7-23	CLR @R5	
7-24	INC @(R2)+	
7-25	COM @ -(R0)	
7-26	ADD @1000(R2),R1	
7-27	ADD #10,R0	
7-28	CLR @#1100	
7-29	ADD @#2000,R3	
7-30	INC A	
7-31	CLR @A	
7-32	Byte Instructions	
7-33	Multiple Precision	
8-1	SBC-11/21 PLUS Functional Block Diagram	
8-2	SBC-11/21 PLUS Microprocessor	
8-3	Fetch/Read Transaction	
8-4	Write Transaction	
8-5	IAK Transaction	
8 <b>-6</b>	DMA Transaction	
8-7	ASPI Transaction	
8-8	BUS NOP Transaction	
8-9	Mode Register Control	
8-10	SBC-11/21 PLUS Interrupt Control	
8-11	Interrupt Control Logic	
8-12	Ready	
8-13	IAKDIN	
8-14		
8-15	HALT Interrupt	
	Memory Maps	
8-16 8-17	RAM Memory	
• • •	Serial Line Interface Units	
8-18	Parallel I/O Interface	
8-19	Power-up	
8-20	Clock	
8-21	Clock Control	
8-22	DMA	
8-23	TSYNC	
8-24	Read/Write	
8-25	Reply Time-out	
8-26	Bus Control	
9-1	DATI Bus Cycle	
9-2	DATI Bus Cycle Timing	
9-3	DATO or DATOB Bus Cycle	
9-4	DATO or DATOB Bus Cycle Timing	
9-5	DMA Protocol	
9-6	DMA Request/Grant Timing	
9-7	Interrupt Request/Acknowledge Sequence	
9-8	Power-Up/Power-Down Timing	
9-9	Double-Height Module Contact Finger Identification	9-16

# FIGURES (Cont)

Figure No.	Title		
C-1	Overview of Software Development	C-4	
C-2	Application Overview		
C-3	Monitor Program	C-8	
C-4	Load Map	C-11	
C-5	Power-up Task		
C-6	Power Fail Recovery		
C-7	SLU Diagnostic Task		
C-8	RAM Diagnostic Task		
C-9	ROM Diagnostic Task		
C-10	Parallel I/O Diagnostic Task		
C-11	Control Task		
C-12	Power Fail Task		
H-1	SBC-11/21 PLUS Memory Maps		
•••			
	TABLES		
	IADLES		
Table No.	Title	Page	
Table No.	Tiuc	1 age	
1-1	SBC-11/21 PLUS Module Backplane Pin		
	Identification	1-5	
1-2	Related Documentation		
2-1	Configuration Pin Definitions		
2-2	Configuration Pin Functions		
2-3	Standard Factory Configuration		
2-4	Mode Register Configuration		
2-5	Mode 0 Buffer Configuration (No Handshake)		
2-6	Mode 1 Buffer Configuration (Strobed I/O)		
2-7	Mode 2 Buffer Configuration and Handshake		
2-8	SLUI BREAK Detection		
2-9	Memory Map Configurations		
2-10	Socket Set A Configuration for EPROM/PROM/EEPROM	2-20	
2-10	Socket Set B Configuration for EPROM/PROM/EEPROM	2-21	
2-12	Socket Set A Configuration for RAM		
2-12	Socket Set B Configuration for RAM		
2-14	EIA Slew Rate Resistor Values		
2-15	Diagnostic Fault Indicators		
4-1	Macro-ODT Commands		
4-2	Macro-ODT States and Valid Input Characters		
5-1	Processor Status Word Bit Descriptions		
5-2			
5-2 5-3	PSW Interrupt Levels		
5-3 6-1	Serial Line Unit Register Addresses		
6-1 6-2	Receiver Control and Status Bit Descriptions		
	•		
6-3	Receiver Data Buffer Bit Descriptions	0-4	
6-4	Transmitter Control and Status Bit Descriptions		
6-5	Transmitter Data Buffer Bit Descriptions		
6-6	Parallel I/O Register Addresses	6-8	

# TABLES (Cont)

Table No.	Title	Page
6-7	Mode 0 Configuration	
6-8	Mode 0 Port A or B Bit Descriptions	6-11
6-9	Mode 0 Port C Bit Descriptions	6-12
6-10	Port C Control Signals in Mode 1	6-13
6-11	Combinations of Mode 1	6-14
6-12	Mode 1 Port C Bit Descriptions	6-15
6-13	Mode 1 Configuration	
6-14	Port C Control Signals in Mode 2	6-19
6-15	Mode 2 Port C Bit Descriptions	6-20
6-16	Mode 2 Configuration	6-21
6-17	Control Register Mode Selection Bit Functions	6-22
6-18	Control Words for Mode Selection	6-23
6-19	Control Register Bit Set/Reset Functions	6-24
6-20	Interrupt Set/Reset Control Words	
6-21	Mode 1 Input Handshaking Signals	
6-22	Mode 1 Output Handshaking Signals	6-27
6-23	Mode 2 Bidirectional Handshaking Signals	6-29
7-1	Sample SBC-11/21 PLUS Instructions	
7-2	Direct Addressing Modes	
7-3	Indirect Addressing Modes	
7-4	Register Addressing Modes	
7-5	SBC-11/21 PLUS Instruction Set	
8-1	Start Address Configurations	
8-2	Designated Interrupts	
8-3	Serial Line Unit Registers	
8-4	PPI Addressable Registers	
9-1	Signal Assignments	9-3
9-2	Data Transfer Operations	
9-3	Bus Signals Used in Data Transfer Operations	
9-4	Bus Pin Identifiers	9-17
A-1	Instruction Timing	
B-1	SBC-11/21 PLUS, LSI-11/2, and LSI/11/23 Comparisons	B-1
B-2	Illegal Address Traps	B-6
H-1	FPLA Code for the SBC-11/21 PLUS	H-2
H-2	Option 23-77C6-00 FPLA Code	
H-3	Functional Equivalent Pins	

.

## **PREFACE**

This User's Guide provides the user with configuration, system architecture, and programming information for the SBC-11/21 PLUS single-board computer. Appendix H presents a list of the differences between the SBC-11/21 and the SBC-11/21 PLUS so that a user who is familiar with the SBC-11/21 may easily configure the SBC-11/21 PLUS.

#### NOTE

This User's Guide is for use with the SBC-11/21 PLUS module, M7676 and subsequent revisions only. This revision is identified by the circuit board 5016277 located on the module as described in Figure 1-1.



# CHAPTER 1 INTRODUCTION

#### 1.1 INTRODUCTION

The KXT11-AB (M7676) module, called the SBC-11/21 PLUS single-board computer, is shown in Figure 1-1. It is a complete computer system on an 8.5 × 5.2 inch printed circuit board that executes the well known PDP-11 instruction set (see Appendix B). The SBC-11/21 PLUS module contains 16Kb (kilobytes) of RAM, sockets for up to 32Kb of PROM or additional RAM, two serial I/O lines, twenty-four lines of parallel I/O, and a 50 Hz, 60 Hz, or 800 Hz real-time clock. In addition, the SBC-11/21 PLUS supports the complete LSI-11 bus interface that enables it to communicate with most of Digital's large family of modules (see Chapter 3). For a description refer to the *Microcomputer Interfaces* and *Microcomputers and Memories* handbooks.




Figure 1-1 KXT11-AB (M7676) SBC-11/21 PLUS Module

### The SBC-11/21 PLUS computer features the following:

- A powerful processor running the PDP-11 instruction set.
- Direct addressing of 32K, 16-bit words or 64K, 8-bit bytes (K = 1024).
- Efficient processing of 8-bit characters without the need to rotate, swap, or mask.
- On-board 16Kb of static read/write memory.
- Sockets for up to 32Kb of PROM for a wide range of memory types from many vendors.

  Additional RAM can also be installed in these sockets.
- Hardware memory stack for handling data, subroutines, and interrupts.
- Direct memory access for high data rate devices.
- Eight general-purpose registers for data storage, pointers, and accumulators; two are dedicated: stack pointer (SP) and program counter (PC).
- Fast on-board bus for high throughput when external memory access is not needed.
- LSI-11 bus structure that provides position dependent priority for peripheral device interfaces connected to the bus.
- Fast vectored interrupt response without device polling.
- A powerful set of instructions.
- Two serial I/O interfaces, compatible with EIA RS-232C and EIA RS-423, with software programmable baud rates over the range of 300 to 38,400 baud.
- One parallel I/O interface with two bidirectional 8-bit input/output ports and one 8-bit control port.
- Real-time clock that can be set by the user to 50 Hz, 60 Hz, or 800 Hz.
- Jumper-selected operating modes, including four memory maps, exception handling, start and restart addresses, parallel I/O configurations, and real-time clock frequency.
- Optional PROM resident Macro-ODT containing module diagnostics, bootstrap programs for mass storage devices (TU58, RX01, RX02, RL01, RL02, RX50, and RD51 devices), console communications, and on-line debugging facility.
- Supports RT-11 V5.1 or subsequent versions and MicroPower/Pascal V1.5 or subsequent versions.
- For detailed differences between the SBC-11/21 and SBC-11/21 PLUS see Appendix H.

### 1.2 SPECIFICATIONS

The SBC-11/21 PLUS module specifications follow:

### 1.2.1 Physical

Height

13.2 cm (5.2 in)

Length

22.8 cm (8.9 in)

(includes module handle)

Width

1.27 cm (0.5 in)

Weight

255 g (8.5 oz) typical

### 1.2.2 Power Requirements

Power Supply:

 $+5.0 \text{ V} \pm 5\%$ 

2.5 A (typical), 2.8 A (maximum)

60 mA (typical) used by on-board circuitry, 1.1 A (maximum)

includes current provided to outside interface through pin 10 of

 $+12.0 \text{ V} \pm 5\%$  the serial I/O connector

Battery Backup:

 $+5.0 \text{ V} \pm 5\%$ 

170 mA (typical), 260 mA (maximum)

### **NOTE**

The +12.0 V typical current is measured with no connections at pin 10 of the serial I/O connectors (fused line).

### 1.2.3 Bus Loading

AC Loads

2.7

DC Loads

0.5

#### 1.2.4 Environmental

Temperature:

Storage Operating -40° C to 66° C (-40° F to 150° F) 5° C to 60° C (41° F to 140° F)

#### NOTE

The module must be brought into the operating temperature environment and allowed to stabilize before operating.

Relative Humidity:

Storage Operating 10% to 95% (no condensation) 10% to 95% (no condensation)

Altitude:

Storage Operating Up to 15 km (50,000 ft) Up to 15 km (50,000 ft) (90 mm mercury minimum)

#### NOTE

Lower the maximum operating temperature by 1° C (1.8° F) for each 300 m (1,000 ft) of altitude above 2.4 km (8,000 ft).

Environment:

Air must be noncaustic.

Airflow (operating):

There must be enough airflow to limit the input to output temperature rise across the module to 5° C (9° F) when the input temperature is 60° C (140° F). For operation below 55° C (131° F), there must be enough airflow to limit the input to output temperature rise across the module to 10° C (18° F) maximum.

#### NOTE

These are design limits. Lower temperature limits will help increase the life of the product.

#### 1.3 BACKPLANE PIN IDENTIFICATION

Table 1-1 lists backplane pin connections for the SBC-11/21 PLUS module, pin identification and signal names unique to the SBC-11/21 PLUS module, and standard LSI-11 bus backplane names assigned to each pin. Although the signal names may differ, the module is completely LSI-11 bus compatible with the exception of bus refresh transaction (BREF) which is not performed by the SBC-11/21 PLUS. Signals STOP L, SRUN L, and START L are not used on the LSI-11 bus. These are TTL level signals unique to the SBC-11/21 PLUS.

Table 1-1 SBC-11/21 PLUS Module Backplane Pin Identification

Backplane Pin	SBC-11/21 PLUS Signal Function	LSI-11 Bus Signal Name	
Side 1 (Compon	ent Side)		
AA1	Bus terminator	BIRQ5 L	
AB1	Bus terminator	BIRQ6 L	
AC1	Bus terminator	BDAL16 L	
AD1	Bus terminator	BDAL17 L	
AE1	STOP L	SSPARE1	
AF1	SRUN L	SSPARE2	
AHI	Not connected	SSPARE3	
AJI	GND	GND	
AK1	Not connected	MSPAREA	
ALI	GND	MSPAREA	
AM1	GND	GND	
AN1	BDMR L	BDMR L	
API	BHALT L	BHALT L	
AR1	Bus terminator	BREF L	
AS1	Not connected	+12B	
AT1	GND	GND	
AUI	Not connected	PSPARE1	
AV1	+5 VB (battery)	+5B	
BA1	BDCOK H	BDCOK H	
BB1	BPOK H	BPOK H	
BC1	Bus terminator	SSPARE4	
BD1	Bus terminator	SSPARE5	
BE1	Bus terminator	SSPARE6	
BF1	Bus terminator	SSPARE7	
BH1	START L	SSPARE8	
BJ1	GND	· · · · · · · · · · · · · · · · · · ·	
BK1	Not connected	MSPAREB	
BL1	Not connected	MSPAREB	
BM1	GND		
BNI	BSACK L	BSACK L	
BPI	Bus terminator	BIRQ7 L	
BR1	BEVNT L	BEVNT L	
BS1	Not connected	+12B	
BT1	GND	GND	
BU1	Not connected	PSPARE2	
BV1	+5 V	+5 V	

Table 1-1 SBC-11/21 PLUS Module Backplane Pin Identification (Cont)

Backplane Pin	SBC-11/21 PLUS Signal Function	LSI-11 Bus Signal Name
Side 2 (Solder S	Side)	
AA2	+5 V	+5 V
AB2	Not connected	−12 V
AC2	GND	GND
AD2	+12 V	+12 V
AE2	BDOUT L	BDOUT L
AF2	BRPLY L	BRPLY L
AH2	BDIN L	BDIN L
AJ2	BSYNC L	BSYNC L
AK2	BWTBT L	BWTBT L
AL2	BIRQ4 L	BIRQ4 L
AM2	Not connected	BIAKI L
AN2	BIAKO L	BIAKO L
AP2	BBS7 L	BBS7 L
AR2	Not connected	BDMGI L
AS2	BDMGO L	BDMGO L
AT2	BINIT L	BINIT L
AU2	BDALO L	BDALO L
AV2	BDAL1 L	BDAL1 L
BA2	+5 V	+5 V
BB2	Not connected	-12 V
BC2	GND	GND
BD2	Not connected	+12 V
BE2	BDAL2 L	BDAL2 L
BF2	BDAL3 L	BDAL3 L
BH2	BDAL4 L	BDAL4 L
BJ2	BDAL5 L	BDAL5 L
BK2	BDAL6 L	BDAL6 L
BL2	BDAL7 L	BDAL7 L
BM2	BDAL8 L	BDAL8 L
BN2	BDAL9 L	BDAL9 L
BP2	BDAL10 L	BDAL10 L
BR2	BDAL11 L	BDAL11 L
BS2	BDAL12 L	BDAL12 L
BT2	BDAL13 L	BDAL13 L
BU2	BDAL14 L	BDAL14 L
BV2	BDAL15 L	BDAL15 L

### 1.4 RELATED DOCUMENTS

This User's Guide is the primary reference document for the SBC-11/21 PLUS. Important information about other LSI-11 bus compatible products may be found in the publications listed in Table 1-2.

Table 1-2 Related Documentation

Title	Document Number
Microcomputers and Memories Handbook, 1982 Edition	EB-20912-20
Microcomputer Interfaces Handbook, 1980 Edition	EB-20175-20
PDP-11 Bus Handbook, 1979 Edition	EB-17525-20
Guide to RT-11 Documentation	AA-5285G-TC
MicroPower/Pascal RT-11	QJ029GZ

### These documents can be ordered from:

Digital Equipment Corporation Printing and Circulation Services 444 Whitney Street Northboro, MA 01532

Attention:

Communications Services (NR2/M15)

Customer Services Section

# CHAPTER 2 INSTALLATION

#### 2.1 INTRODUCTION

The installation of the SBC-11/21 PLUS single-board computer module is discussed in this chapter. The following five items, which are an integral part of the installation procedure, are covered in detail.

#### NOTE

It is best to leave the factory configuration as is until module performance has been verified.

- 1. Installing jumpers to select operational features.
- 2. Selecting and mounting an LSI-11 bus structured backplane and adding any required LSI-11 bus options.
- 3. Selecting and connecting an appropriate power supply.
- 4. Providing appropriate cables to connect external devices to the serial line and parallel I/O interfaces.
- 5. Verifying operation of the module.

#### 2.2 SELECTING OPERATIONAL FEATURES

The module has sixty-one wirewrap pins with which the user configures the module for the operating modes necessary to meet any requirements. This is done by either installing or removing jumper wires between the wirewrap pins. The locations and identification numbers of the wirewrap pins are illustrated in Figure 2-1. Table 2-1 defines the wirewrap pins, and Table 2-2 lists the pin functions by the features they support. The selectable features are battery backup, power-up, starting address, interrupts, parallel I/O buffers, and memory maps. Detailed requirements for each of these configurations are described in the following paragraphs. The standard factory configuration is described in Table 2-3.

#### 2.2.1 Battery Backup

The user can select battery backup mode to maintain a +5 Vdc battery supply to: (1) the 16Kb of on-board static RAM, (2) 24-pin devices in socket set A, and (3) 28-pin or 24-pin devices in socket set B. The +5 Vdc battery supply is provided through the LSI-11 bus pin AV1. A maximum of 2mA is required. This supply is connected to wirewrap pin M16.

To enable battery backup, the jumper wire between M1 and M15 is removed and a jumper wire is installed between M16 and M15. This provides battery backed up power for the 16Kb of on-board static RAM. To enable battery backup of 24-pin devices in socket set A, a jumper wire is installed between M7 and M41. To enable battery backup of 28-pin devices in socket set B, a jumper wire between M59 and M41 is installed. To enable battery backup of 24-pin devices in socket set B, a jumper wire between M66 and M34 is installed.




Figure 2-1 SBC-11/21 PLUS Module Layout

Table 2-1 Configuration Pin Definitions

Pin	Schematic Sheet Number	Description	
-			
M1	5	System +5 V power (+5 VNCR)	
M2	2	System GND	
M3	2	High logic level (+3 Vdc)	
M4	3	Wake up circuit diode, anode side	
M5	3	Receive side of BHALT line transceiver	
M6	3	Wake up circuit diode, cathode side (+5 VNCR)	
M7	5	Socket set A, high and low byte, pin 26	
M8	3	BREAK request clock line	•
M9	6	High logic level (+3 Vdc)	
M10	5	Address line 14	
M11	6	System GND	
M12	5	High logic level (+5 VNCR)	
M13	5	Socket set B, high and low byte, pin 1	
M14	5	Socket set A, high and low byte, pin 1	
M15	5	+5 Vdc power distribution to support static RAM	
M16	5	Battery backup +5 Vdc power source	
M17	6	Serial line unit (SLU) 1 BREAK detect, interrupt request output	
,	v	Sorial fine dime (SES) I BREFIX detect, interrupt request output	
M18	2	High logic level (+3 Vdc)	2.30
M19	6	60 Hz real-time clock output	
M20	3	Transmit side of BHALT line transceiver	
M21	2	Memory map select (MSB)	
M22	1	Start address control (TDAL 15)	
M23	6	Transmit side of BEVNT line transceiver	
M24	5	System GND	
M25	2	Memory map select (LSB)	
M26	1	Start address control (TDAL 14)	
M27	6	50 Hz real-time clock output	٧
M28	6	800 Hz real-time clock output	
M29	1	System GND	
M30	1	Start address control (TDAL 13)	
MIDO	1	Start address control (1DAL 13)	
M31	3	System GND	
M32	1	System GND	
M33	5	Socket set B, high byte, pin 27	
M34	5	High logic level (+5 VCR)	
M35	5	Socket set B, low byte, pin 23	

Table 2-1 Configuration Pin Definitions (Cont)

Pin	Sheet Number	Description	
	Number	Description	
M36	5	High logic level (+5 VNCR)	
M37	5	Socket set A, low byte, pin 27	
M39	5	Socket set A, high byte, pin 27	
M40	5	Socket set A, low byte, pin 23	
M41	5	High logic level (+5 VCR)	
M42	5	Address line 15	
M44	5	Address line 12	
M46	5	High logic level for PROMs (+5 VNCR)	
M48	5	Socket set B, low byte, pin 27	
M49	7	Port B buffer direction control	
M50	2	High logic level (+3 Vdc)	
M51	7	System GND	
M52	7	Port A buffer direction control	
M53	7	Port C buffered output, to J3 pin 7	
M54	7	Port C PC6 output (E26 pin 11)	
M55	5	System GND	
M56	<b>5</b> .	High byte write strobe (-WHB)	
M57	5	Low byte write strobe (-WLB)	
M58	7	Port C PC4 output (E26 pin 13)	
M59	5	Socket set B, high and low byte, pin 28	
M61	5	Socket set A, high byte, pin 23	
M63	5	Socket set B, high byte, pin 23	
M64	5	RAM, high and low byte, pin 26	
M65	7	Port C buffered output, to J3 pin 5	
M66	5	Socket set B, high and low byte, pin 26	
M74	1	-CTMER interrupt enable	

**Table 2-2 Configuration Pin Functions** 

Pin	Function	Description	g it was a little with
	Battery backup		
M16		Battery backup +5 Vdc pow	er source
M15		+5 Vdc power distribution to	
Mı		System +5 V power (+5 VN	
M36		High logic level (+5 VNCR)	
M41		High logic level (+5 VCR)	
M34		High logic level (+5 VCR)	
M14		Socket set A, high and low	byte, pin 1
M13		Socket set B, high and low b	
M7		Socket set A, high and low	byte, pin 26
M66		Socket set B, high and low b	oyte, pin 26
M59		Socket set B, high and low b	oyte, pin 28
M64		RAM, high and low byte, pi	n 26
M4		Wake-up circuit diode, anod	e side
	Power-up (wake-up circuitry)		
M6		System +5 V power, wake-	up circuit diode, cathode
		side (+5 VNCR)	
M4		Wake-up circuit diode, anod	e side
	Serial line unit (SLU) 1		
M31	•	System GND	
M20		Transmit side of BHALT lin	e transceiver
M17		Serial line unit (SLU) 1 BR1	EAK detect
	Serial line unit (SLU) 2		
M23		Transmit side of BEVNT lir	ne transceiver
M27		50 Hz real-time clock outpu	
M19		60 Hz real-time clock outpu	
M28		800 Hz real-time clock outp	ut
M11		System GND	
M9		High logic level (+3 Vdc)	
	Memory map decoder		
<b>M</b> 3		High logic level (+3 Vdc)	
M25		Memory map select (LSB)	
M21		Memory map select (MSB)	
M2		System GND	
	Start address		
	(mode register)		
	(		

Table 2-2 Configuration Pin Functions (Cont)

Pin	Function	Description
M30	and the second s	Start address control (TDAL 13)
M26		Start address control (TDAL 14)
M22		Start address control (TDAL 15)
M18		High logic level (+3 Vdc)
M29		System GND
	Nonmaskable interrupt and trap to	the restart address
M74		HALT request line
M32		System GND
	BHALT interrupt (level 7, maskable)	
M20		Transmit side of BHALT line transceiver
M31		System GND
M24		System GND
M17		Serial line unit (SLU) 1 BREAK detect, interrupt
M5		request output  Receive side of BHALT line transceiver
M8		BREAK request clock line
	Memory	
M14		Socket set A, high and low byte, pin 1
M13		Socket set B, high and low byte, pin 1
M7		Socket set A, high and low byte, pin 26
M66		Socket set B, high and low byte, pin 26
M59		Socket set B, high and low byte, pin 28
M64		RAM, high and low byte, pin 26
M61		Socket set A, high byte, pin 23
M40		Socket set A, low byte, pin 23
M63		Socket set B, high byte, pin 23
M35		Socket set B, low byte, pin 23
M39		Socket set A, high byte, pin 27
M37 M33		Socket set A, low byte, pin 27
M48		Socket set B, high byte, pin 27 Socket set B, low byte, pin 27
M44		Address line 12
M56		High byte write strobe (-WHB)
M57		Low byte write strobe (-WLB)
MI		High logic level (+5 VNCR)
M6		High logic level (+5 VNCR)
M36		High logic level (+5 VNCR)
M12		High logic level (+5 VNCR)
M46		High logic level (+5 VNCR)
M34		High logic level (+5 VCR)
M15		High logic level (+5 VCR)
M41		High logic level (+5 VCR)

Table 2-2 Configuration Pin Functions (Cont)

Pin	Function	Description
	Parallel input/output	
M49		Port B buffer direction control
M51		System GND
M55		System GND
M65		Port C buffered output, to J3 pin 5
M53		Port C buffered output, to J3 pin 7
M58		Port C PC4 output (8255A-5 pin 13)
M54		Port C PC6 output (8255A-5 pin 11)
M50		High logic level (+3 Vdc)
M52		Port A buffer direction control

Table 2-3 Standard Factory Configuration

Function		Jumpers Installed Between	
No Battery backup		M1 to M15	
Wake-up circuit enabled		- WIT tO WITS	
wake up on our onablea			
Start Address* 10000		M22 to M18	
Restart address 10004		M26 to M29	
		M30 to M26	
Memories:			
Map 0	•	M64 and M7	
		M25 to M21	
		M21 to M2	
Skt A contains 2K × 8 EPROM	skt A	M7 to M6	
ort 11 contains Lit / 6 Li Rowi	SRC 71	M61 to M12	
		M12 to M40	
Skt B contains 8K × 8 SRAM	skt B	M59 to M36	
		M33 to M56	
		M48 to M57	
		M66 to M4	
	*	M63 to M44	
		M35 to M44	

<sup>\*</sup> Before use with Macro-ODT, the start address must be changed to 172000 as described in Table 2-4.

**Table 2-3 Standard Factory Configuration (Cont)** 

Function	Jumpers Installed Between
Interrupts:	
SLU1 BREAK asserts HALT	M17 to M20
and is received as level 7 interrupt (Vector 140)	M5 to M8 M74 to M32
60 Hz Real time clock asserts BEVNT	M19 to M23
Parallel I/O Port A receive	M52 to M50
Port B transmit	M49 to M51
	M65 to M58

If the battery backup option is enabled, the wake-up circuitry must also be enabled (see Paragraph 2.2.2) for all RAMs on the board. The wake-up circuitry is enabled by ensuring that no jumper is installed between M4 and M6 (this is the standard factory configuration).

#### 2.2.2 Wake-Up Circuit

The module has an on-board power wake-up circuit designed for use in systems without the LSI-11 bus power sequencing protocol or in systems with battery backup. This circuit holds the BDCOK line negated until one second after +5 V power is applied. When the module is used in an LSI-11 backplane that has a power sequencing routine, the module wake-up circuit must be disabled. To do this, a jumper wire is installed between M6 and M4. The jumper wire is removed when using power supplies without power sequencing or when the battery backup option is installed. The module requires the +5 Vdc and +12 Vdc power supplies to have a rise time of less than 50 ms.

#### 2.2.3 Starting Address

The user selects the starting address for the microprocessor via wirewrap pins. When the module is powered up, the microprocessor loads this value into R7 (program counter) as the first fetch address. The wirewrap pins are M22, M26, M29, M30, and M18, and are defined in Table 2-1. The user can select from eight available starting addresses. Table 2-4 lists these available addresses and the jumper connections required for each address. The restart address is always the start address incremented by four. The wirewrap pin locations are shown in Figure 2-1.

#### 2.2.4 Interrupts

The SBC-11/21 PLUS implements a multilevel interrupt system that has eleven separate interrupts. See Table 5-3 for a complete list of system interrupts. Three interrupts, CTMER, BKRQ, and REVNT, are user configurable by means of jumper wires as shown in Figure 2-2 and are discussed here.

Table 2-4 Mode Register Configuration

Start Address	Restart Address	Connect M22 to	Connect M26 to	Connect M30 to
000000	000004	M18	M29	M18
010000*	010004	M18	M29	M29
020000	020004	M29	M18	M18
040000	040004	M29	M18	M29
100000	100004	M29	M29	M18
140000	140004	M29	M29	M29
172000	172004	M18	M18	M18
173000	173004	M18	M18	M29

<sup>\*</sup> Factory setting. The start address should be selected in conjunction with the memory map configuration. Figure 2-6 shows how the available start addresses fit into the memory maps.

The CTMER interrupt is at the highest level (nonmaskable). It is caused by a time-out, that is, a failure to detect RRPLY during a fetch/read, write, or IAK transaction. Such a condition could occur only if the peripheral that caused the interrupt failed to return BRPLY during the vector reading operation. See Chapter 8 for a discussion of external interrupts. Figure 2-3 describes the sequence of events that takes place during the IAK time-out.

The other two interrupts the user can select are BKRQ and BEVNT. Their vectors and priorities are described in Table 5-3. All jumper combinations, which are "electrically correct" as shown in Figure 2-2, are legal.

A description of some typical configurations follows to familiarize the user with the different combinations available.

Install jumpers between	M7 and M74
	M20 and M31
	M28 and M23
	M8 and M24

This arrangement allows the SLU1 BREAK input to set the -CTMER nonmaskable interrupt and trap to the restart address. The BHALT L bus signal is ignored. The SLU2 800 Hz line time clock and the BEVNT L bus signal enable the REVNT interrupt.

Install jumpers between	M5 and M74
	M17 and M8
	M20 and M31
	M23 and M71

This arrangement allows the BHALT L bus signal to set the -CTMER nonmaskable interrupt and trap to the restart address. The SLU1 BREAK input sets the BKRQ level 7 maskable interrupt, and only the BEVNT L bus signal enables the REVNT interrupt.




Figure 2-2 Interrupt Configurations




Figure 2-3 Time-out During LSI-11 Bus Interrupt Acknowledge

Install jumpers between

M74 and M32 M17 and M20 M5 and M8 M23 and M9

This arrangement allows the time-out (TMER) to set the -CTMER nonmaskable interrupt for all time-outs. The SLU1 BREAK or the BHALT bus signal set the BKRQ level 7 maskable interrupt, and the BEVNT L bus line is clamped low and therefore, no interrupts can be generated by BEVNT L.

### 2.2.5 Parallel I/O

The parallel I/O is implemented with the 8255A-5 programmable peripheral interface (PPI) and connects to the user's interface through the J3 connector. Figure 2-4 illustrates the wirewrap pins used for the configuration of the parallel I/O. (These pins are defined in Table 2-1.) The dash lines in Figure 2-4 represent the factory configuration jumpers installed. (The wirewrap pin locations are shown in Figure 2-1.) The directions of port A and port B transceivers are dependent on the logic level connected to M49 and M52. Wirewrap pin 52 connects to port A through a 200 ns minimum rise time edge delay circuit. When M50 (+3 Vdc) is jumpered to pins M49 and M52, port A and port B buffers are inputs to the PPI from the J3 connector. When M51 (GND) is jumpered to pins M49 and M52, port A and port B buffers are outputs from the PPI to the J3 connector.

The direction of port A and port B can also be controlled by a user's program. To make this possible, M58 and M54 must be jumpered to M49 and M52. The data outputs via port C will control the voltage levels at the direction control inputs to ports A and B. The software required to do this control is discussed in Chapter 6.




Figure 2-4 Parallel I/O Configuration

Wirewrap pins M65 and M53 can be jumpered to M49 and M52 to allow the user to control the direction of the transceivers via J3 connector pins 5 and 7. When not using wirewrap pins M58 and M65 or M54 and M53 to control the direction of ports A and B, jumpers connected between M58 and M65 and between M54 and M53 allow PC4 and PC6 to be used as inputs to the PPI from the J3 connector.

#### NOTE

If pins M65, M53, M58, or M54 are used for program control of port A or B, the user must ensure that the PPI and the buffer do not contend as driver output to driver output. If this condition is allowed to occur, damage to both drivers may result.

The programmable peripheral interface can function in three modes selected by software. The jumper configurations and the handshake signals for each of these modes are shown in Table 2-5, Table 2-6, and Table 2-7. See Chapter 6 for programming information.

#### 2.2.6 Serial I/O

The jumper options relating to the serial I/O determine the interrupt response of the system and were explained in Paragraph 2.2.4. All responses to the BREAK detection by SLU1 are listed in Table 2-8.

Table 2-5 Mode 0 Buffer Configuration (No Handshake)

PPI Element	To Act as Input	To Act as Output	Program Control via Port C
Port A	M52 to M50	M52 to M51	M52 to M54 or M58
Port B	M49 to M50	M49 to M51	M49 to M54 or M58
PC7	Never an input	Always an output	
PC6	M54 to M53	Never an external output	
PC5	Never an input	Always an output	
PC4	M58 to M65	Never an external output	
PC3	Never an input	Interrupt A (vector 134) Always an output	
PC2	Always an input	Never an output	
PC1	Never an input	Always an output	
PC0	Never an input	Interrupt B (vector 130) Always an output	

Table 2-6 Mode 1 Buffer Configuration (Strobed I/O)

PPI Element	To Act as Input	To Act as Output	Program Control via Port C	
Port A	M52 to M50	M52 to M51	N/A	
Port B	M49 to M50	M49 to M51	M49 to M54 or M58	
PC7	Never an input	Indicates buffer A full		
PC6	M54 to M53 (Acknowledge A)*	Never an external output		
PC5	Never an input	Indicates buffer A full		
PC4	M58 to M65 (Strobe A)	Never an external output		
PC3	Never an input	Interrupt A		
PC2	Strobe B	Never an output		
	in input mode Acknowledge B in output mode			
PC1	Never an input	Buffer B full on input or output		
PC0	Never an input	Interrupt B (vector 130)		

<sup>\*</sup>User's hardware acknowledges receipt of data output by port A.

Table 2-7 Mode 2 Buffer Configuration and Handshake

PPI Element	Input Signal	Output Signal  If M52 to M54 to M53			
Port A	Bidirectional bus				
Port B	Not used in mode 2	Not used in mode 2			
PC7	Never an input	Output buffer A full			
PC6	Acknowledge A	Never an output			
PC5	Never an input	Input buffer A full			
PC4	Strobe A (if M65 to M58)	Never an output			
PC3	Never an input	Interrupt A			
PC2	Always an input	Never an output			
PC1	Never an input	Always an output			
PC0 Never an input		Always an output			

Table 2-8 SLU1 BREAK Detection

Jumper Connection*	BREAK Response	
M17 to M20 M5 to M8	BHALT L signal to the LSI-11 bus and BKRQ interrupt (vector 140)	
M20 to M31 M5 to M8	No response	
M8 to M17 M20 to M31	BKRQ interrupt (vector 140) (no BHALT L to bus)	
M17 to M74 M20 to M31 M8 to M24	CTMER interrupt (HALT trap) through restart	

<sup>\*</sup>Refer to Figure 2-2.

## 2.2.7 Memories

The memory system for the module is the LSI-11 bus, 4Kb of local RAM, and four 28-pin sockets that accept either 24-pin or 28-pin industry standard +5 V memory chips. These chips are provided by the user and can be either EEPROMs, EPROMs, PROMs, ROMs, or static RAMs. The sockets will accept  $2K \times 8$ ,  $4K \times 8$ ,  $8K \times 8$ , and  $16K \times 8$  PROMs/EPROMs/EEPROMs, or  $2K \times 8$ , and  $8K \times 8$  static RAMs.

There are two socket sets: set A which is controlled by -CSKTA and set B which is controlled by -CSKTB. Each set has a high byte socket and a low byte socket that are interconnected as shown in Figure 2-5. The wirewrap pins used to configure the memory are shown in Figure 2-6 and described in Table 2-1. The standard factory configuration of the installed jumper wires is represented by the dash lines in Figure 2-6. In addition to configuring the sockets, the user must configure the decode memory address chip to select one of the four memory maps available.

## NOTE

The SBC-11/21 PLUS contains semiconductor devices that may be susceptible to damage by electrostatic charges. When handling the board and configuring the wirewrap pins, the board should be kept on a grounded conductive plane. Also, wrist straps in contact with the skin should be used to keep the operator at the same ground potential.

- **2.2.7.1** Memory Maps Figure 2-7 shows the four memory maps available. The module can be configured to select the one that meets the user's requirements. Wirewrap pins M18, M21, M29, and M25 are used to select the memory map. The jumper requirements are listed in Table 2-9.
- 2.2.7.2 PROMs/EPROMs The 28-pin sockets accept 24-pin and 28-pin PROMs, EPROMs or EEPROMs. If 24-pin chips are selected, caution must be observed to ensure that pin 1 of the chip is placed into socket hole 3. The configuration requirements of some industry compatible PROMs/EPROMs are described in Table 2-10 and Table 2-11. The user may select chips from other vendors, however, the pin configuration must be compatible with the sockets provided. A 250 ns maximum output enable time is also required, and the maximum access time for compatible PROMs/EPROMs is 450 ns. The maximum output enable time is defined as the time from the assertion of TDIN or TDOUT by a bus master to the time the module asserts valid data onto the bus.

The user installs a jumper wire from the pin referenced by the chip type to the socket pin described in the tables. Figure 2-6 provides a reference for all signals and the socket pins associated with the wirewrap pins. These interconnections are listed separately under socket set A and socket set B, and some jumper wires are common to both socket sets. Some devices may not require a connection or installation of a jumper wire and are designated by an NC in the tables. The wirewrap pin locations are shown in Figure 2-1.

2.2.7.3 RAMs – The 28-pin sockets can also accept 24-pin static RAM chips, and caution must be observed to ensure that pin 1 of the chip is installed into socket hole 3. The configuration requirements of some industry compatible RAMs are described in Table 2-12 and Table 2-13. The user may select chips from other vendors, however, the pin configuration must be compatible with the sockets provided. The selected RAMs are required to meet the maximum output enable time and the maximum access time specified for the PROMs.

The user installs a jumper wire from the pin referenced by the chip type to the socket pin described in the tables. Figure 2-6 provides a reference for all signals and the socket pins associated with the wirewrap pins. These interconnections are listed separately under socket set A and socket set B, and some jumper wires are common to both socket sets. Some devices may not require a connection or installation of a jumper wire and are designated by an NC in the tables. The wirewrap pin locations are shown in Figure 2-1.






Figure 2-5 Socket Sets A and B Interconnection



NOTE: DOTTED LINES ILLUSTRATE FACTORY CONFIGURATION.

MR-12118

Figure 2-6 Memory Configuration



## NOTES:

- 1. THIS SECTION CONTAINS THE LOCAL I/O ADDRESSES FOR THE SLUS AND PPI. ALL UNASSIGNED ADDRESSES ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.
- ADDRESSES 177777 177600 IN MAPS 0 AND 2 ARE RAM SCRATCHPAD LOCATIONS USED BY MACRO-ODT.
- 3. ADDRESSES 77777 77600 IN MAP 2 ARE ALLOCATED TO THE LSI-11 BUS.
- 4. UNDERLINED ADDRESSES ARE JUMPER SELECTABLE START ADDRESSES.
  (SEE TABLE 2-4)

MR-12119

Figure 2-7 Memory Maps

Table 2-9 Memory Map Configurations

Map Selection	Jumper M25 to	Jumper M21 to	
Map 0	M21	M29	
Map 1	M18	M29	
Map 2	M29	M18	
Map 3	M21	M18	

Table 2-10 Socket Set A Configuration for EEPROMs/EPROMs/PROMs

	· ·	Connect Referenced Pin to Socket A Pin							
Vendor	Parts	Pins	Size	M40	M37	M7	M61	M14	M39
EEPROMs									
INTEL	2815	24	$2K \times 8$	M12	NC	M6	M12	NC	NC
<b>EPROMs</b>									
INTEL	2716 2716-1 2716-2	24 24 24	$2K \times 8$ $2K \times 8$ $2K \times 8$	M12	NC	<b>M6</b>	M12	NC	NC
INTEL	2732 2732A	24 24	4K × 8 4K × 8	M44	NC	M6	M44	NC	NC
INTEL	2764	28	$8K \times 8$	M44	M46	NC	M44	M36	M46
INTEL	27128	28	16K × 8	M44	M39	M10	M44	M39	M36
TI	TMS2516 TMS2516-35	24 24	$2K \times 8$ $2K \times 8$	M12	NC	M6	M12	NC	NC
Mostek	MK2716	24	$2K \times 8$	M12	NC	M6	M12	NC	NC
Mostek	MK2764	28	8K × 8	M44	NC	NC	M44	M36	NC
PROMs									
INTEL	3632	24	$4K \times 8$	M12	NC	M6	M12	NC	NC
INTEL	3632-1	24	$4K \times 8$	M12	NC	M6	M12	NC	NC

NC - requires no connection.

Table 2-11 Socket Set B Configuration for EEPROMs/EPROMs/PROMs

						Connect Referenced Pin to Socket B Pin					
Vendor	Parts	Pins	Size			M13	M63	M59	M66	M33	
EEPROMs			* :		· 161 1			-			
INTEL	2815	24	$2K \times 8$	M12	NC	NC	M12	NC	M6	NC	
<b>EPROMs</b>											
INTEL	2716 2716-1 2716-2	24 24 24	2K × 8 2K × 8 2K × 8	M12	NC	NC	M12	NC	M6	NC	
INTEL	2732 2732A	24 24	4K × 8 4K × 8	M44	NC	NC	M44	NC	M6	NC	
INTEL	2764	28	$8K \times 8$	M44	M46	M36	M44	M36	NC	M46	
INTEL	27128	28	16 × 8	M44	M33	M33	M44	M36	M10	M59	
TI	TMS2516 TMS2516-35	24 24	2K × 8 2K × 8	M12	NC	NC	M12	NC	M6	NC	
Mostek	MK2716	24	$2K \times 8$	M12	NC	NC	M12	NC	M6	NC	
Mostek	MK2764	28	$8K \times 8$	M44	NC	M36	M44	M36	NC	NC	
PROMs											
INTEL	3632	24	$4K \times 8$	M12	NC	NC	M12	NC	M6	NC	
INTEL	3632-1	24	$4K \times 8$	M12	NC	NC	M12	NC	M6	NC	

NC - requires no connection.

Table 2-12 Socket Set A Configuration for RAM

					ect Re		ed Pin			
Vendor	Parts	Pins	Size	M40	M37	M7	M61	M14	M39	
Mostek	MK4802	24	2K × 8	M57	NC	M34	M56	NC	NC	
Toshiba	TMM2016P TMM2016P-1	24 24	2K × 8 2K × 8	M57	NC	M34	M56	NC	NC	
	TC5565P/P-1 TC5565PL/PL-	28	8K × 8	M44	M57	M34	M44	NC	M56	
Hitachi	HM6116P HM6264P	24 28	2K × 8 8K × 8	M57 M44	NC M57		M56 M44		NC M56	

NC - requires no connection.

Table 2-13 Socket Set B Configuration for RAM

					ect Re cket B	ference Pin	ed Pin				
Vendor	Parts	Pins	Size	M35	M48	M13	M63	M59	M66	M33	
Mostek	MK4802	24	2K × 8	M57	NC	NC	M56	NC	M34	NC	
Toshiba	TMM2016P TMM2016P-1	24 24	2K × 8 2K × 8	M57	NC	NC	M56	NC	M34	NC	
	TC5565P/P-1 TC5565PL/PL-	28	8K × 8	M44	M57	NC	M44	M41	M41	M56	t day yekk
Hitachi	HM6116P	24	$2K \times 8$	M57	NC	NC	M56	NC	M34	NC	

NC - requires no connection.

# 2.3 SELECTING BACKPLANES AND OPTIONS

A number of different LSI-11 bus compatible backplanes and boxes are available from Digital. The choice is defined by system requirements such as the number and type of options (described in Chapter 3), environment conditions, and packaging considerations. A list of all available backplanes and boxes is provided in the *Microcomputer Interfaces Handbook*.

# 2.4 POWER SUPPLY

The choice of power supply is controlled by the size of the system and packaging requirements. An important consideration is the performance of the supply during power-up and power-down. All Digital power supplies listed in the *Microcomputer Interfaces Handbook* are compatible with the LSI-11 bus protocol which allows dependable operation with no loss of data when using battery backed-up memories. Any user designed power supply must agree with the LSI-11 bus protocol.

## 2.5 EXTERNAL CABLES

The module has a 30-pin connector (J3) for an external interface with the programmable I/O interface and two 10-pin connectors (J1 and J2) for the external interface of the serial line units (SLUs). The location of these connectors on the module is shown in Figure 2-1. The requirements to interface with these connectors are defined in the following paragraphs.

# 2.5.1 Parallel I/O Interface (J3)

The module connector is a 30-pin AMP MODU connector with the I/O signals defined by Figure 2-8. The I/O signals are buffered and are capable of driving up to 50 feet (maximum) of flat ribbon or round cable with a 30-pin AMP contact housing at each end. The following list of connectors is compatible with the module connector.

AMP MODU polarized or nonpolarized contact housings for crimp snap-in pin and receptacle contacts:

Latching, polarized 2-87631-6 no strain relief housings: 87733-6 strain relief

Nonlatching, polarized 1-87977-3 no strain relief housings: 1-102184-3 strain relief

Nonlatching, nonpolarized 2-87456-6 no strain relief housings: 2-87832-7 strain relief

Receptacle contacts: 87045-3 for 30 to 26 AWG 102098-3 for 32 to 27 AWG

Mass termination connectors for flat cables:

Separate parts: 1-88378-1 connector (nonpolarized) 1-86873-2 cover

1-88340-1 strain relief cover

Separate parts: 1-88392-1 connector (polarized) 1-86373-2 cover

1-88340-1 strain relief cover

Connector and cover kits: 1-88379-1 no strain relief (nonpolarized) 1-88476-1 with strain relief

Connector and cover kits: 1-88393-1 no strain relief (polarized) 1-88478-1 with strain relief

Separate parts: 1-88392-1 connector

1-86873-2 cover

1-88340-1 strain relief cover

Latching connectors and covers: 1-88423-1 no strain relief

(polarized) 1-88479-1 with strain relief


Mass modular connector system: 1-102393-3 housing for 30-26 AWG

1-102396-3 cover 1-102392-3 kit

1-102398-3 housing for 26-22 AWG

1-102396-3 cover 1-102397-3 kit

Connectors can be terminated to discrete wire in sizes 30-26 AWG, 26-24 AWG, as well as jacketed cable and bonded ribbon cable.






Figure 2-8 30-Pin Parallel I/O Connector

# 2.5.2 Serial Line Interfaces (J1 and J2)

Each serial line unit (SLU) is compatible with EIA RS-232C and EIA RS-423 serial type interfaces. SLU1 interfaces through J1, and SLU2 interfaces through J2. When a 20 mA current loop device is needed, the DLV11-KA option must be used. The option has an EIA cable (BC21A-03) that connects the converter box to the module. The box has an 8-pin Mate-N-Lok<sup>TM</sup> connector that mates with the standard 20 mA cable. The option does not support the reader run strobe and the 110 baud rate and therefore, the LA-33 or similar devices cannot be used.

The user installs a slew rate resistor determined by the operating band rate defined in Table 2-14. The slew rate resistor is identified as R6 and its location on the module is shown in Figure 1-1.

The SLU connectors showing the signals assigned to the connector pins are illustrated in Figure 2-9. The user provides the interconnecting cables. The following list describes some standard Digital cables and also provides some information to help the user design cables.

Digital cables for the SBC-11/21 PLUS:

BC20N-05 5-foot EIA RS-232C null modem cable to directly interface with the EIA RS-232C terminal (2 × 5 pin AMP female to RS-232C female; see Figure 2-10).

BC21B-05 5-foot EIA RS-232C modem cable to interface with modems and acoustic couplers (2 × 5 pin AMP female to RS-232C male; see Figure 2-11).

BC20M-50 50-foot EIA RS-422 or RS-423 cable for high throughput transmission (19.2K baud) between two SBC-11/21 PLUS computers (2 × 5 pin AMP female to 2 × 5 pin AMP female).

When designing a cable for the SBC-11/21 PLUS, the user should consider the following points:

- 1. The receivers on the SBC-11/21 PLUS have differential inputs. Therefore, when designing an RS-232C or RS-423 cable, RECEIVE DATA— (pin 7 on the 2 × 5 pin AMP connector) must be tied to signal ground (pins 2, 5, or 9) in order to maintain correct EIA levels. RS-422 uses both RECEIVE DATA— and RECEIVE DATA—.
- 2. To directly connect to a local EIA RS-232C terminal, it is necessary to use a null modem. To design the null modem into the cable, a user must switch RECEIVE DATA (pin 2) with TRANSMITTED DATA (pin 3) on the RS-232C male connector as shown in Figure 2-10.
- 3. To mate to the  $2 \times 5$  pin connector block, the following parts are needed.

Cable receptacle AMP PN 87133-5

DEC PN 12-14268-02

Locking clip contacts AMP PN 87124-1

DEC PN 12-14267-00


Key pin (pin 6) AMP PN 87179-1 DEC PN 12-15418-00

Mate-N-Lok™ is a trademark of AMP, Inc.

Table 2-14 EIA Slew Rate Resistor Values

Baud Rate	Resistor R6 (ohms)	
38,400	22 kΩ*	
19,200	51 kΩ	
9,600	120 kΩ**	
4,800	200 kΩ	
2,400	430 kΩ	
1,200	820 kΩ	
600	1 ΜΩ	
300	$1 M\Omega$	

<sup>\*</sup>Factory installed value.



VIEW INTO THE CONNECTOR FROM THE MODULE EDGE




Figure 2-9 10-Pin Serial Line Unit Connector

<sup>\*\*</sup>Maximum baud rate for SLU1.





Figure 2-10 BC20N-05 Null Modem Cable



MR-6673

Figure 2-11 BC21B-05 Modem Cable

## 2.6 VERIFYING OPERATION

The SBC-11/21 PLUS single-board computer can be field tested to verify its functional operation. The Macro-ODT option and the loopback connectors support the testing of the module.

# 2.6.1 Macro-ODT Option

The Macro-ODT option (part number KXT11-A5) has two 24-pin,  $2K \times 8$  PROM chips that contain the Macro-ODT code and module diagnostic programs. The Macro-ODT code is used to create communication between the module and the user via console commands. The use of ODT commands is detailed in Chapter 4. The module diagnostic programs verify that the parallel I/O and serial line unit interfaces will function with commands from the microprocessor.

# 2.6.2 Loopback Connectors

The loopback connectors can be made by the user for the module diagnostic tests. The 30-pin connector with the loopback jumper wires installed as shown in Figure 2-8, is used with the parallel I/O connector J3. The serial line unit connector with the loopback jumper wires installed (shown in Figure 2-9) is used with the SLU2 connector J2.

## 2.6.3 Verification Procedure

The module must be restored to the standard factory configuration for the test to be valid, however, the start address must be 172000 not 10000. The module can be verified using the following procedure:

- 1. Set the start address to 172000 as shown in Table 2-4.
- 2. Insert the high byte ODT ROM into socket set A, high byte socket XE31. Make sure pin 1 is inserted into socket hole 3.
- 3. Insert the low byte ODT ROM into socket set A, low byte socket XE38. Make sure pin 1 is inserted into socket hole 3.
- 4. Insert the 30-pin loopback connector (see Paragraph 2.6.2) into the module parallel I/O connector J3.
- 5. Insert the 10-pin loopback connector (see Paragraph 2.6.2) into the SLU2 connector J2.
- 6. Install the module into the LSI-11 backplane with the power turned off. An external power supply may be used to provide +5 Vdc to finger pins BV1, BA2, and AA2, +12 Vdc to finger pin AD2, and ground to finger pins BJ1, AJ1, AT1, AC2, BC2, AM1, and BM1.
- 7. Connect an external terminal (printer or video). The terminal must be capable of generating a 7-bit ASCII code with odd parity or 8-bit ASCII code with no parity, and baud rates of 300, 600, 1,200, 2,400, 4,800, or 9,600. The terminal is connected to SLU1 connector J1 using a Digital BC20N-05 cable or equivalent. Turn the terminal on and on-line.
- 8. Turn on the backplane power or enable the +5 Vdc and +12 Vdc sources. Monitor the module LED; it should light and then return to the normal off state. If the LED stays lit, there is a fault in the SLU1 circuits or the on-board RAM memory.
- 9. After the backplane power is turned on, press the RETURN key (carriage return) on the terminal to have the module synchronize its baud rate to that of the terminal. The module responds with the prompt character '@'.

10. To start the module diagnostic programs press the 'X' key. The diagnostic test will exercise the module including the parallel I/O and SLU2. The results of the test are printed out on the terminal. The error results are listed in Table 2-15 and indicate what area of the module contains a fault. The error code '000000' indicates a good module.

Table 2-15 Diagnostic Fault Indicators

Printout	Parallel I/O Loopback Test	Internal Serial* I/O Loopback Test	External Serial** I/O Loopback Test
000000	Passed	Passed	Passed
000001	Failed	Passed	Passed
000010	Passed	Failed	Not performed
000011	Failed	Failed	Not performed
000100	Passed	Passed	Failed
000101	Failed	Passed	Failed
000110	Not used	Not used	Not used
000111	Not used	Not used	Not used

<sup>\*</sup>The internal serial I/O loopback test exercises the parallel-to-serial conversion, the serial-to-parallel conversion, and the baud rate. This test can be performed without the loopback connector.

<sup>\*\*</sup>The external serial I/O loopback test exercises the above functions as well as the drivers, receivers, and the external signal paths.

#### 3.1 INTRODUCTION

The SBC-11/21 PLUS is a complete single-board microcomputer that operates on the LSI-11 bus or in a standalone configuration. In some applications, it may be desirable to add optional modules to the SBC-11/21 PLUS to extend its function beyond that provided by the module itself. Paragraphs 3.2 and 3.3 list all options available. For more information see the documents listed in Paragraph 1.4 of this guide.

## 3.2 SUPPORTED OPTIONS

The following options are functionally compatible with the SBC-11/21 PLUS. Software diagnostics for these options run on a SBC-11/21 PLUS equipped with a mass storage device (TU58, RX01, RX02, RX50, RD51, RL01, and RL02) and the Macro-ODT option. To order diagnostics contact your Digital sales representative.

## 3.2.1 Hardware Options

**TU58** 

The TU58 is a low-cost mass memory device that is used with the SBC-11/21 PLUS by attaching it to one of the serial I/O lines. TU58 offers random access to block-formatted data on pocket size cassette media. It is ideal as a small computer systems device, as inexpensive archive mass storage, or as a software update distribution medium. A dual drive TU58 offers 512Kb of storage space, making it one of the lowest cost complete mass storage subsystems available. For mounting flexibility, the TU58 is offered both as a component level subsystem and as a fully powered 5-1/2 inch rack-mount subsystem. The TU58 interfaces with the microprocessor over an RS-423 serial line interface.

AAV11-C

The AAV11-C is a 4-channel, 12-bit digital-to-analog converter module that includes control and interfacing circuits. It has four D/A converters, a dc-dc converter that provides power to the analog circuits, and a precision voltage reference. Each channel has its own holding register that can be addressed separately and provides 12 bits of resolution. Bits 0, 1, 2, and 3 of the fourth holding register are brought out to the I/O connector so that they can be used as a 4-bit digital output register.

ADV11-C

The ADV11-C is a 12-bit successive approximation analog-to-digital converter that samples analog data at specified rates and stores the digital equivalent value for processing. The multiplexer can accommodate up to sixteen single-ended or eight quasi-differential inputs. The converter uses a patented auto-zeroing design that measures the sampled data with respect to its own offset and therefore, cancels out its own offset error.

Three reference signals are provided for self-testing any channel input. These signals consist of two dc levels and one bipolar triangular waveform. This output can be used with Digital diagnostic software to produce a data base for precise analog linearity testing.

AXV11-C

The AXV11-C functions like the ADV11-C, but also has two 12-bit digital-to-analog converters similar to those on the AAV11-C module.

**DEQNA** 

The DEQNA is a dual height module which interfaces the LSI-11 bus to ETHERNET.

DHV11

The DHV11 option is an asynchronous multiplexer which provides eight full-duplex, asynchronous, serial data channels on an LSI-11 or Q22 bus. The option can be used in several applications which include data concentration, real-time processing, and cluster controlling.

DLV11-E

The DLV11-E is an asynchronous line interface module that interconnects the LSI-11 bus to standard serial communications lines. The module receives serial data, converts it to parallel data, and transfers it to the LSI-11 bus. It also accepts parallel data from the LSI-11 bus, converts it to serial data, and transmits it to the peripheral device. The module has jumper selectable or software selectable baud rates (50-19,200) and jumper selectable data bit formats. The DLV11-E offers full modem control for EIA/CCITT interfaces.

DLV11-F

The DLV11-F is an asynchronous line interface module that interconnects the LSI-11 bus to several types of standard serial communications lines. The module receives serial data, converts it to parallel data, and transfers it to the LSI-11 bus. It also accepts parallel data from the LSI-11 bus, converts it to serial data, and transmits it to the peripheral device. The module has jumper selectable or software selectable baud rates (50–19,200) and jumper selectable data bits. The DLV11-F supports either 20 mA current loop devices or EIA standard lines, but does not include modem control.

DLV11-J

The DLV11-J contains four independent asynchronous serial line channels that are used to interface peripheral devices to the LSI-11 bus. Each channel transmits and receives data from the peripheral device over EIA data leads (lines that do not use a control line). The module can be used with 20 mA current loop devices if a DLV11-KA adapter is used. The DLV11-J has jumper selectable baud rates from 150 to 39.4K baud.

DMV11

The multipoint DDCMP-DMV11 intelligent communications synchronous line controller is an interface device which provides efficient high-speed synchronous communications for distributed networks. The DMV11 uses LSI-11 CPUs as control or tributary stations, while requiring a minimum of main CPU resources. The following provides detailed information on the installation and operation of the DMV11.

DPV11-DA

The DPV11-DA is a single line, program-controlled, double-buffered communication device designed to interface the LSI-11 bus to a serial synchronous line. This self-contained unit can use a wide range of protocols including bit-oriented protocols (SDLC, HDLC, ADCCP, and X.25) and byte-oriented protocols (DDCMP and BISYNC).

The module is used for high-speed synchronous lines such as remote batch, remote data collection, remote concentration, and communication networking. The module, compatible with EIA RS-232 and CCITT V.28 interface standards, is also compatible with EIA RS-423 and 422 electrical standards and thus, provides low-cost, local communications capability.

DRV11

The DRV11 is a parallel interface module used to interconnect the LSI-11 bus with general-purpose parallel line TTL or DTL devices. It allows program-controlled data

transfers at rates up to 40K words per second and uses LSI-11 bus interface and control logic to generate interrupts and process vector handling. The data is handled by sixteen diode clamped input lines and sixteen latched output lines. There are two 40-pin connectors on the module for user interface applications.

DRV11-B

The DRV11-B is an interface module that uses direct memory access (DMA) to transfer data directly between the system memory and an I/O device. The interface is programmed by the processor to move variable length blocks of 8-bit or 16-bit data words to or from specified locations in the system memory. Once programmed, no processor interrupts are required. The module can transfer up to 250K 16-bit words per second in the single cycle mode and up to 500K 16-bit words per second in the burst mode. The module also allows read-modify-restore operations.

DRV11-J

The DRV11-J provides sixty-four input/outut data lines on a double-height module for the LSI-11 bus. The DRV11-J also includes an advanced interrupt structure with bit interruptability up to sixteen lines, programmable interrupt vectors, and program selection of fixed or rotating interrupt priority within the DRV11-J. The DRV11-J bit interrupts for real-time response make it especially useful for sensor I/O applications. It can also be used as a general-purpose interface to special devices, and two DRV11-Js can be connected back-to-back as a link between two LSI-11 buses.

DUV11-DA

The DUV11-DA synchronous line interface module creates a data communication line between the LSI-11 bus and a Bell 201 synchronous modem or equivalent. The module is programmable to sync characters, character length (up to 8 bits), and parity selection. The receiver logic accepts serial data for the LSI-11 bus. The transmitter logic converts the parallel LSI-11 bus data into serial data for the transmission line. The interface logic converts the TTL logic levels to the EIA voltage levels needed by the Bell 201 modems and also controls the modem for half-duplex or full-duplex operation.

DZV11-B

The DZV11-B is an asynchronous multiplexer interface module that interconnects the LSI-11 bus with up to four asynchronous serial data communications channels. The module provides EIA interface voltage levels and data set control to permit dial-up (auto answer) options with full-duplex modems such as Bell models 103, 113, 212, or equivalent. The DZV11-B does not support half-duplex operations or the secondary transmit and receive operations that are available with some modems such as Bell 202. The module has applications in data storage and collection systems where front-end systems interface to a host computer and for use in a cluster controller for terminal applications.

IBV11-A

The IBV11-A is an interface module that interconnects the LSI-11 bus with the device bus described in IEEE standard 488 1975, *Digital Interface for Programmable Instrumentation*. The IBV11-A makes a processor-controlled programmable device system possible. The module can accommodate up to fifteen IEEE-488 devices.

KMV11

The KMV11 is a medium speed intelligent single line data communications interface for LSI-11 bus based systems.

KXT11-CA

The KXT11-CA implements the LSI-11 bus (Q-Bus) specifications as a bus slave (it is incapable of arbitrating the bus), and as a DMA device (can become bus master to transfer data when the arbiter grants the bus). In this mode it serves as an intelligent peripheral or as an I/O processor module (IOP).

This module can also be used as a single-board computer (SBC) in a standalone fashion.

KWV11-C

The KWV11-C is a programmable real-time clock/counter that provides a means of determining time intervals or counting events. It can be used to generate interrupts to the processor at predetermined intervals or to establish timing between input and output events. It can also initialize the ADV11-C analog-to-digital converter by a clock counter overflow or by firing a Schmitt trigger. The clock counter has a resolution of 16 bits and can be driven by any one of five crystal-controlled frequencies (100 Hz to 1 MHz), from a line frequency input, or from a Schmitt trigger fired by an external input. The module can operate in any of four programmable modes: single interval, repeated interval, external event timing, and external event timing from zero base.

MCV11-D

The MCV11-D is an on-board battery backed CMOS memory that supports 22-bit addressing. The MCV11-DA is an 8Kb module, and the MCV11-DC is a 32Kb module. The module incorporates two nickel cadmium batteries for backup in case of a power failure.

MRV11-C

The MRV11-C is a flexible, high density ROM module used with the LSI-11 bus. The module contains sixteen 24-pin sockets which accept many of the user supplied ROM chips. The module accepts masked ROMs, fusible link PROMs, and ultraviolet erasable PROMs. It accepts several densities of ROM chips up to and including  $4K \times 8$  chips. Using these high density chips gives the module a total capacity of 64Kb. The contents of the module can be accessed directly or window-mapped. Direct access provides total random access to all ROM locations on the module. Window-mapping provides two 2Kb windows of memory address space to access 2Kb segments of the ROM array. The segments that are seen through each window can be changed by program control.

MRV11-D

The MRV11-D is a dual height module containing sixteen 28 pin sockets. It performs with full capability on a 16-, 18- or 22-bit bus. Although this module is basically a ROM board with bootstrap capability, it supports many combinations of 24 and 28 pin ROM, PROM, EPROM, EPROM, and SRAM devices. The MRV11-D offers page mode addressing, as well as direct mode addressing.

MSV11-D

The MSV11-D module has either 8K, 16K, or  $32K \times 16$  bits of MOS memory. The module has an on-board memory refresh and performs the necessary LSI-11 bus cycles. The memory addressing is selected by the user by configuring switch positions. The module can use a battery backup system to maintain data when primary power is lost.

MXV11-A

The MXV11-A is a dual-height multifunction option module for the LSI-11 bus. It contains a read/write memory, provisions for read only memory, two asynchronous serial line interfaces, and a 60 Hz clock signal derived from a crystal oscillator. Read/write memory is provided with either 8Kb or 32Kb (4K or 16K words). Two 24pin sockets are provided for +5 V read only memories.  $1K \times 8$ ,  $2K \times 8$ , or  $4K \times 8$ ROMs may be used. The sockets may also be used for 256 words of bootstrap code. The two asynchronous serial lines transmit and receive EIA-423 signal levels from 150 baud to 38.4K baud. Twenty mA active or passive current loop operation at 110 baud may be used with the DLV11-KA EIA to 20 mA converter option. The serial lines will not support the reader run function of the DLV11-KA option. The serial lines provide error indicator bits for overrun error, frame error, and parity error, but do not have modem controls. Serial line 1 may be configured to respond to a BREAK signal. The serial lines have signal level interrupt logic. Serial line 1 and serial line 0 may be used with any of many standard types of serial communication devices. The 60 Hz clock signal can be selected by a wirewrap jumper to provide real-time clock interrupts on the bus.

RL01/RL02

The RL01 and the RL02 are random-access, mass storage subsystems that store data in fixed-length blocks on a preformatted disk cartridge. Each RL01 can store 5.24 million bytes, and each RL02 can store 10.48 million bytes.

The RLV12 disk controller interfaces RL02 and RL01 disk drives to any quad-or hexsize backplane that uses 16-, 18-, or 22-bit LSI-11 bus. One RLV12 controls up to four disk drives. The RLV12 consists of one quad-size module, a BC80M cable, a drive terminator, and drive identification hardware.

The RLV12 transfers data to and from the LSI-11 bus using direct memory access (DMA) transactions. This allows data transfers to occur without processor intervention.

RD51/RX50

The RD51 is a 10Mbytes hard disk mass storage device and the RX50 is an 800Kb floppy disk mass storage device. Both are interfaced to the LSI-11 bus by means of an RQDX1 controller. The RQDX1 controller (M8639) is a quad-height module that is mounted in the last occupied slot in the backplane. It is a high-functionality disk controller that interfaces the RD51 fixed disk drive and the RX50 diskette drive to the extended LSI-11 bus. The controller is a direct memory access (DMA) type of interface and conforms to mass storage control protocol (MSCP). A cable (part number BC06L-1C) connects the RQDX1 controller module to the signal distribution printed circuit board, where the signals are distributed to the individual drives.

RXV11

The RXV11 option has an interface module, cable assembly, and either a single or dual drive RX01 floppy disk. This option is a random access, mass storage device that stores data in fixed-length blocks on a preformatted flexible diskette. Each diskette can store, recover, and retrieve up to 256K, 8-bit bytes of data. The RXV11 system is rack mountable in the standard 48.3 cm (19 in) cabinet.

RXV21

The RXV21 floppy disk option is a random access mass memory device that stores data in fixed-length blocks on a preformatted, flexible diskette. Each diskette can store and recover up to 512K 8-bit bytes of data. The RXV21 system is rack mountable and consists of an interface module, an interface cable, and either a single or dual RX02 floppy disk drive. The interface module converts the RX02 I/O bus to the LSI-11 bus structure. It controls the RX02 interrupts to the processor, decodes device addresses for register selection, and handles the data exchange between the RX02 and the processor via DMA transfers. Power for the interface module is provided by the LSI-11 bus.

TSV05

The TSV05 is a 1600 BPI magnetic tape drive.

## 3.2.2 Software Options

The SBC-11/21 PLUS is functionally compatable with the following software options.

3.2.2.1 RT-11 Operating System – The RT-11 (Real Time-11) computer system is a single-user computer/operating system that serves the programming needs of both the beginning and the advanced programmer. RT-11 supports a number of programming languages, including industry standard FORTRAN, BASIC, and for more advanced users the PDP-11 assembly language, MACRO-11. RT-11 also provides a comprehensive set of operating commands for controlling system operations. Both the single job (SJ) and the foreground background (FB) monitors are supported by the SBC-11/21 PLUS.

3.2.2.2 MicroPower/Pascal Operating System – MicroPower/Pascal is a software product for developing dedicated, real-time applications that run on Digital's 16-bit microcomputers. MicroPower/Pascal applications are created in a host development/target runtime environment and are ROMmable. The host is either a PDP-11 running RT-11 or RSX-11M, or a VAX running VMS. The target is any PDP/LSI-11 Q-Bus based system. MicroPower/Pascal consists of an extended PASCAL compiler, a modular, standalone runtime system (kernel, language features, device handlers, and system processes), build and load utilities, and a symbolic debugger.

## 3.3 UNSUPPORTED OPTIONS

A list of LSI-11 bus options that are not guaranteed to be functionally compatible with the SBC-11/21 PLUS and are unsupported are listed below. Their diagnostics are not available.

AAV11-A	KXT11-AA
ADV11-A	LAV11
BDV11-AA/BA	LPV11
DA11-MS/QQ/QU	MRV11-AA/BA/VA
DAV11-A/B	MSV11-E/P
DRL11-SN	MSV11-L
DUV11-E/F	MXV11-BF
DUV25	NCV11-A
DW11	REV11
DWV11-A	RKV11
FEPTC-BA	RLV11
FPF11	TEV11
IPV12	TRV11
KD11-F	TSV11
KD11-HA	VMV11-A
KDF11-AB/AC/BB	VK170
KDF11-BC/P	VSV11
KDJ11-A	VTV01-A
KPV11-A	VTV30-H

# CHAPTER 4 MACRO-ODT

## 4.1 INTRODUCTION

The Macro-ODT is the KXT11-A5 option available to users of the SBC-11/21 PLUS single-board computer. The option has a complete listing of the firmware and two 24-pin,  $2K \times 8$  PROM chips that contain the Macro-ODT firmware. The chips are installed on the module using the PROM sockets.

Macro-ODT allows the user to:

- 1. Examine and deposit data in memory or general registers.
- 2. Examine or change the processor status word (PSW).
- 3. Start the execution of the program.
- 4. Restart the execution of a halted program.
- 5. Bootstrap programs from a mass storage device (TU58 cassette, RX01/RX02 floppy disk, RD51 disk, RX50 floppy disk, or RL01/RL02 disk).
- 6. Run a diagnostic test for on-board devices.

# 4.2 INSTALLATION AND CONFIGURATION

The installation and configuration of the KXT11-A5 option is described in detail in Chapter 2 of this User's Guide, and the user should refer to it for installation and start-up instructions.

# 4.3 ENTRY CONDITIONS

Macro-ODT is entered:

- 1. On power-up.
- 2. Via the BREAK key on the console terminal.
- 3. On execution of a HALT instruction.
- 4. On assertion of the BHALT L signal on the LSI-11 bus.
- 5. When accessing nonexistent memory (i.e., a bus time-out).

# 4.3.1 Macro-ODT Input Sequence

When entering Macro-ODT, the RBUF register is read using a DATI, and the character present in the buffer is ignored. This is done so that erroneous characters or user program characters are not interpreted by Macro-ODT as commands.

The input sequence for Macro-ODT follows.

- 1. Read and ignore character in RBUF.
- 2. Output a <CR> <LF> to the terminal.
- 3. Output contents of PC (program counter R7) in six digits to terminal if ODT is entered via a BREAK, BHALT, or HALT instruction or trying to fetch an instruction from nonexistent memory. Output a "" to the terminal if ODT is entered via a bus time-out.
- 4. Output a <CR> <LF> to the terminal.
- 5. Output the prompt character (@) to the terminal.
- 6. Enter a wait loop for terminal input. The done flag, bit 7 in RCSR, is tested using a DATI. If it is zero, the test continues.
- 7. If RCSR bit 7 is a one, the low byte of RBUF is read using a DATI.

# 4.3.2 Macro-ODT Output Sequence

The output sequence for ODT follows.

- 1. Test XCSR bit 7 (done flag) using a DATI and, if it is a zero, continue testing.
- 2. If XCSR bit 7 is a one, write character to low byte of XBUF using a DATI followed by a DATO (high byte is ignored by interface).

## 4.4 MACRO-ODT COMMANDS

Table 4-1 lists the Macro-ODT commands. The commands are a subset of ODT-11 and use the same command character. The Macro-ODT internal states are listed in Table 4-2. Only specific characters are recognized as valid inputs for each state; other inputs produce a "response."

The parity bit, bit 7, on all input characters is ignored by Macro-ODT, and if the input character is echoed, the state of the parity is copied to the output buffer (XBUF). Output characters internally generated by ODT (e.g., <CR>) have the parity bit equal to zero. All input characters are echoed. Only uppercase command characters are recognized.

#### NOTE

The use of ODT commands creates a dialogue between the user and the microcomputer. All the characters typed by the user are underlined and the system response is not underlined in the examples given in this User's Guide.

## 4.4.1 / (ASCII 057) Slash

The '/' command is used to open an on-board module address, LSI-11 bus address, processor register, or processor status word and must normally be preceded by other characters that specify a location. In response to '/', Macro-ODT prints the contents of the location (i.e., six characters) and a space (ASCII 40). After printing is complete, Macro-ODT waits for either new data for that location or a valid close command (<CR> or <LF> if memory is accessed). The space character is issued so that the location's contents and possible new contents entered by the user are legible on the terminal.

Example: @001000/12525<SPACE>

where:

Macro-ODT prompt character.
 octal location in the LSI-11 bus address space wanted by the user (leading zeros are not required).
 command to open and print contents of location.
 contents of octal location 1000.
 space character generated by Macro-ODT.

If the user issues a '/' immediately after a prompt character, the system prints ? <CR> <LF> because a location is not open.

Table 4-1 Macro-ODT Commands

Command	Symbol	Function
Slash	/	Prints the contents of a specified location.
Carriage return	<cr></cr>	Closes an open location.
Line feed	<lf></lf>	Closes an open location and opens the next location. This command cannot be used with the general registers.
Internal register designator	Rx	Opens a specific processor register. $(x = 0-7,S)$
Processor status word designator	S	Opens the PSW; must follow R command.
Go	G	Starts the execution of a program.
Proceed	P	Resumes the execution of a program.
Boot from device	D	Loads and runs programs from floppy diskettes or TU58 cassettes.
Execute diagnostics	X	Runs SBC-11/21 PLUS module verification diagnostics.

Table 4-2 Macro-ODT States and Valid Input Characters

	State	Example of Terminal Output	Valid Input
	1	@	0-7 P X D
	2	@ <b>R</b>	0-7 S
	3	@1000/ 123456	0-7 <cr></cr>
	4	@R1/123456	0-7 <cr> <lf></lf></cr>
we have a second	5	@1000	0–7 / G
	<b>6</b>	@R1 or @RS	1
	<b>7</b>	@1000/ 123456 1000	0-7 <cr> <lf></lf></cr>
	8	@R1/ 123456 1000	0-7 <cr></cr>
	9*	@DY	0 1 <cr></cr>
	10*	@DX	0 1 <cr></cr>
Andrew Commence of the Commenc	11*	@DD	0 1 <cr></cr>

<sup>\*</sup>Do not enter zero or one followed by <CR>.

4.4.2 <CR> (ASCII 15) Carriage Return

The <CR> command is used to close an open location. If a location's contents are to be changed, the user should precede the <CR> with the new data. If no change is needed, <CR> closes the location without modifying its contents.

Example: 
$$@R1/004321 < SPACE > < CR > < CF >$$

Processor register R1 was opened, and no change was needed so the user issued <CR>. In response to the <CR>, Macro-ODT printed <CR> <LF>@.

Example: 
$$@R1/004321 < SPACE > 1234 < CR > < CF > < LF >$$

In this example, the user wanted to change R1. The new data, 1234, was entered before issuing the <CR>. Macro-ODT deposited the new data into the open location and then printed <CR> <LF> @. Macro-ODT echoes the <CR> entered by the user before it prints <CR> <LF> @.

where:

first line = new data, 1234, entered into location 1000. The location is closed with <CR>.

4.4.3 <LF> (ASCII 12) Line Feed

The <LF> command is used to close an open location and then open the next contiguous location. LSI-11 bus addresses are incremented by two. If a processor register is open and an <LF> command is issued, the register is closed and any data that was typed in before the <LF> will not enter the register. ODT prints the error message <CR>? <CR> <LF>. If the open location's contents are to be changed, the new data should precede the <LF>. If no data is entered, the location is closed without being modified.

In this example, the user entered <LF> with no data preceding it. In response, Macro-ODT closed location 1000 and then opened location 1002.

4.4.4 R (ASCII 122) Internal Register Designator

When followed by a register number, 0 to 7, or PSW designator, 'S', the R designator will open that specific processor register.

or

If more than one character is typed (numeral or 'S') after the 'R', Macro-ODT uses all the characters as the register designator.

Example: 
$$@R00007/000123 < SPACE > < CR > < CF > < CF >$$

# 4.4.5 S (ASCII 123) Processor Status Word (PSW)

The S designator opens the PSW and must be used after the user has entered the R register designator.

The T-bit filter prevents the user from setting the T-bit via Macro-ODT. The T-bit can be cleared by any write to the PSW. When the filter is disabled, the T-bit can be set by loading the PSW to set bit 4 to a one. This is normally not considered desirable. The T-bit filter can be disabled by setting bit 15 of location 167772 to a one.

The PRIORITY 7 filter prevents the user from setting a priority level of 7 via Macro-ODT. Operation at priority level 7 masks out (disables) the BREAK interrupt and makes it impossible to return to Macro-ODT. This operation is normally unacceptable. If required, the PRIORITY 7 filter can be disabled by setting bit 7 of location 167772 to a one. With the filter disabled, a priority level of 7 is selected by writing 340 into the PSW.

# 4.4.6 G (ASCII 107) Go

The G command is used to start program execution at a location entered immediately before the 'G' in the command string.

Example: @200G

The Macro-ODT sequence for a G command, after echoing the command character, follows.

- 1. Load R7 (PC) with the entered data. (In the previous example, R7 is equal to 200 and that is where program execution starts.)
- 2. The PSW is cleared to zero.
- 3. The LSI-11 bus is initialized by the processor's asserting BINIT L for 17  $\mu$ s minimum and then negates BINIT L.
- 4. The user program starts execution at the location specified.

The user is warned that the G command clears the PSW to permit clock interrupts to be acknowledged. Failure to load the address of the clock service routine into the clock vector address (100) may cause unpredictable results.

## 4.4.7 P (ASCII 120) Proceed

The P command is used to restart execution of a program. No programmer visible machine state is changed using this command.

Example: @P

Program execution restarts at the address pointed to by R7. After 'P' is echoed, Macro-ODT exits, and the program restarts execution.

# 4.4.8 DD, DX, DY Bootstraps

The D command is used to bootstrap a standalone program or XXDP+ diagnostics from an RX01 or RX02 floppy diskette or a TU58 tape cassette. The next character after the D command determines the type of device being booted. A numerical character, either zero or one, is used to specify a selected drive or unit of the device being booted. If <CR> is typed instead of zero or one, unit 0 is assumed.

Examples:

Boot unit 0 of TU58 device:

@DD<CR>

Boot unit 1 of RX01 device:

@DX1

Boot unit 0 of RX02 device:

@DY0

Boot unit 0 of RD51 or RX50:

@DU0

Boot unit 0 of RL:

@DL0

# NOTE Do not type both unit number and <CR>.

To boot a diskette drive, ODT expects the RXV11 or RXV21 controller CSR address to be configured for 177170. To boot the TU58, it must be connected to SLU2 and its' baud rate set for 38,400.

Any error detected during the execution of a boot command will cause a halt at one of many addresses in the boot section of the ROM, with the PC contents printed on the console. The actual addresses and the specific errors they represent are given in the listing provided with the option.

Some errors, however, are not reported. If a TU58 is not connected to SLU2 or if baud rates are incompatible, or if the RL is not loaded, no error indication is given after using the applicable boot command, and the program waits forever. This is also true when booting from floppy diskettes when the drive power is off. In either condition, the user can use <BREAK> to return to ODT prompt level (@).

The D command performs the following operations.

- 1. If there is no RAM memory at address 0, the D command will cause a halt.
- 2. The command initializes the LSI-11 bus by asserting BINIT L for 17 µs minimum.
- 3. It reads block 0 (the first 512 bytes) from the selected mass storage device into memory locations 000-777.
- 4. It reads location 0 and if it is 240, it loads R1 register with the CSR address of the booted device, loads R0 register with the selected unit or drive number, and jumps to location 0.

- 5. If the device is an RX01/RX02 or a TU58 and if the content of location 0 is 260, the mass storage device contains a standalone program. Macro-ODT interprets the contents of locations 2, 4, and 6 as a RADIX-50 encoded six character file name. Macro-ODT assumes that the mass storage device is an RT-11 file structured volume and searches the directory of the volume for the file name provided by locations 2, 4, and 6. When the file is found, the complete file is loaded into contiguous memory starting at location 0. The R0 register is loaded with the number of the unit or drive, and the R1 register is loaded with the CSR address of the booted device. The stack pointer (SP) is loaded with the contents of location 42 and the program counter (PC) is loaded with the contents of location 40. The program starts execution.
- 6. If the content of location 0 is not 240 or 260, the device does not contain a valid boot block. The boot command is aborted, and the SBC-11/21 PLUS is initialized as if a power-up occurred.

# 4.4.9 X (ASCII 130) Diagnostics

After typing the letter 'X', there is a three-second delay before an octal number is displayed. This command is described in detail in Chapter 2.

## 4.5 INITIALIZATION

When it is necessary to reinitialize the system without removing power, the user enters 173000G from the console in response to the '@' prompt. After a delay, the user types a carriage return to resynchronize the terminal as shown in the following example.

Example: @173000G

After a delay of at least one second, the user types <CR> to resynchronize.

# 4.6 WARNINGS AND PROGRAMMING HINTS

The following warnings and programming hints are provided to help the user operate Macro-ODT.

#### 4.6.1 Error Decoding

When an '@' appears unexpectedly, it is good practice for the user to examine the word at 167774. This is an error word that indicates the cause of entry to ODT. A HALT instruction, BREAK, or trying to fetch from nonexistent memory will appear as 100000. Other attempted bus transactions to nonexistent memory will appear as 000200, or, if accessed by the stack pointer R6, as 000201.

# 4.6.2 ODT Stack Warning

While performing its various functions, Macro-ODT requires two words of user stack. It will push and pop internal information there. Therefore, it is necessary that the user always provide two more words than those necessary for the correct execution of the application program. If desirable, these two words can be given back when the program is completely debugged and operating within its own ROMs without ODT.

For correct program operation, R6 should always contain a valid even RAM memory address. Failure to observe this rule will cause unpredictable results.

## 4.6.3 Addresses to Avoid

Because the firmware uses the top of the SBC-11/21 PLUS on-board RAM as its scratchpad, the user should not write to any address above 167642 unless specifically defined in this User's Guide.

The vector at 140 controls the BREAK interrupt. Changing locations 140 and 142 could result in the inability to suspend program execution.

## 4.6.4 CPU Priority

When the PSW is set to 340, the BREAK key will have no effect and will not invoke Macro-ODT. Running at a level 6 priority (PSW set to 300) is acceptable for most programming needs. This will disable all interrupts except for BREAK.

## 4.6.5 Terminal Related Problems

Macro-ODT echoes every character typed in response to the '@' prompt. Some intelligent terminals also respond to control characters as commands. The results may include loss of communication.

# 4.6.6 Spurious Halts

When the last word of an instruction is all zeros and causes a bus time-out, Macro-ODT will interpret it as a HALT instruction and print the contents of PC on the terminal before issuing the '@' prompt.

# 4.6.7 Serial I/O Protocol

The Macro-ODT operates the serial line interface in full-duplex mode, and each character is echoed by the microprocessor to the terminal. Programmed I/O methods are used instead of interrupts. When the Macro-ODT firmware is busy printing a multicharacter message using the transmit side of the interface, the firmware is not monitoring the receive side for incoming characters. Any characters coming in at this time are lost. The interface may set the overrun error bit, but the Macro-ODT does not check this bit, and those characters are not recognized. All peripherals communicating with the Macro-ODT through this interface must observe this protocol.

# 4.6.8 Interrupt Vector Initialization

On power-up, Macro-ODT initializes the LTC interrupt vector (REVNT at 100) and the BREAK interrupt vector (BKRQ at 140). Other vectors are not initialized and may contain erroneous data.

## 4.6.9 Boot Rom Address Scheme

The code for the SBC-11/21 PLUS resides in locations 164000-173776 (octal) when maps 0 or 2 are selected. The code for addresses 164000-167776 is physically coded into the UPPER half of the  $2K \times 8$  PROMs used for the KXT11-A5s', and the code for addresses 170000-173776 is coded into the LOWER half of the  $2K \times 8$  PROMs.

# CHAPTER 5 SYSTEM ARCHITECTURE

## 5.1 INTRODUCTION

This chapter describes the architecture of the microprocessor, memory organization, and power-up method. The microprocessor architecture describes the registers, hardware stack, interrupts, and direct memory access (DMA) mechanism. The memory organization describes byte or word addressing and memory mapping. The power-up procedure and initialization are also described.

## 5.2 MICROPROCESSOR ARCHITECTURE

The SBC-11/21 PLUS microprocessor executes a subset of the PDP-11 instruction set. It has eight high-speed general-purpose registers that are used as accumulators, address pointers, index registers, and for other special functions. The microprocessor executes single and double operand instructions using either 16-bit words or 8-bit bytes. The direct memory access (DMA) function transfers data directly from the LSI-11 bus to the on-board I/O devices and memory while the program continues to run.

# 5.2.1 Registers


As shown in Figure 5-1, the microprocessor contains a number of internal registers that are used for many purposes. The registers are divided into two groups:


- 1. General
- 2. Status
- 5.2.1.1 General Registers The microprocessor contains eight 16-bit general-purpose registers that can perform many functions. These registers operate as accumulators, index registers, autoincrement registers, autoincrem

Registers R6 and R7 are dedicated. R6 is the stack pointer (SP) and contains the location (address) of the last entry in the stack. Register R7 is the processor program counter (PC) and contains the address of the next instruction to be executed. It is normally used for addressing purposes only and not as an accumulator.

5.2.1.2 Status Register – The PSW contains information on the current processor status. This information includes the current processor priority, the condition codes describing the arithmetic or logic results of the last instruction, and an indicator for detecting the execution of an instruction to be trapped during program debugging. Figure 5-1 shows the PSW format; Table 5-1 lists status word bit descriptions. Certain instructions allow programmed control of condition code bits and loading and storing (moving) the processor status. Not all instructions affect the condition codes in an obvious way. See Chapter 7 for details on specific instructions.

PROCESSOR STATUS





MR-7829

Figure 5-1 Registers and Processor Status Word

#### 5.2.2 Hardware Stack

The hardware stack is part of the basic design architecture of the SBC-11/21 PLUS. It is an area of memory used by the programmer or by the operating system for temporary storage and linkage. It is controlled on a LIFO (last in/first out) basis; items are recovered in the reverse of the order they were stored. The stack starts at the highest location reserved for it (376 octal at power-up) and expands linearly downward to a lower address as items are added to the stack.

It is not necessary to keep track of the actual locations into which data is being stacked. This is done automatically through the use of the stack pointer. Register R6 always contains the memory address where the last item is stored in the stack. Instructions associated with subroutine linkage and interrupt service automatically use R6 as the hardware stack pointer. For this reason, R6 is often referred to as the system SP. The hardware stack is organized in full word units only.

# 5.2.3 Interrupts

Interrupts are requests, made by peripheral devices, that cause the processor to temporarily suspend its present program execution to service the requesting device. A device can interrupt the processor only when its priority is higher than the processor priority indicated by PSW<7:5>, as shown in Table 5-2.

SBC-11/21 PLUS supports a vectored interrupt structure with priority on four levels. In addition, it supports two nonmaskable interrupts: power fail and HALT.

Table 5-1 Processor Status Word Bit Descriptions

Bits	Name	Description	
15-08	N/A	These bits are not accessible to the programmer and contain no valid information.	
07-05	Priority	These bits define the current priority level of the microprocesor program, and only interrupts with a higher priority a recognized by the microprocessor. Table 5-2 describes to microprocessor interrupt levels as functions of bits 5-7.	
04	Trace	When set, this bit allows the microprocessor to trap to locations 14 and 16 after an instruction is executed. It can only be set by executing an RTI or RTT instruction with the correct PSW on the stack. The trace bit allows programs to be single stepped and is useful for debugging.	
03	Condition code N	This bit is set when an instruction causes the result to be negative.	
02	Condition code Z	This bit is set when an instruction causes the result to be zero.	
01	Condition code V	This bit is set when an instruction causes an overflow condition.	
00	Condition code C	This bit is set when an instruction causes a carryout of the most significant bit.	

Table 5-2 PSW Interrupt Levels

Microprocessor	Interrupt Levels	PSV	<b>PSW Bits</b>		
Priority	Acknowledged	7	6	5	
Level 7	Nonmaskable interrupt	· 1	1	1	
Level 6	7	1	1	0	
Level 5	7,6	1	0	1	
Level 4	7,6,5	1	0	0	
Level 0-3	7,6,5,4	0	X	X	

Every interrupt except HALT is associated with an interrupt vector. The interrupt vector is a pair of words: the next PC (address of that device's service routine) and the next PSW (priority with which the routine must be executed). Upon interrupt, the current PC and PSW are saved on the stack, and the new PC and PSW are loaded from the vector address.

Up to sixty-four vectors may reside in the first 256 memory locations (octal 374 is the highest vector location). The vector address is provided by the interrupting device (external vector address) or generated internally by the microprocessor.

#### NOTE

The power fail interrupt uses interrupt vector address 24. The HALT interrupt is not associated with a vector. It pushes the PC and PSW on the stack and immediately goes to the restart address with PSW 340.

The SBC-11/21 PLUS has eleven interrupt sources. Nine of these are maskable; two are nonmaskable. An interrupt request can occur at any time, but it is not acknowledged until the completion of the current instruction. This lets the microprocessor execute a program until the interrupt occurs and then vector to the service routine for the interrupt. After the service routine is completed, a return from interrupt instruction (RTI) is executed. The microprocessor then pops the top two words, the original PC and PSW, from the system stack, and the interrupted program is continued.

Table 5-3 lists the eleven interrupt sources with their priorities. For a device to be serviced, its priority level must be higher than the current microprocessor level. When two devices with equal priority numbers request an interrupt at the same time, the device nearest to the top of the table is serviced first.

When an interrupt is requested by several LSI-11 bus devices at the same time, the device electrically nearest to the SBC-11/21 PLUS is serviced first.

# 5.3 DMA (DIRECT MEMORY ACCESS)

DMA allows the programmer to implement block transfers by specifying the direction of transfer, the starting address in memory, the number of words, and any additional parameters that an external device requires. SBC-11/21 PLUS does not have an on-board DMA interface but it can support DMA transfers for external devices via the LSI-11 bus interface. A typical device using the DMA mechanism is the RX02 double-density floppy diskette. User designed devices can also be connected to the SBC-11/21 PLUS DMA facility. See Chapter 9 for more information.

## 5.4 MEMORY ORGANIZATION

The SBC-11/21 PLUS memory uses on-board memory and LSI-11 bus memory. The memory map configurations and the types of on-board memory chips are described in Chapter 2. The memory maps are illustrated in Figure 5-2. Addresses from 0 to 376 octal are reserved for vector locations, and addresses from 60Kb to 64Kb are reserved for I/O devices.

The address space of the SBC-11/21 PLUS module is 64Kb. A 16-bit word is two 8-bit bytes with bits 0-7 representing the low byte and bits 8-15 representing the high byte. Words are always addressed by even numbers. The bytes are addressed by either even or odd numbers. The high bytes are stored in the odd numbered locations, and the low bytes are stored in the even numbered locations.

# 5.5 POWER-UP/POWER-DOWN FACILITY

The SBC-11/21 PLUS has facilities for an automatic program start-up when power is turned on and for orderly shutdown, without loss of data, when power is turned off or lost. This is done with a combination of hardware features and software.

Table 5-3 SBC-11/21 Interrupts

Interrupt Source	Control Signal	Priority Level	Vector Address**
HALT	-CTMER	Nonmaskable	
Power fail	-PFAIL	Nonmaskable	24
LSI-11 bus signal BHALT	BKRQ	7	140
LSI-11 bus signal BEVNT	REVNT	6	100
SLU2 REC	RDL2	5	120
SLU2 XMIT	XDL2	5	124
Parallel I/O B	PBRQST	5	130
Parallel I/O A	PARQST	5	134
SLU1 REC	RDL1	4	60
SLU1 XMIT	XDL1	4	64
LSI-11 bus signal BIRQ4	IRQ4	4	Read from LSI-11 bus

<sup>\*</sup> The microprocessor jumps directly to the restart address with a PSW priority level 7. (RESTART is loaded into PC and 340 into PSW.)

#### Hardware features:


- Two signal lines in the LSI-11 bus, BDCOK H and BPOK H, are used only for power-up/power-down protocol. These signals are usually generated by the power supply.
- One signal line in the LSI-11 bus, BINIT L, that resets the system.
- The vectoring on interrupt facility of the SBC-11/21 PLUS.
- Battery backup connections.

#### Software features:

The programmer must provide power-up and power-down routines, and store their addresses at the jumper-selected start address for power-up, and at location 24 for the power-down routine.

For a detailed description of the power-up/power-down protocol, see Chapter 9.

<sup>\*\*</sup> All vectors defined in this table are internal vectors supplied by the microprocessor except for the BIRQ4 interrupt which is read from the bus.



#### NOTES:

- 1. THIS SECTION CONTAINS THE LOCAL I/O ADDRESSES FOR THE SLUS AND PPI. ALL UNASSIGNED ADDRESSES ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.
- 2. ADDRESSES 177777 177600 IN MAPS 0 AND 2 ARE RAM SCRATCHPAD LOCATIONS USED BY MACRO-ODT.
- 3. ADDRESSES 77777 77600 IN MAP 2 ARE ALLOCATED TO THE LSI-11 BUS.
- UNDERLINED ADDRESSES ARE JUMPER SELECTABLE START ADDRESSES. (SEE TABLE 2-4)

Figure 5-2 Memory Maps

# CHAPTER 6 PROGRAMMING INFORMATION

#### 6.1 INTRODUCTION

The SBC-11/21 PLUS has three on-board interfaces: one parallel I/O line and two serial I/O lines. These interfaces contain many programmable features that allow the user to change their operating characteristics. This chapter explains how this is done.

The SBC-11/21 PLUS also has hardware that enables the microprocessor to operate in a controlled sequence when the power is turned on and off. This hardware requires software to make it work. The basic principles of this programming are described in Appendix C.

#### 6.2 ASYNCHRONOUS SERIAL LINE UNITS

The two serial line units (SLUs), shown in Figure 6-1, provide the means of transferring data between the microprocessor and two user connectors, J1 or J2. The user interfaces support the EIA RS-232C standard and RS-423 protocol at baud rates from 300 to 38,400.

Each SLU has four addressable registers. These four registers are listed in Table 6-1 and illustrated in Figure 6-2; their functions are described in Table 6-2, Table 6-3, Table 6-4, and Table 6-5. The registers can be accessed by the microprocessor or any DMA bus master. SLU1, with the correct software handling, can be used as a system console and is capable of initiating a hardware interrupt when BREAK is detected. The SBC-11/21 PLUS can be configured for the BREAK to cause a level 7 interrupt with an internal vector of 140, to enable the BHALT interrupt, or to request a HALT trap to the restart address. SLU2 provides three line time clocks at 50 Hz, 60 Hz, and 800 Hz, which can be wire-jumper configured to enable the BEVNT level 6 interrupt. See Chapter 2 for details on how to configure the SLUs.

#### 6.2.1 Data Baud Rates

The serial line units transmit or receive data serially by bit and by character. Each character has ten bits; a start bit, eight bits of data, and the stop bit. Split-speed operation of the receiver and transmitter for the SLU is not supported, and the user cannot supply an external baud rate clock to the SLU. During power-up or reset, the outputs are disabled, and later, the baud rate defaults to 300.

Baud rates are programmable for 300, 600, 1,200, 2,400, 4,800, 9,600, 19,200 or 38,400 when bit 1 of the transmitter control and status register (TCSR) is set to a one. The baud rate is then selected by programming bits 5-3 of the TCSR.

The bits used for the baud rate selection are level sensitive and do not latch. Therefore, the software in control of the TCSR must use bit set and bit reset type instructions after the baud rate is written into the SLU. Each SLU provides an output at TTL levels to pin 1 of its connector (J1 or J2) at sixteen times the baud rate selected for that SLU.

The Macro-ODT option has the autobaud feature that enables SLU1 to adjust itself to the terminal's baud rate between 300 and 9,600 baud. The autobaud feature operates only when Macro-ODT is running on the system.




Figure 6-1 Serial Line Unit (SLU) Interface

Table 6-1 Serial Line Unit Register Addresses

		:	
Receiver control and status	177560	0	0
Receiver data buffer	177562	0	1
Fransmitter control and status	177564	1	0
Transmitter data buffer	177566	1	1
Receiver control and status	176540	0	0
Receiver data buffer	176542	0	1
Fransmitter control and status	176544	1	0
Fransmitter data buffer	176546	1	1
	Receiver data buffer Transmitter control and status Transmitter data buffer  Receiver control and status Receiver data buffer Transmitter control and status Transmitter data buffer	Transmitter control and status Transmitter data buffer  Receiver control and status Receiver data buffer  176540 Receiver data buffer 176542 Transmitter control and status 176544	Transmitter control and status Transmitter data buffer  Receiver control and status Receiver data buffer  176540 Receiver data buffer 176542 0 Transmitter control and status 176544 1

#### RECEIVER CONTROL AND STATUS REGISTER

 15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	RCV ACT	0	0	0	RCV DONE	RCV IE	0	0	0	0	0	0

SLU 1 ADDRESS 177560 SLU 2 ADDRESS 176540

RECEIVER DATA BUFFER REGISTER

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
ERR	OR ERR	FR ERR	0	REC BRK	0	0	0			RECE	VED D	ATA BI	JFFER		


SLU 1 ADDRESS 177562 SLU 2 ADDRESS 176542

TRANSMITTER CONTROL AND STATUS REGISTER

. 15	14	13	12	11	10	09	- 08	07	06	05	04	03	02	01	- 00
0	0	0	0	0	0	0	0	XMIT RDY	XMIT IE	PBR SEL2	PBR SEL1	PBR SEL0	MAINT	PBR ENB	XMT BRK

SLU 1 ADDRESS 177564 SLU 2 ADDRESS 176544

TRANSMITTER DATA BUFFER REGISTER



SLU 1 ADDRESS 177566 SLU 2 ADDRESS 176546

Figure 6-2 Serial Line Unit Register Bit Maps

Table 6-2 Receiver Control and Status Bit Descriptions

Bits	Name	Direction	Function
12-15	Not used	Read only	Reserved for future use.
11	Receiver active	Read only	This bit is set to a one by the start bit and is cleared to a zero by the stop bit at the end of each byte. It is also cleared to a zero on power-up.
08-10	Not used	Read only	Reserved for future use.
07	Receiver done	Read only	This bit is set to a one when the byte received is transferred into the RCV data buffer. It is cleared to a zero when the RCV data buffer is read. It is also cleared to a zero on power-up.
06	Receiver interrupt enable	Read/ write	This bit is set to a one under program control. When set, it allows an interrupt request to be initiated whenever the receiver done bit is set. It is cleared to a zero by reset, power-up, or under program control. Refer to Chapter 2 for interrupt jumper configuration.
00-05	Not used	Read only	Reserved for future use.

Table 6-3 Receiver Data Buffer Bit Descriptions

Bits	Name	Direction	Function
15	Error	Read only	The bit is set to a one when the overrun error or the framing error bit is set. It is cleared to a zero when the error producing condition is removed.
14	Overrun error	Read only	The bit is set to a one when the received byte is transferred into the RCV data buffer before the RCV done bit is cleared. The overrun error indicates that the previous byte in the RCV data buffer was not cleared prior to receiving a new byte. The bit is updated when a byte is transferred into the RCV data buffer and cleared to a zero on power-up.

Table 6-3 Receiver Data Buffer Bit Descriptions (Cont)

Bits	Name	Direction	Function
13	Framing error	Read only	The bit is set to a one when the received character does not have a valid stop bit and is transferred into the RCV data buffer. The bit is cleared to a zero when a character with a valid stop bit is received and is transferred into the RCV data buffer or on power-up.
12	Not used	Read only	Reserved for future use.
11	Received break	Read only	The bit is set to a one when the received signal goes from a mark to a space and stays in the space condition for 11 bit times after serial reception starts. The bit is cleared to a zero when the received signal returns to the mark condition or on power-up.
08-10	Not used	Read only	Reserved for future use.
00-07	Received data buffer	Read only	These eight bits represent the most recent byte received. These bits are cleared to zero on power-up.

Table 6-4 Transmitter Control and Status Bit Descriptions

Bits	Name	<b>Direction</b>	Function
08-15	Not used	Read only	Reserved for future use.
07	Transmitter ready	Read only	The bit is set to a one when the XMIT data buffer is ready to accept a byte. The bit is cleared to a zero by writing into the XMIT data buffer. The bit is also set to a one on power-up.
06	Transmitter interrupt enable	Read/ write	This bit is set to a one under program control. When set, it allows an interrupt request to be initiated whenever the transmitter ready bit is set. The bit is cleared to a zero by reset, power-up, or under program control.

Table 6-4 Transmitter Control and Status Bit Descriptions (Cont)

Bits	Name	Direction	Func	tion	* 1			
03-05	Programmable* baud rate select	Read/ write	The condition of these bits selects the baud rate unde program control provided the programmable baud rate select enable bit is set. The baud rates are selectable by setting these bits as follows.					
			05	04	03	Baud Rate		
						300 600 1,200 2,400 4,800 9,600 19,200 38,400 able baud rate select enable bit is e defaults to 300.		
02	Maintenance	Read/ write	one t recei input	he trans ver seria	smitter s I input a it is clea	by the program. When set to a serial output is connected to the and disconnects the external serial red to a zero by INIT, power-up,		
01	Programmable* baud rate enable	Read/ write	one, Whe baud	bits 03- n cleare	-05 are and to a lit is clea	by the program. When set to a used to determine the baud rate. zero, the baud rate will be 300 red to a zero by INIT, power-up,		
00	Transmit break	Read/ write	one,	the seria	l output	by the program. When set to a is forced into the space condition. INIT, power-up, or the program.		

<sup>\*</sup> The transmitter programmable baud rate select and enable bits are level sensitive and are not latched. This requires that software in control of the TCSR must use bit set and clear instructions to access the TCSR once the baud rate has been written into the SLU.

Table 6-5 Transmitter Data Buffer Bit Descriptions

Bits	Name	Direction	Function
08-15	Not used	Read	Reserved for future use.
00-07	Transmit data buffer	Read/ write	These eight bits represent the next data byte to be transmitted. These bits are cleared by power-up.

## 6.2.2 Interrupts

Each SLU provides both a receiver interrupt and a transmitter interrupt to request service from the onboard microprocessor. Receiver and transmitter requests can be independently enabled by software. The receiver interrupt request is enabled when the RCV interrupt enable (bit 6) of the receiver control and status register (RCSR) is set to a one.

SLU2 has a higher interrupt priority, level 5, than SLU1 which has a level 4 interrupt priority. Within each unit, the receiver has higher priority than the transmitter. SLU1 uses vector address 60 for the receiver and 64 for the transmitter. SLU2 uses vector address 120 for the receiver and 124 for the transmitter. These relationships are described in Table 5-3.

#### 6.3 PROGRAMMING THE PARALLEL I/O INTERFACE

The parallel I/O interface, illustrated in Figure 6-3, provides a means of transferring data between the microprocessor bus and the user interface connector J3. The interface has four addressable registers for data and control. Table 6-6 describes these registers.

Port A and B registers are used only for data transfer to and from the user interface. Port C is used for both data transfer and control. The control word register is used only for control of the parallel I/O interface. The interface is programmable by using this register. In addition to software programming, the parallel interface can also be programmed by hardware (see Chapter 2).

The parallel I/O interface is complex, and understanding all its capabilities requires considerable effort. However, efficient use can be made of the parallel I/O using a subset of its capabilities. The following paragraphs are organized to help users find needed information. The flowchart in Figure 6-4 provides an overview of the following discussion on the parallel I/O interface, and helps guide users to the paragraphs of specific interest to them.

### 6.3.1 Modes of Operation

The interface ports can operate in three basic modes that are selected by system software setting bits in the control word register. The modes are defined as mode 0, 1, and 2 and define how the data is routed through ports A and B.

#### NOTE

If the bidirectional buffers are being hardwired, care must be taken to ensure that the wired direction agrees with the programmed directions of ports A and B. This is necessary to prevent driver output to driver output connections, which could damage the integrated circuits.




Figure 6-3 Parallel I/O Interface

Table 6-6 Parallel I/O Register Addresses

Register	Address	Status	
Port A	176200	Read/write	
Port B	176202	Read/write	
Port C	176204	Read/write	
Control word	176206	Write only	




Figure 6-4 Parallel I/O Flowchart

- 6.3.1.1 Port C Register The bit assignments for the port C register are dependent on the mode selected and the direction of ports A and B. This register provides the handshake controls to interface between the 8255A-5 and the output connector. The handshake control bits are set/reset by using the control word register which is described in Paragraph 6.3.2. The port C condition for the different modes is described in the following paragraphs that explain the modes.
- 6.3.1.2 Mode 0 Basic Input/Output Mode 0 provides simple input and output of either port A or port B or both as described in Table 6-7. The data is read from the port if programmed as an input or written to the port if programmed as an output with no handshaking requirements. The port A and port B bidirectional buffers may be hardwired as described in Chapter 2. They may also be program controlled by port C bits 4 and 6 if dynamic change of the port direction is wanted. In this mode, the outputs are latched but the inputs are not.

Table 6-7 Mode 0 Configuration

PPI Element	To Act as Input	To Act as Output	Direction Control via Port C
Port A	M52 to M50	M52 to M51	M52 to M54 or M58
Port B	M49 to M50	M49 to M51	M49 to M54 or M58
PC7	Never an input	Always an output	
PC6	M54 to M53	Never an output	
PC5	Never an input	Always an output	
PC4	M58 to M65	Never an external output	
PC3	Never an input	Interrupt A (vector 134) Always an output	
PC2	Always an input	Never an output	
PC1	Never an input	Always an output	
PC0	Never an input	Interrupt B (vector 130) Always an output	

- 6.3.1.3 Port A and B Registers The bit assignments for the port A and B registers are shown in Figure 6-5 and described in Table 6-8. The port A and B registers are used as data buffers for all modes of operation.
- 6.3.1.4 Port C Register in Mode 0 Ports A and B use no handshaking signals, and some port C lines can be used as input/output data lines. The bit assignments are shown in Figure 6-6 and described in Table 6-9. When PC0 and PC3 lines are not used as interrupt requests, they should be cleared by the control word to prevent false interrupts.
- 6.3.1.5 Mode 1 (Strobed Input/Output) In mode 1, the lines on port C generate or accept signals from the user interface that control the transfer of data through ports A and B. Port C bits 0-3 (lower nibble) are used with port B, and bits 4-7 (upper nibble) are used with port A. These signals are known as handshaking signals. The basic functions of these control signals are defined in Table 6-10 followed by a more detailed description of the handshake protocol.

Table 6-11 describes the four input/output combinations of ports A and B usable in mode 1. The port C bit assignments used in mode 1 are illustrated in Figure 6-7 and described in Table 6-12. Table 6-13 links operation of mode 1 to the jumper configurations discussed in Chapter 2.




Figure 6-5 Mode 0 Port A or B Bit Assignments

Table 6-8 Mode 0 Port A or B Bit Descriptions

Bits	Name	Direction	Function
08-15	Undefined	_	Not valid if a read is performed on the entire word.
00-07	Port data	Read/write	Data to output or input data to be read, depending on the port direction.




Figure 6-6 Mode 0 Port C Bit Assignments

Table 6-9 Mode 0 Port C Bit Descriptions

Bits	Name	Direction	Function
08-15	Undefined	<del>-</del>	Not valid if a read is performed on the entire word.
07	PC7	Read/write*	Output bit, drives the LED.
06	PC6	Read/write*	If port C upper is defined as input and M54 is connected to M53, it is an input bit. If port C upper is defined as output and M54 is connected to M52 (M49), it is output that controls the buffer direction for port A (port B). A one sets the buffer for input and a zero for output.
05	PC5	Read/write*	Same as PC7, no LED.
04	PC4	Read/write*	If port C upper is defined as input and M58 is connected to M65, it is an input bit. If port C upper is defined as output and M58 is connected to M49 (M52), it is output that controls the buffer direction for port B (port A). A one sets the buffer for input and a zero for output.
03	PC3	Not used	Not valid
02	PC2	Read only	Input bit
00-01	PC0-PC1	Not used	Not valid

<sup>\*</sup> Bit is written by using the control word bit set/reset function explained in Paragraph 6.3.2.

Table 6-10 Port C Control Signals in Mode 1

Signal	Abbreviated/ Port C Bit	Function
Strobe input	STB <sub>A</sub> /PC4 STB <sub>B</sub> /PC2	A low on this input loads user data into the input latch.
Input buffer full	IBF <sub>A</sub> /PC5 IBF <sub>B</sub> /PC1	A high on this output acknowledges that the data has been loaded into the input latch. Set by STB and reset by the program reading the input latch.
Interrupt request (Input mode)	INTR <sub>A</sub> /PC3 INTR <sub>B</sub> /PC0	A high on this output can interrupt the CPU when an input device strobes its data into the port.
Interrupt enable (Input mode)	INTE <sub>A</sub> /PC4 INTE <sub>B</sub> /PC2	Enables setting of INTR <sub>A</sub> and INTR <sub>B</sub> . Program controlled by PC4 or PC2.
Output buffer full	OBF <sub>A</sub> /PC7 OBF <sub>B</sub> /PC1	This output goes low to tell the user interface that the CPU has written data to the port. Reset by ACK input going low.
Acknowledge input	ACK <sub>A</sub> /PC6 ACK <sub>B</sub> /PC2	A low on this input tells the processor that the user's device accepted the data from A or B.
Interrupt request (Output mode)	INTR <sub>A</sub> /PC3 INTR <sub>B</sub> /PC0	A high on this output can interrupt the CPU when an output device has accepted data transmitted by the CPU. Set by ACK and reset when new data is written to the port.
Interrupt enable (Output mode)	INTE <sub>A</sub> /PC6 INTE <sub>B</sub> /PC2	Enables setting of INTR. Program controlled by PC6 or PC2.

Table 6-11 Combinations of Mode 1

Port C Bit Functions	Port A Input with Port B Output	Port A Output with Port B Input	Ports A & B Output	Ports A & B Input
STBA	PC4	N/A	N/A	PC4
STB <sub>B</sub>	N/A	PC2	N/A	PC2
IBF <sub>A</sub>	PC5	N/A	N/A	PC5
IBF <sub>B</sub>	N/A	PC1	N/A	PC1
INTRA	PC3	PC3	PC3	PC3
INTR <sub>B</sub>	PC0	PC0	PC0	PC0
OBF <sub>A</sub>	N/A	PC7	PC7	N/A
OBF <sub>B</sub>	PC1	N/A	PC1	N/A
ACK <sub>A</sub>	N/A	PC6	PC6	N/A
ACKB	PC2	N/A	PC2	N/A
Other port C outputs	PC7 (controls LED)	N/A	PC5	N/A
Other port C inputs	N/A	PC4	N/A	PC6,7
Control Word				
D0 (Direction of PC0-3) D1 (Direction of port B) D2 (Mode of port B) D3 (Direction of PC4-7) D4 (Direction of port A) D5 Port A mode	X 0 1 0 1	X 1 1 0	X 0 1 1 0	X 1 1 0 1
D6 Port A mode D7 Mode set enable	0 1	0 1	0 1	0




Figure 6-7 Mode 1 Port C Bit Assignments

Table 6-12 Mode 1 Port C Bit Descriptions

Bits	Name	Direction	Function
08-15	Undefined	_	Not valid if a read is performed on the entire word.
07	PC7	Read/write*	If port A mode 1 input:
			If port C bits 04-07, are defined as output, this bit is an output bit and controls the LED. A zero turns the LED on, and a one turns it off.
			Unused if port C bits 04-07 are defined as input.
	OBFA**	Read only	If port A mode 1 output:
			OBFA goes low to indicate that data has been written into the output buffer by the processor. This bit is set when the ACKA (PC6, M54 to M53) input goes low indicating that the external device has accepted the output data. OBFA is present on PC7 to the external device.
06	PC6	Read/write*	If port A mode 1 input:
			If port C bits 04-07 are defined as input and M54 is connected to M53, it is an input bit. If port C bits 04-07 are defined as output and M49 is connected to M54, it is an output that controls the buffer direction for port B. A one sets the buffer for input, and a zero sets the buffer for output.

Table 6-12 Mode 1 Port C Bit Descriptions (Cont)

Bits	Name	Direction	Function
	INTEA	Read/write*	If port A mode 1 output:
			When set, INTEA enables INTRA to interrupt the SBC-11/21 PLUS when output data has been accepted by the external device.
	ACKA		When M54 is connected to M53, an external signal acknowledging the receipt of data acts as INTEA.
05	IBFA	Read only	If port A mode 1 input:
			IBFA indicates that the input data has been latched for port A. It is set by the STBA input (PC4, M58 to M65) going low and is reset by the processor reading the port data. This signal is present on PC5 to the external device.
	PC5	Read/write*	If port A mode 1 output:
			If port C upper is defined as output, it is an output bit. If port C upper is defined as input, it is unused.
04	INTEA	Read/write*	If port A mode 1 input:
			If set, INTEA will allow INTRA to interrupt the SBC-11/21 PLUS whenever the input buffer is full.
	PC4	Read/write*	If port A mode 1 output:
			If port C bits 04-07 are defined as output and M49 is connected to M58, this bit is output that controls the direction of the port B buffer. A one sets the buffer for input and a zero sets it for output. If port C bits 04-07 are defined as input and M58 is connected to M65, it is an input bit and is interpreted as STBA (input strobe).
03	INTRA	Read only	If port A mode 1 input:
			A one indicates that port A has valid input data. It is set by STBA (PC4, M58 to M65) being pulsed low and is reset by the processor reading the port data. INTRA is enabled by INTEA being a one and disabled by INTEA being a zero.
			If port A mode 1 output:
			A one indicates that port A is ready to accept new output data. It is set by ACKA (PC6, M54 to M53)

Table 6-12 Mode 1 Port C Bit Descriptions (Cont)

Bits	Name	Direction	Function
			being pulsed low and reset by the processor writing new output data to the port. Enabled and disabled as above.
			When enabled, INTRA interrupts the processor and has a vector of 134.
			This signal is also an output to the external device on line PC3.
02	INTEB	Read/write*	When set, INTEB will allow INTRB to interrupt the SBC-11/21 PLUS to request service.
01	IBFB	Read only	If port B mode 1 input:
			IBFB indicates input data has been latched for port B when a one. It is set by the STBB (PC2) being low and is reset by the processor reading the port data. This signal is present on PC1 to the external device.
	OBFB**	Read only	If port B mode 1 output:
			OBFB goes low to indicate that the processor has written data to the port. This bit is set by ACKB (PC2) going low, indicating the external device has accepted the output data. This signal is present on PC1 to the external device.
00	INTRB	Read only	If port B mode 1 input:
			A one indicates port B has valid input data. It is set by STBB (PC2) being pulsed low and is reset by the processor reading the port data. INTRB is enabled when INTEB is one and disabled when it is zero.
			If port B mode 1 output:
			A one indicates the port is ready to accept new output data. It is set by ACKB (PC2) being pulsed low and reset by the processor writing new output data to the port. Enabled and disabled as above.
			This signal is also an output to the external device on PC0.

<sup>\*</sup> Bit is written by using the control word bit set/reset function described in Paragraph 6.3.2.

<sup>\*\*</sup> If OBF is asserted low and a read or write access is made to the port by the processor before an ACK strobe is sent by the external device, the OBF line for the accessed port will negate during the assertion of the read or write to the port and become reasserted when the read or write operation is complete.

Table 6-13 Mode 1 Configuration

PPI Element	Input Conditions	Output Conditions	Program Control via Port C
Port A	M52 to M50	M52 to M51	N/A
Port B	M49 to M50	M49 to M51 M49 to M54 or M5	
PC7	Never an input	Output buffer A full	
PC6	M53 to M54 (Acknowledge A)*	Never an external output	
PC5	Never an input	Input buffer A full	
PC4	M65 to M58 (Strobe A)	Never an external output	
PC3	Never an input	Interrupt A (vector 134)	
PC2	Strobe B in input mode Acknowledge B in output mode	Never an output	
PC1	Never an input	Buffer B full on input or output	
PC0	Never an input	Interrupt B (vector 130)	

<sup>\*</sup>User's hardware acknowledges receipt of data output by port A.

**6.3.1.6** Mode 2 (Strobed Bidirectional I/O) – Mode 2 implements communication with a user device over a single 8-bit bus for both transmitting and receiving data. Handshaking and interrupt signals are used as they are in mode 1.

Mode 2 is used with port A only and five control lines on port C. Both inputs and outputs are latched. When port A is operating in this mode, the port B bidirectional buffers cannot be operated under program control because PC4 and PC6 are being used. Port B can operate in either mode 0 or mode 1 but the buffers must be hardwired. PC0-PC2 are defined by port B conditions for mode 1 and are available as I/O lines when port B is in mode 0.

Control signals are defined in Table 6-14. The port C bit assignments as used in mode 2 are illustrated in Figure 6-8 and described in Table 6-15. Table 6-16 links operation of mode 2 to the jumper configurations discussed in Chapter 2.

Table 6-14 Port C Control Signals in Mode 2

Signal	Abbreviated/ Port C Bit	Function
Interrupt request	INTR <sub>A</sub> /PC3	A high on this output can interrupt the CPU for both input and output operations.
Output buffer full	OBF <sub>A</sub> /PC7	This output goes low to indicate that the CPU has written data to port A.
Acknowledge	ACK <sub>A</sub> /PC6	A low on this input enables the output tristate buffers of port A to send out the data. Otherwise, that buffer is in the high impedance state.
Interrupt enable	INTEA1/PC6	Enables INTR when OBF is true. Controlled by bit set/reset of PC6.
Strobe input	STB <sub>A</sub> /PC4	A low on this input loads data into the input latch.
Input buffer full	IBF <sub>A</sub> /PC5	A high on this output indicates that data has been loaded into the input latch.
Interrupt enable	INTEA2/PC4	Enables INTR when IBF is true. Controlled by bit set/reset of PC4.




Figure 6-8 Mode 2 Port C Bit Assignments

Table 6-15 Mode 2 Port C Bit Descriptions

Bits	Name	Direction	Function
08-15	Undefined	_	Not valid if a read is done on the entire word.
07	OBFA	Read only	Will go low to indicate that the processor has written output data to the port. It goes high when ACKA (PC6, M54 to M53) goes low indicating the external device has accepted the data. This signal is output on PC7 to the external device.
06	INTEA1	Read/write*	When this bit is set, it allows an interrupt INTRA when the output buffer is ready to accept new data.
05	IBFA**	Read only	IBFA indicates that input data has been latched when it is a one. This bit is reset when the processor reads the input data. This signal is output on PC5 to the external device.
04	INTEA2	Read/write*	When this bit is set, it allows an interrupt INTRA when the input buffer is full.
03	INTRA	Read only	A high on this bit indicates that the port is requesting service of the processor. This signal is output on PC3 to the external device.
02-00	PC0-PC2	-	These bits are defined by port B mode selection.

<sup>\*</sup> Bit is written by using the control word bit set/reset function described in Paragraph 6.3.2.

<sup>\*\*</sup> When using port A in mode 2 operation, the software must clear the input buffer of port A if the input buffer full flag (1BFA) is set before it performs the read during an intended write to ensure that the handshake lines and port flags are not set out of sequence.

Table 6-16 Mode 2 Configuration

+ 1	PPI Element	Input Conditions	Output Conditions
	Port A	Bidirectional bus	M52 to M54 to M53
	Port B	Hardwired only	Hardwired only
•	PC7	Never an input	Output buffer A full
	PC6	Acknowledge A	Never an output
	PC5	Never an input	Input buffer A full
	PC4	Strobe A (M65 to M58)	Never an output
	PC3	Never an input	Interrupt A (vector 134)
	PC2	Always an input	Never an output
	PC1	Never an input	Always an output
	PC0	Never an input	Always an output

## 6.3.2 Control Word Register

The control word register controls the operation of the parallel interface. If bit 7 is set, the contents of the register determine the mode of operation and the input/output direction of the ports. If bit 7 is cleared, the contents of the register set/reset the port C register bits. The functions of the register bits are described in Table 6-17 and are selected by the state of the bit.

- **6.3.2.1** Mode Selection The user determines the mode of operation for the ports and defines them as inputs, outputs, or bidirectional. The user then must ensure that the bidirectional buffers are configured (see Chapter 2) to match the software requirements. Table 6-18 lists all the control words available for the control word register. The user selects the control word that matches the requirements and loads it into the register. The register is defined as write only; reading the register results in erroneous data.
- **6.3.2.2** Setting Bits in Port C The control word register is also used to set or reset the port C register bits. The control word bit functions are described in Table 6-19. To set a bit, the register is loaded with bit 7 cleared, bits 1-3 equal to the bit number being set, and bit 0 set. To reset the same bit, bit 0 is cleared. The bit set/reset can be used to enable or disable the port A and port B interrupts for the SBC-11/21 PLUS. The control words used to enable or disable the interrupts are listed in Table 6-20.

**Table 6-17 Control Register Mode Selection Bit Functions** 

Bits	Bit Set	Bit Reset
08-15	Unused	Unused
07	Always set	Always set
06	Port A mode 2	Port A mode 0 or 1
05	Port A mode 1	Port A mode 0 .
04	Port A input	Port A output
03	Port C bits 04 and 06 inputs	Port C bits 04–07 outputs
02	Port B mode 1	Port B mode 0
01	Port B input	Port B output
00	Port C bit 02 input	Port C bits 00, 01, and 03 outputs

Table 6-18 Control Words for Mode Selection

	Port B	Port B	Port B	Port B	Port C	Port C
	Mode 0 IN	Mode 0 OUT	Mode 1 IN	Mode 1 OUT	PC4,PC6	PC5,PC7
Port A	233	231	237	235	Input	
Mode 0 IN	233	221	227	225		Output
Port A	213	211	217	215	Input	
Mode 0 OUT	203	201	207	205		Output
Port A	273	271	277	275	Input	
Mode 1 IN	263	261	267	265		Output
Port A	253	251	257	255	Input	
Mode 1 OUT	243	241	247	245		Output
Port A Mode 2	3X3	3X1	3X7	3X5	*	,

<sup>\*</sup>Port C unavailable, used for handshaking. X = Do not care condition.

Table 6-19 Control Register Bit Set/Reset Functions

Bits	Functio	n			
08-15	Not use	ed			
07	Always	reset			
06-04	Not use	ed			
03-01	These b	oits select	the port C	bit that is to be set	or reset as follows.
	Bit	03	02	01	
	PC0	0	0	0	
	PC0 PC1	0	0	0 1	
		_	_	0 1 0	
	PC1	0	_	0 1 0 1	
	PC1 PC2	0	_	0 1 0 1	
	PC1 PC2 PC3	0	_	0 1 0 1 0	
	PC1 PC2 PC3 PC4	0	0 1 1 0	0 1 0 1 0 1	

Table 6-20 Interrupt Set/Reset Control Words

		INTRA		INTRB	
Mode	Direction	Enable	Disable	Enable	Disable
1	Input	011	010	005	004
1	Output	015	014	005	004
2	Input	011	010	None*	None*
2	Output	015	014	None*	None*

<sup>\*</sup>Port B does not function in the bidirectional mode 2.

#### 6.3.3 Parallel I/O Initialization

During power-up or the execution of a RESET instruction, the port C data lines are driven high and the LED (driven by bit 7 of port C) is turned off. If the bidirectional buffers of ports A and B are hardwired, the directions are not changed, and the data lines are driven high if the buffer is configured as an output. If the bidirectional buffers of ports A and B are program controlled by port C, the data lines will go to the input state.

## 6.3.4 Parallel I/O Handshaking

The parallel I/O can operate in either mode 0, 1, or 2 to transfer data into or out of the SBC-11/21 PLUS. The mode 0 data transfers do not require any handshaking control signals. The mode 0 input data is not latched, and data should be available on the I/O connector at the same time as the read strobe enables the 8255A-5. The mode 0 output data is latched, and data is valid at the I/O connector 362 ns after the trailing edge of the write strobe to the 8255A-5.

The handshaking signals that pass across the user interface are detailed as follows. Mode 1 operation requires the handshaking control signals; these are dependent on defining the ports as inputs or outputs. Mode 1 input signals are listed in Table 6-21, and the handshaking function is shown in Figure 6-9. Mode 1 input timing is described in Figure 6-10. Mode 1 output signals are listed in Table 6-22, and the handshaking function is shown in Figure 6-11. Mode 1 output timing is described for port A in Figure 6-12, and mode 1 output timing is described for port B in Figure 6-13. Mode 2 operation allows port A to be bidirectional. The handshaking signals are listed in Table 6-23, and mode 2 timing is described in Figure 6-14. When port A operates in mode 2, port B can operate only in mode 0 or mode 1.

Table 6-21 Mode 1 Input Handshaking Signals

Signal Name	Function
STB (A or B) Port A - PC4 Port B - PC2	Strobe input – This signal is asserted low by the external device and loads data into the SBC-11/21 PLUS input port latch. It must be asserted low for 525 ns minimum.
IBF (A or B) Port A - PC5 Port B - PC1	Input buffer full – This signal is asserted by the SBC-11/21 PLUS in response to an assertion of STB to notify the interface that data was loaded into the input latch.
INTR (A or B) Port A – PC3	Interrupt request – This signal can be used to generate an interrupt to the microprocessor. The bitset/bitreset commands must be used to enable/disable the INTE bit for each port. Interrupts will be generated either when STB is negated with IBF asserted, or when ACK is negated with OBF asserted.




Figure 6-9 Mode 1 Input Data Handshaking Sequence





Figure 6-10 Mode 1 Strobed Input Timing

Table 6-22 Mode 1 Output Handshaking Signals

Signal Name	Function
OBF (A or B) Port A - PC7 Port B - PC1	Output buffer full – This output is asserted low to indicate that the microprocessor has written data into the specified port latches.
ACK (A or B) Port A - PC6 Port B - PC2	Acknowledge input – This signal is asserted low by the external device to indicate it has accepted the latched output data from the specified port.
INTR (A or B) Port A - PC3 Port B - PC0	Interrupt request – This signal can be used to generate an interrupt to the microprocessor when the external device has received the data and INTE is set and ACK is negated.



- IF OBF IS ASSERTED LOW AND A READ OR WRITE TO THE PORT BY THE SBC-11/21 PROCESSOR OCCURS BEFORE AN ACK STROBE IS SENT BY THE EXTERNAL DEVICE, THE OBF LINE FOR THE ACCESSED PORT WILL NEGATE DURING THE ASSERTION OF THE READ OR WRITE TO THE PORT AND THEN BECOME REASSERTED.
- 2. OBF WILL ASSERT ON THE READ PORTION OF EVERY READ BEFORE INTENDED WRITE TO PORT B, AND THE OBF B WILL NEGATE AND REASSERT ON THE WRITE STROBE. IF INTE B IS SET AND INTR B IS ASSERTED, INTR B WILL NEGATE ON THE READ BEFORE THE INTENDED WRITE TO PORT B (SEE FIGURE 6–13.)
- 3. OBF WILL ASSERT ON THE WRITE PORTION OF EVERY READ BEFORE INTENDED WRITE TO PORT A. IF INTE<sub>A</sub> IS SET AND INTR<sub>A</sub> IS ASSERTED, INTR<sub>A</sub> WILL NEGATE ON THE WRITE PORTION OF THE READ BEFORE INTENDED WRITE TO PORT A.

Figure 6-11 Mode 1 Output Data Handshaking Sequence





Figure 6-12 Mode 1 Port A Strobed Output Timing



1. OBF WILL ASSERT ON THE READ PORTION OF EVERY READ BEFORE INTENDED WRITE TO PORT B AND THE OBF WILL NEGATE AND REASSERT ON THE WRITE STROBE. IF INTER IS SET AND INTER IS ASSERTED, INTER WILL NEGATE ON THE READ BEFORE THE INTENDED WRITE TO PORT B.

Figure 6-13 Mode 1 Port B Strobed Output Timing

Table 6-23 Mode 2 Bidirectional Handshaking Signals

Signal Name	Function
STB (PC4)	Strobe input – This signal is asserted low by the external device and strobes data into port A.
IBF (PC5)*	Input buffer full – This signal is asserted when the microprocessor has accepted STB strobe.
INTR (PC3)	Interrupt request – This signal can be used to generate an interrupt to the microprocessor when the external device is demanding service.
OBF (PC7)	Output buffer full – This output is asserted to indicate that the microprocessor has written data into the output port latches.
ACK (PC6)**	Acknowledge input – This signal is asserted low by the external device to indicate it has taken data from the output port latches. It controls the DIR pin of the port A buffer.

<sup>\*</sup> Because every write is preceded by a read, the contents of the input buffer should be saved if IBF<sub>Λ</sub> is asserted prior to writing port A mode 2 data.

<sup>\*\*</sup> When mode 2 is configured, PC6 (ACK) is jumpered to the port A direction control pin through a rising edge delay circuit. Hence, when PC6 is negated, the rising edge is delayed by 250 ns minimum. This means that the buffer will be driving data out of the connector 250 ns minimum after the user interface negates ACK.




Figure 6-14 Mode 2 Port A Bidirectional Timing

# CHAPTER 7 ADDRESSING MODES AND INSTRUCTION SET

### 7.1 INTRODUCTION

This chapter provides a detailed discussion of addressing modes and descriptions of individual instructions. The discussion of addressing modes is divided into six major topics.

- 1. Single operand addressing One part of the instruction word specifies the registers; the remaining part provides information for locating the operand.
- 2. Double operand addressing Part of the instruction word specifies the registers; the remaining parts provide information for locating two operands.
- 3. Direct addressing The operand is the content of the selected register.
- 4. Deferred (indirect) addressing The content of the selected register is the address of the operand.
- 5. Use of the program counter (PC) as a general-purpose register The PC is unique from other general-purpose registers. Whenever the processor retrieves an instruction, it automatically advances the PC by two. By combining this automatic advancement of the PC with four of the basic addressing modes, four special PC modes are produced immediate, absolute, relative, and relative deferred.
- 6. Use of the stack pointer (SP) as a general-purpose register The SP can be used for stack operations.

#### NOTE

Instruction mnemonics and address mode symbols are sufficient for writing assembly language programs. The programmer need not be concerned about conversion to binary digits; this is accomplished automatically by the assembler program.

#### 7.2 ADDRESSING MODES

Data stored in memory must be accessed and manipulated. Data handling is specified by an SBC-11/21 PLUS instruction (MOV, ADD, etc.) that usually specifies the following.

- 1. The function to be performed (operation code).
- 2. A general-purpose register to be used when locating the source and/or destination operand.
- 3. An addressing mode that specifies how the selected register(s) is/are to be used.

Most data handled by a computer is structured (in character strings, arrays, lists, etc.). SBC-11/21 PLUS addressing modes allow efficient and flexible handling of structured data.

The general-purpose registers may be used with an instruction in any of the following four ways.

- 1. As accumulators. The data to be manipulated resides within the register.
- 2. As pointers. The content of the register is the address of the operand, rather than the operand itself.
- 3. As pointers that automatically step through memory locations. Automatically stepping forward through consecutive locations is known as autoincrement addressing; automatically stepping backward is known as autodecrement addressing. These modes are particularly useful for processing tabular or array data.
- 4. As index registers. The contents of the register and the word following the instruction are summed to produce the address of the operand. This allows easy access to variable entries in a list.

The register arrangement is an important microprocessor feature that should be considered in conjunction with the addressing modes. There are six general-purpose registers (R0-R5), a hardware stack pointer (SP) register (R6), and a program counter (PC) register (R7).

Registers R0-R5 are not dedicated to any specific function; their use is determined by the instruction that is decoded.

- 1. They can be used for operand storage. For example, the contents of two registers can be added and stored in another register.
- 2. They can contain the address of an operand or serve as pointers to the address of an operand.
- 3. They can be used for the autoincrement or autodecrement features.
- 4. They can be used as index registers for convenient data and program access.

The SBC-11/21 PLUS also has instruction addressing mode combinations that facilitate temporary data storage structures. These combinations can be used for conveniently handling data that must be accessed frequently. This is known as stack manipulation. The register that keeps track of stack manipulation is the stack pointer (SP). Any register can be used as a stack pointer under program control; however, certain instructions associated with subroutine linkage and interrupt service automatically use register R6 as a hardware stack pointer, and therefore, R6 is frequently referred to as the SP.

- The stack pointer keeps track of the latest entry on the stack.
- The stack pointer moves down as items are added to the stack and moves up as items are removed. It always points to the top of the stack.
- The hardware stack is used during trap or interrupt handling to store information and allow the processor to return to the main program.

Register R7 is used by the processor as its program counter (PC) and should not be used as a stack pointer or accumulator. Whenever an instruction is fetched from memory, the program counter is automatically incremented by two to point to the next instruction word.

7.2.1 Single Operand Addressing

The instruction format for all single operand instructions (such as clear, increment, and test) is illustrated in Figure 7-1.




Figure 7-1 Single Operand Addressing

Bits 15-6 specify the operation code that defines the type of instruction to be executed. Bits 5-0 form a 6-bit field called the destination address field that consists of two subfields.

- 1. Bits 0-2 specify which of the eight general-purpose registers is to be referenced by the instruction word.
- 2. Bits 3-5 specify how the selected register will be used (address mode). Bit 3 is set to indicate deferred (indirect) addressing.

## 7.2.2 Double Operand Addressing

Operations that imply two operands (such as add, subtract, move, and compare) are handled by instructions that specify two addresses. The first operand is called the source operand; the second operand is called the destination operand. Bit assignments in the source and destination address fields may specify different modes and different registers. The instruction format for the double operand instruction is illustrated in Figure 7-2.




Figure 7-2 Double Operand Addressing

The source address field is used to select the source operand, the first operand. The destination is used similarly and locates the second operand and the result. For example, the instruction ADD A, B adds the contents (source operand) of location A to the contents (destination operand) of location B. After execution, B will contain the result of the addition; the contents of A will be unchanged.

Examples in this chapter use the sample SBC-11/21 PLUS instructions listed in Table 7-1. See Paragraph 7.3 for a complete list of the SBC-11/21 PLUS instructions.

Table 7-1 Sample SBC-11/21 PLUS Instructions

Mnemonic	Description	Octal Code
CLR	Clear (zero the specified destination)	0050DD
CLRB	Clear byte (zero the byte in the specified destination)	1050DD
INC	Increment (add one to the contents of the destination)	0052DD
INCB	Increment byte (add one to the contents of the destination byte)	1052DD
СОМ	Complement (replace the contents of the destination by its logical complement; each zero bit is set and each one bit is cleared)	0051DD
СОМВ	Complement byte (replace the contents of the destination byte by its logical complement; each zero bit is set and each one bit is cleared)	1051 <b>DD</b>
ADD	Add (add source operand to destination operand and store the result at destination address)	06SSDD

DD = destination field (6 bits)

SS = source field (6 bits)

() = contents of

## 7.2.3 Direct Addressing

Table 7-2 summarizes the four basic modes used with direct addressing. Figures 7-3, 7-4, 7-5, and 7-6, which follow the table, illustrate these four modes.

Table 7-2 Direct Addressing Modes

Mode	Name	Assembler Syntax	Function
0	Register	Rn	Register contains operand.
2	Autoincrement	(Rn)+	Register is used as a pointer to sequential data, then incremented.
4	Autodecrement	-(Rn)	Register is decremented and then used as a pointer.
6	Index	X(Rn)	Value X is added to (Rn) to produce address of operand.  Neither X nor (Rn) is modified.




Figure 7-3 Mode 0 Register




Figure 7-4 Mode 2 Autoincrement




Figure 7-5 Mode 4 Autodecrement




Figure 7-6 Mode 6 Index

7.2.3.1 Register Mode (Mode 0) – With register mode, any of the general-purpose registers may be used as simple accumulators, and the operand is contained in the selected register. Because they are hardware registers, within the processor, the general-purpose registers operate at high speeds and provide speed advantages when used for operating on frequently accessed variables. The assembler interprets and assembles instructions in the following form as register mode operations.

#### **OPR Rn**

Rn represents a general-purpose register name or number, and OPR represents a general instruction mnemonic. Assembler syntax requires that a general-purpose register be defined as follows.

R0 = %0 (The '%' sign indicates register definition.)

R1 = %1

R2 = %2, etc.

Registers are typically referred to by name as R0, R1, R2, R3, R4, R5, R6, and R7. However, R6 and R7 are also referred to as SP and PC, respectively.

**Register Mode Examples** (Figures 7-7, 7-8, and 7-9) (all numbers in octal)

Symbolic	Octal Code	Instruction Name	Operation
INC R3	005203	Increment	One is added to the contents of the general-purpose register R3.




Figure 7-7 INC R3

Symbolic	Octal Code	Instruction Name	Operation
ADD R2, R4	060204	Add	The contents of R2 are added to the contents of R4.




Figure 7-8 ADD R2,R4

Symbolic	Octal Code	Instruction Name	Operation
COMB R4	105104	Complement byte	Complement bits 0-7 (byte) of one in R4. (When general-purpose registers are used, byte instructions only operate on bits 0-7; i.e., byte 0 of the register.)




Figure 7-9 COMB R4

7.2.3.2 Autoincrement Mode (Mode 2) – Autoincrement mode allows automatic stepping of a pointer through sequential elements of a table of operands. It assumes that the content of the selected general-purpose register is the address of the operand. Contents of registers are stepped (by one for bytes, by two for words, and by two for R6 and R7) to address the next sequential location. The autoincrement mode is especially useful for array processing and stack processing; it accesses an element of a table and then steps the pointer to address the next operand in the table. Although most useful for table handling, this mode is general and may be used for a variety of purposes. The assembler interprets and assembles instructions in the following form as autoincrement mode operations.

#### OPR (Rn)+

Autoincrement Mode Examples (Figures 7-10, 7-11, and 7-12)

Symbolic	Octal Code	Instruction Name	Operation
CLR (R5)+	005025	Clear	The contents of R5 are used as the address of the operand. The selected operand is cleared, and the contents of R5 are then incremented by two.




Figure 7-10 CLR (R5)+

Symbolic	Octal Code	Instruction Name	Operation
CLRB (R5)+	105025	Clear byte	The contents of R5 are used as the address of the operand. The selected byte operand is cleared, and the contents of R5 are then incremented by one.




Figure 7-11 CLRB (R5)+

Symbolic	Octal Code	Instruction Name	Operation
ADD (R2)+,R4	062204	Add	The contents of R2 are used as the address of the operand that is added to the contents of R4. R2 is then incremented by two.




Figure 7-12 ADD (R2)+,R4

7.2.3.3 Autodecrement Mode (Mode 4) – Autodecrement mode is useful for processing data in a list in reverse direction. The contents of the selected general-purpose register are decremented (by two for word instructions, by one for byte instructions) and then used as the address of the operand. The choice of postincrement, predecrement features for the SBC-11/21 PLUS are not arbitrary; they are intended to facilitate hardware/software stack operations. The assembler interprets and assembles instructions in the following form as autodecrement mode operations.

# OPR -(Rn)

Autodecrement Mode Examples (Figures 7-13, 7-14, and 7-15)

Symbolic	Octal Code	Instruction Name	Operation
INC –(R0)	005240	Increment	The contents of R0 are decremented by two and used as the address of the oper-
			and. The operand is incremented by one.




Figure 7-13 INC -(R0)

Symbolic	Octal Code	Instruction Name	Operation
INCB –(R0)	105240	Increment byte	The contents of R0 are decremented by one and used as the address of the operand. The operand byte is increased by one.




Figure 7-14 INCB -(R0)

Symbolic	Octal Code	Instruction Name	Operation
ADD –(R3),R0	064300	Add	The contents of R3 are decremented by two and then used as a pointer to an operand (source) which is added to the contents of R0 (destination operand).




Figure 7-15 ADD -(R3),R0

7.2.3.4 Index Mode (Mode 6) – With index mode, the contents of the selected general-purpose register and an index word following the instruction word are summed to form the address of the operand. The contents of the selected register may be used as a base for calculating a series of addresses, thus allowing random access to elements of data structures. The selected register can then be modified by the program to access data in the table. Index addressing instructions are in the following form:

#### OPR X(Rn)

where X is the indexed word and is located in the memory location following the instruction word, and Rn is the selected general-purpose register.

Index Mode Examples (Figures 7-16, 7-17, and 7-18)

Symbolic	Octal Code	Instruction Name	Operation
CLR 200(R4)	005064 000200	Clear	The address of the operand is determined by adding 200 to the contents of R4. The operand location is cleared.




Figure 7-16 CLR 200(R4)

Symbolic	Octal Code	Instruction Name	Operation
COMB 200(R1)	105161 000200	Complement byte	The contents of a location that is determined by adding 200 to the contents of R1 are one's complemented (i.e., logically complemented).




Figure 7-17 COMB 200(R1)

Symbolic	Octal Code	Instruction Name	Operation
ADD 30(R2),20(R5)	066265 000030 000020	Add	The contents of a location that is determined by adding 30 to the contents of R2 are added to the contents of a location that is determined by adding 20 to the contents of R5. The result is stored at the destination address, i.e., 20(R5).




Figure 7-18 ADD 30(R2),20(R5)

#### 7.2.4 Deferred (Indirect) Addressing

The four basic modes may also be used with deferred addressing. In the register mode, the operand is the content of the selected register; in the register deferred mode, the content of the selected register is the address of the operand. In the three other deferred modes, the contents of the register select the address of the operand rather than the operand itself. Therefore, these modes are used when a table consists of addresses rather than operands. Assembler syntax for indicating deferred addressing is '@' (or '()' when this is not ambiguous). Table 7-3 summarizes the deferred versions of the basic modes. Figures 7-19, 7-20, 7-21, and 7-22, which follow the table, illustrate these deferred versions of the basic modes.

Table 7-3 Indirect Addressing Modes

Mode	Name	Assembler Syntax	Function
1	Register deferred	@Rn or (Rn)	Register contains the address of the operand.
3	Autoincrement deferred	@(Rn)+	Register is first used as a pointer to a word containing the address of the operand and then incremented (always by two, even for byte instructions).
5	Autodecrement deferred	@-(Rn)	Register is decremented (always by two, even for byte instructions) and then used as a pointer to a word containing the address of the operand.
7	Index deferred	@X(Rn)	Value X (stored in a word following the instruction) and (Rn) are added, and the sum is used as a pointer to a word containing the address of the operand. Neither X nor (Rn) is modified.



Figure 7-19 Mode 1 Register Deferred




Figure 7-20 Mode 3 Autoincrement Deferred




Figure 7-21 Mode 5 Autodecrement Deferred




Figure 7-22 Mode 7 Index Deferred

# Register Deferred Mode Example - Mode 1 (Figure 7-23)

Symbolic	Octal Code	Instruction Name	Operation
CLR @R5	005015	Clear	The contents of the location specified in R5 are cleared.




Figure 7-23 CLR @R5

# Autoincrement Deferred Mode Example - Mode 3 (Figure 7-24)

Symbolic	Octal Code	Instruction Name	Operation
INC @(R2)+	005232	Increment	The contents of R2 are used as the address of the address of the operand. The operand is increased by one; and the contents of R2 are incremented by two.




Figure 7-24 INC @(R2)+

# Autodecrement Deferred Mode Example - Mode 5 (Figure 7-25)

Symbolic	Octal Code	Instruction Name	Operation
COM @-(R0)	005150	Complement	The contents of R0 are decremented by two and then used as the address of the address of the operand. Operand is one's complemented (i.e., logically complemented).




Figure 7-25 COM @ -(R0)

Symbolic	Octal Code	Instruction Name	Operation
ADD @1000(R2),R1	067201 001000	Add	1000 and the contents of R2 are summed to produce the address of the source operand. The contents of the source operand are added to the contents of R1; the result is stored in R1.




Figure 7-26 ADD @1000(R2),R1

#### 7.2.5 Use of the PC as a General-Purpose Register

Although R7 is a general-purpose register, it doubles as the program counter for the microprocessor. Whenever the processor uses the program counter to acquire a word from memory, the program counter is automatically incremented by two to contain the address of the next word of the instruction being executed or the address of the next instruction to be executed. (When the program uses the PC to locate byte data, the PC is still incremented by two.)

The PC responds to all standard SBC-11/21 PLUS addressing modes. However, the PC provides advantages for handling position independent code and unstructured data with four of these modes. When utilizing the PC, these modes are termed immediate, absolute (or immediate deferred), relative, and relative deferred. Table 7-4 provides a summary of these modes.

Table 7-4 PC Register Addressing Modes

Mode	Name	Assembler Syntax	Function
2	Immediate	#n	Operand follows the instruction.
3	Absolute	@#A	Absolute address of operand follows the instruction.
6	Relative	<b>A</b>	Relative address (index value) follows the instruction.
7	Relative deferred	@A	Index value (stored in the word following the instruction) is the relative address for the address of the operand.

When a standard program is available to different users, the ability to load it into different areas of memory and run it there is useful. The SBC-11/21 PLUS can relocate a program efficiently using position independent code (PIC) that is written using the PC addressing modes. If an instruction and its operands are moved so that the relative distance between them is not altered, the same offset relative to the PC can be used in all positions in memory. Thus, PIC usually references locations relative to the current location.

The PC also facilitates the handling of unstructured data. This is particularly true of the immediate and relative modes.

**7.2.5.1** Immediate Mode – Using the immediate mode is equivalent to using the autoincrement mode with the PC. It provides time improvements for accessing constant operands by including the constant in the memory location immediately following the instruction word. The assembler interprets and assembles instructions in the following form as immediate mode operations.

OPR #n,DD

#### Immediate Mode Example (Figure 7-27)

Symbolic	Octal Code	Instruction Name	Operation
ADD #10,R0	062700 000010	Add	The value 10 is located in the second word of the instruction and is added to the contents of R0. Just before this instruction is fetched and executed, the PC points to the first word of the instruction. The processor fetches the first word and increments the PC by two. The
Bernstoff And Rose Hermanian Communication			source operand mode is 27 (autoincrement the PC). Thus, the PC is used as a pointer to fetch the operand (the second word of the instruction) before being incremented by two to point to the next instruction.




Figure 7-27 ADD #10,R0

7.2.5.2 Absolute Addressing – Using the absolute addressing mode is the equivalent of using the immediate deferred or autoincrement deferred modes with the PC. The contents of the location following the instruction are taken as the address of the operand. Immediate data is interpreted as an absolute address (i.e., an address that remains constant no matter where in memory the assembled instruction is executed). The assembler interprets and assembles instructions in the following form as absolute addressing mode operations.

#### OPR @#A

Absolute Mode Examples (Figures 7-28 and 7-29)

Symbolic	Octal Code	Instruction Name	Operation
CLR @#1100	005037 001100	Clear	The contents of location 1100 are cleared.




Figure 7-28 CLR @#1100

Symbolic	Octal Code	Instruction Name	Operation
ADD @#2000,R3	063703 002000	Add	The contents of location 2000 are added to R3.




Figure 7-29 ADD @#2000,R3

7.2.5.3 Relative Addressing – The relative addressing mode is assembled as index mode using R7. The base of the address calculation, which is stored in the second or third word of the instruction, is not the address of the operand, but the number that, when added to the PC, becomes the address of the operand. This mode is useful for writing position independent code because the location referenced is always fixed relative to the PC. When instructions are to be relocated, the operand is moved by the same amount. The assembler interprets and assembles instructions in the following forms as relative addressing mode operations.

#### OPR A or OPR X(PC)

where X is the location of A relative to the instruction.

Relative Addressing Example (Figure 7-30)

Symbolic	Octal Code	Instruction Name	Operation
INC A	005267 000054	Increment	To increment location A, contents of memory location immediately following instruction word are added to (PC) to produce address A. Contents of A are increased by one.




Figure 7-30 INC A

7.2.5.4 Relative Deferred Addressing – The relative deferred addressing mode is similar to the relative mode. However, the second word of the instruction, when added to the PC, contains the address of the address of the operand rather than the address of the operand. The assembler interprets and assembles instructions in the following forms as relative deferred addressing mode operations.

## OPR @A or OPR @X(PC)

where X is the location containing the address of A relative to the instruction.

## Relative Deferred Mode Example (Figure 7-31)

Symbolic	Octal Code	Instruction Name	Operation
CLR @A	005077 000020	Clear	The second word of instruction is added to updated PC to produce address of address of operand. The operand is cleared.




Figure 7-31 CLR @A

### 7.2.6 Use of the Stack Pointer as a General-Purpose Register

The processor stack pointer (SP, register R6) is the general-purpose register most often used for stack operations related to program nesting. Autodecrement with register R6 pushes data onto the stack, and autoincrement with register R6 pops data off the stack. Since the SP is used by the processor for interrupt handling, it has a special attribute: autoincrements and autodecrements are always done in steps of two. Byte operations using the SP in this way leave odd addresses unmodified.

#### 7.3 INSTRUCTION SET

Specifications for each instruction in the SBC-11/21 PLUS instruction set follow and include each instruction's mnemonic, octal code, binary code, a diagram showing the format of the instruction, a symbolic notation describing its execution and effect on the condition codes, a description, special comments, and examples.

MNEMONIC: A mnemonic is indicated before each description. When the word instruction has a byte equivalent, the byte mnemonic is also shown.

INSTRUCTION FORMAT: A diagram accompanying each instruction shows the octal op code, binary op code, and bit assignments. In byte instructions, the most significant bit (bit 15) is always a one.

SYMBOLS: The following symbols are used in the instruction specifications.

() = contents of

SS or src = source address

DD or dst = destination address

loc = location

← = becomes

↑ = "is popped from stack"


1 = "is pushed onto stack"

### 7.3.1 Instruction Formats

The following formats include all instructions used in the SBC-11/21 PLUS. Refer to individual instructions for more detailed information.


1. Single operand group:

CLR, CLRB, COM, COMB, INC, INCB, DEC, DECB, NEG, NEGB, ADC, ADCB, SBC, SBCB, TST, TSTB, ROR, RORB, ROL, ROLB, ASR, ASRB, ASL, ASLB, JMP, SWAB, MFPS, MTPS, SXT, XOR




2. Double operand group:

BIT, BITB, BIC, BICB, BIS, BISB, ADD, SUB, MOV, MOVB, CMP, CMPB




# 3. Program control group:

a. Branch (all branch instructions)



b. Jump to subroutine (JSR)




MR-5194

c. Subroutine return (RTS)




MR-5195

d. Traps (breakpoint, IOT, EMT, TRAP, BPT)




e. Subtract 1 and branch if = 0 (SOB)




MR-5197

### 4. Operate group:

#### HALT, WAIT, RTI, RESET, RTT, NOP, MFPT



# 5. Condition code operators: (all condition code instructions)



Byte Instructions – The SBC-11/21 PLUS includes a full complement of instructions that manipulate byte operands. Because all microprocessor addressing is byte-oriented, byte manipulation addressing is straightforward. Byte instructions with autoincrement or autodecrement direct addressing cause the specified register to be modified by one to point to the next byte of data. Byte operations in register mode access the low-order byte of the specified register. These provisions enable the SBC-11/21 PLUS to perform as either a word or byte microprocessor. The numbering scheme for word and byte addresses in memory is illustrated in Figure 7-32.




Figure 7-32 Byte Instructions

The most significant bit (bit 15) of the instruction word is set to indicate a byte instruction.

# **Byte Instruction Example**

Symbolic	Octal Code	Instruction Name
CLR CLRB	0050DD 1050DD	Clear word Clear byte
CLKB	103000	Clear byte

# 7.3.2 List of Instructions

The SBC-11/21 PLUS instruction set is shown in Table 7-5.

Table 7-5 SBC-11/21 PLUS Instruction Set

Mnemonic	Instruction	Op Code
SINGLE OPERAND		
General		
CLR(B)	Clear dst	■050DD
COM(B)	Complement dst	■051DD
INC(B)	Increment dst	■052DD
DEC(B)	Decrement dst	■053DD
NEG(B)	Negate dst	■054DD
TST(B)	Test dst	■057DD
Shift & Rotate		
ASR(B)	Arithmetic shift right	■062DD
ASL(B)	Arithmetic shift left	■063DD
ROR(B)	Rotate right	■060DD
ROL(B)	Rotate left	■061DD
SWAB	Swap bytes	0003DD
Multiple Precision		
ADC(B)	Add carry	■055DD
SBC(B)	Subtract carry	■056DD
SXT	Sign extend	0067DD
PS Word Operators		
MFPS	Move byte from PS	1067DD
MTPS	Move byte to PS	1064SS
DOUBLE OPERAND		
General		
MOV(B)	Move source to destination	■ISSDD
CMP(B)	Compare src to dst	■2SSDD
ADD	Add src to dst	06SSDD
SUB	Subtract src from dst	16SSDD

Table 7-5 SBC-11/21 PLUS Instruction Set (Cont)

Mnemonic	Instruction	Op Code
Logical		
BIT(B)	Bit test	■3SSDD
BIC(B)	Bit clear	■4SSDD
BIS(B)	Bit set	■5SSDD
XOR	Exclusive OR	074RDD
PROGRAM CONT	ROL	
Branch		
BR	Branch (unconditional)	000400
BNE	Branch if not equal (to zero)	001000
BEQ	Branch if equal (to zero)	001400
BPL	Branch if plus	100000
BMI	Branch if minus	100400
BVC	Branch if overflow is clear	102000
BVS	Branch if overflow is set	102400
BCC	Branch if carry is clear	103000
BCS	Branch if carry is set	103400
Signed Conditional	Branch	
BGE	Branch if greater than or equal (to zero)	002000
BLT	Branch if less than (zero)	002400
BGT	Branch if greater than (zero)	003000
BLE	Branch if less than or equal (to zero)	003400
Jnsigned Condition		
BHI	Branch if higher	101000
BLOS	Branch if lower or same	101400
BHIS	Branch if higher or same	103000
BLO	Branch if lower	103400
ump & Subroutine		
JMP	Jump	0001DD
JSR	Jump to subroutine	004RDD
RTS	Return from subroutine	00020R
SOB	Subtract one and branch (if $\neq 0$ )	077R00
Trap & Interrupt		
EMT	Emulator trap	104000-104377
TRAP	Trap	104400-104777
BPT	Breakpoint trap	000003
IOT	Input/output trap	000004
RTI	Return from interrupt	000002
RTT	Return from interrupt	000006

Table 7-5 SBC-11/21 PLUS Instruction Set (Cont)

Mnemonic	Instruction	Op Code
MISCELLANEOU	JS	
HALT	Halt	000000
WAIT	Wait for interrupt	000001
RESET	Reset external bus	000005
MFPT	Move processor type	000007
RESERVED INST	TRUCTIONS	
		00021R
		00022R
CONDITION COI	DE OPERATORS	
CLC	Clear C	000241
CLV	Clear V	000242
CLZ	Clear Z	000244
CLN	Clear N	000250
CCC	Clear all CC bits	000257
SEC	Set C	000261
SEV	Set V	000262
SEZ		000264
SEZ	Set Z	000204
SEN	Set Z Set N	000204

#### 7.3.3 Single Operand Instructions

#### **NOTE**

In most SBC-11/21 PLUS instructions, a write operation to a memory location or register is always preceded by a read operation from the same location except when writing PC and processor status (PS) to the stack in the following two cases.

- 1. The execution of the microcode preceding an interrupt or trap service routine.
- 2. Interrupt and trap instructions:


HLT TRAP BPT IOT

#### 7.3.3.1 General -

CLR **CLRB** 

Clear Destination

■050DD



Operation:

 $(dst) \leftarrow 0$ 

Condition Codes:

N: cleared

**Z**: set

V: cleared C: cleared

Description:

Word:

Contents of specified destination are replaced with zeros.

Byte: Same

Example:

CLR R1

**Before** (R1) = 177777

After (R1) = 000000

NZVC

NZVC


1 1 1 1

0 1 0 0

COM **COMB** 

Complement Destination

■051DD



Operation:

 $(dst) \leftarrow \sim (dst)$ 

Condition Codes:

N: set if most significant bit of result is set; cleared otherwise

Z: set if result = 0; cleared otherwise

V: cleared

C: set

Description:

Word:

The contents of the destination address are replaced by their logical

complement (each bit equal to zero is set, and each bit equal to one

is cleared).

Byte:

Same

Example:

COM R0

Before 
$$(R0) = 013333$$


After (R0) = 164444

N Z V C 1 0 0 1

INC INCB

Increment Destination

■052DD



Operation:

$$(dst) \leftarrow (dst) + 1$$

Condition Codes:

N: set if result < 0; cleared otherwise

Z: set if result = 0; cleared otherwise

V: set if (dst) held 077777; cleared otherwise

C: not affected

Description:

Word:

One is added to contents of destination.

Byte:

Same

Example:

INC R2

Before (R2) = 000333

After (R2) = 000334

N Z V C 0 0 0 0


N Z V C 0 0 0 0

# DEC DECB

#### Decrement Destination

■053DD

MR-5205



Operation:

 $(dst) \leftarrow (dst) - 1$ 

Condition Codes:

N: set if result < 0, cleared otherwise Z: set is result = 0; cleared otherwise

V: set if (dst) was 100000; cleared otherwise

C: not affected

Description:

Word: One is subtracted from the contents of the destination.

Byte: Same

Example:

DEC R5

 Before
 After

 (R5) = 000001 (R5) = 000000 


 N Z V C
 N Z V C

 1 0 0 0
 0 1 0 0

NEG NEGB

Negate Destination

■054DD



Operation:

 $(dst) \leftarrow - (dst)$ 

Condition Codes:

N: set if the result < 0; cleared otherwise</li>
Z: set if the result = 0; cleared otherwise
V: set if the result is 100000; cleared otherwise
C: cleared if the result is 0; set otherwise

Description:

Word: The contents of the destination address are replaced by its two's

complement. 100000 is replaced by itself (in two's complement notation, the most negative number has no positive counterpart).

Same

Byte:

Example:


NEG RO

Before After (R0) = 000010 (R0) = 177770 N Z V C N Z V C 1 0 0 1

# TST TSTB

Test Destination

■057DD



Operation:

$$(dst) \leftarrow (dst)$$

Condition Codes:

N: set if the result < 0; cleared otherwise Z: set if result = 0; cleared otherwise

V: cleared C: cleared

Description:

Word: The condition codes N and Z are set according to the contents of

the destination address, and the contents of the destination remain

unmodified.

Byte: Same

Example:

TST RI

7.3.3.2 Shifts and Rotates - Scaling data by factors of two is accomplished with two shift instructions:


- 1. ASR Arithmetic shift right
- 2. ASL Arithmetic shift left

The sign bit (bit 15) of the operand is reproduced in shifts to the right. The low-order bit is filled with zero in shifts to the left. Bits shifted out of the C-bit, as shown in the following examples, are lost.

The rotate instructions operate on the destination word and the C-bit as though they formed a 17-bit circular buffer. These instructions facilitate sequential bit testing and detailed bit manipulation.

### Arithmetic Shift Right

■062DD



Operation:

(dst) ← (dst) shifted one place to the right

Condition Codes:

N: set if the high-order bit of the result is set (result < 0); cleared otherwise

Z: set if the result = 0; cleared otherwise

V: loaded from the exclusive OR of the N-bit and C-bit (as set by the

completion of the shift operation)

C: loaded from the low-order bit of the destination

Description:

Word: All bits of the destination are shifted right one place. Bit 15 is


reproduced. The C-bit is loaded from bit 0 of the destination. ASR


performs signed division of the destination by two.

Byte: Same

Example:

WORD:






MR-7236

## ASL ASLB

#### Arithmetic Shift Left

**2063DD** 



Operation:

(dst) ← (dst) shifted one place to the left

Condition Codes:

N: set if the high-order bit of the result is set (result < 0); cleared otherwise

Z: set if the result = 0; cleared otherwise

V: loaded with the exclusive OR of the N-bit and C-bit (as set by the completion of the shift operation)

C: loaded with the high-order bit of the destination

Description:


Word: All bits of the destination are shifted left one place. Bit 0 is loaded

with a zero. The C-bit of the status word is loaded from the most significant bit of the destination. ASL performs signed multiplica-

tion of the destination by two with overflow indication.


Byte: Same

# Example:



# Rotate Right

■060DD



Operation:

(dst) ← (dst) rotate right one place

Condition Codes:

N: set if the high-order bit of the result is set (result < 0); cleared otherwise

Z: set if all bits of result = 0; cleared otherwise

V: loaded with the exclusive OR of the N-bit and C-bit (as set by the

completion of the rotate operation)

C: loaded with the low-order bit of the destination

Description:


Word: All bits of the destination are rotated right one place. Bit 0 is loaded

into the C-bit, and the previous contents of the C-bit are loaded into

bit 15 of the destination.

Byte: Same


### Example:



## ROL ROLB

Rotate Left

■061DD



Operation:

 $(dst) \leftarrow (dst)$  rotate left one place

**Condition Codes:** 

N: set if the high-order bit of the result word is set (result < 0); cleared otherwise

Z: set if all bits of the result word = 0; cleared otherwise

V: loaded with the exclusive OR of the N-bit and C-bit (as set by the completion of the rotate operation)

C: loaded with the high-order bit of the destination

Description:


Word: All bits of the destination are rotated left one place. Bit 15 is loaded


into the C-bit of the status word, and the previous contents of the


C-bit are loaded into bit 0 of the destination.

Byte: Same

Example:








MR-5215

**SWAB** 



Operation:

Byte 1/Byte 0  $\leftarrow$  Byte 0/Byte 1

Condition Codes:

N: set if the high-order bit of the low-order byte (bit 7) of the result is set;

cleared otherwise

Z: set if low-order byte of result = 0; cleared otherwise

V: cleared C: cleared

Description:

High-order byte and low-order byte of the destination word are exchanged

(destination must be a word address).

Example:

SWAB R1

7.3.3.3 Multiple Precision – It is sometimes necessary to do arithmetic on operands considered as multiple words or bytes. The SBC-11/21 PLUS makes special provisions for such operations with the instructions ADC (add carry) and SBC (subtract carry) and their byte equivalents. For example, two 16-bit words may be combined into a 32-bit double precision word and added or subtracted as shown in Figure 7-33.




Figure 7-33 Multiple Precision

MR-5217

# Multiple Precision Example

The addition of -1 and -1 could be performed as follows:

-1 = 37777777777

(R1) = 177777 (R2) = 177777 (R3) = 177777 (R4) = 177777


ADD R1,R2 ADC R3 ADD R4,R3

- 1. After (R1) and (R2) are added, 1 is loaded into the C-bit
- 2. ADC instruction adds C-bit to (R3); (R3) = 0
- 3. (R3) and (R4) are added
- 4. Result is 3777777776 or −2

ADC **ADCB** 

Add Carry

■055DD



Operation:

 $(dst) \leftarrow (dst) + (C-bit)$ 

Condition Codes:

N: set if result < 0; cleared otherwise Z: set if result = 0; cleared otherwise

V: set if (dst) was 077777 and (C) was 1; cleared otherwise set if (dst) was 177777 and (C) was 1; cleared otherwise

Description:

Word: The contents of the C-bit are added into the destination. This

permits the carry from the addition of the low-order words to be

carried into the high-order result.

Byte: Same

Example:

Double precision addition is done with the following instruction sequence:

ADD A0,B0 ADC B1


add low-order parts

add carry into high order add high-order parts

ADD A1,B1

# Subtract Carry

■056DD



Operation:

$$(dst) \leftarrow (dst) - (C)$$

Condition Codes:

N: set if result < 0; cleared otherwise Z: set if result = 0; cleared otherwise

V: set if (dst) was 100000; cleared otherwise

C: set if (dst) was 0 and C was 1; cleared otherwise

Description:

Word: The contents of the C-bit are subtracted from the destination. This

permits the carry from the subtraction of two low-order words to be

subtracted from the high-order part of the result.

Byte: Same

Example:


Double precision subtraction is done with the following instruction sequence:

SUB A0,B0 SBC B1 SUB A1,B1

**SXT** 

Sign Extend





Operation:

 $(dst) \leftarrow 0$  if N-bit is clear  $(dst) \leftarrow 1$  if N-bit is set

Condition Codes:

N: unaffected

Z: set if N-bit is clear

V: cleared C: unaffected

Description:

If the condition code bit N is set, a-1 is placed in the destination operand; if the N-bit is clear, then a zero is placed in the destination operand. This instruction is particularly useful in multiple precision arithmetic because it permits the sign to be extended through multiple words.

Example:

#### SXT A


After (A) = 177777	
N Z V C	

# 7.3.3.4 PS Word Operators -

#### **MFPS**

Move Byte from Processor Status (PS)

1067DD



Operation:

 $(dst) \leftarrow PS$ 

dst lower 8 bits

**Condition Codes:** 

N: set if PS bit 7 = 1; cleared otherwise

Z: set if PS < 0.7 > 0; cleared otherwise

V: cleared C: not affected

Description:

The 8-bit contents of the PS are moved to the effective destination. If the destination is mode 0, PS bit 7 is sign extended through the upper byte of the

register. The destination operand address is treated as a byte address.

Example:


MFPS R0

Before R0 [0] PS [000014] After R0 [000014] PS [000000]

#### **MTPS**

Move Byte to Processor Status

1064SS



Operation:

 $PS \leftarrow (src)$ 

Condition Codes:

Set according to effective source operand bits 0-3

Description:

The 8 bits of the effective operand replace the current contents of the PS. The source operand address is treated as a byte address. The T-bit (PS bit 4) cannot be set with this instruction. The source operand remains unchanged. This instruction can be used to change the priority bits (PS bits 7-5) in the

PS.

## 7.3.4 Double Operand Instructions


Double operand instructions save instructions and time because they eliminate the need for load and save sequences such as those used in accumulator-oriented machines.

#### 7.3.4.1 General -

MOV MOVB

Move Source to Destination

■1SSDD



Operation:

 $(dst) \leftarrow (src)$ 

Condition Codes:

N: set if (src) < 0; cleared otherwise Z: set if (src) = 0; cleared otherwise

V: cleared

C: not affected

Description:

Word: The source operand is moved to the destination location. The previ-

ous contents of the destination are lost. The contents of the source

address are not affected.

Byte: Same as MOV. The MOVB to a register (unique among byte

instructions) extends the most significant bit of the low-order byte (sign extension). Otherwise, MOVB operates on bytes exactly as

MOV operates on words.

Example:

MOV XXX,R1

loads register 1 with the contents of memory location; XXX represents a programmer-defined mnemonic used to represent a

memory location

MOV #20,R0

loads the number 20 into register

0; '#' indicates that the value 20

is the operand

MOV @#20,-(R6)

pushes the operand contained in

location 20 onto the stack

MOV (R6)+,@#177566

pops the operand off a stack and

moves it into memory location 177566 (terminal print buffer)

MOV R1,R3

performs an inter-register

transfer

MOVB @#177562,@#177566

moves a character from terminal


keyboard buffer to terminal

printer buffer

## CMP CMPB

## Compare Source to Destination

**2SSDD** 



Operation:

(src) - (dst)

Condition Codes:

N: set if result < 0; cleared otherwise Z: set if result = 0; cleared otherwise

V: set if there was arithmetic overflow; that is, operands were of opposite signs and the sign of the destination was the same as the sign of the result; cleared otherwise

C: cleared if there was a carry from the most significant bit of the result; set otherwise

Description:

Word: The source and destination operands are compared, and the condition codes are set. The condition codes may then be used for arithmetic and logical conditional branches. Both operands are unaffected. The only action is to set the condition codes. The compare is customarily followed by a conditional branch instruction. Unlike the subtract instruction, the order of operation is (src) – (dst), not (dst) – (src).


Byte:

Same

#### **ADD**

#### Add Source to Destination

06SSDD



MR-5225

Operation:

 $(dst) \leftarrow (src) + (dst)$ 

Condition Codes:

N: set if result < 0; cleared otherwise

Z: set if result = 0; cleared otherwise

V: set if there was arithmetic overflow as a result of the operation; that is, both operands were of the same sign and the result was of the opposite sign; cleared otherwise

C: set if there was a carry from the most significant bit of the result; cleared otherwise

Description:

Word: The source operand is added to the destination operand and the

result is stored at the destination address. The original contents of the destination are lost. The contents of the source are not affected.

Two's complement addition is performed.

Byte:

There is no equivalent byte mode.

Example:

ADD 20,R0 ADD R1,XXX

ADD R1,R2 ADD @#17750,XXX add to register add to memory


add register to register add memory to memory

XXX is a programmer-defined mnemonic for a memory location.

**SUB** 

#### Subtract Source from Destination





Operation:

$$(dst) \leftarrow (dst) - (src)$$

Condition Codes:

N: set if result < 0; cleared otherwise

Z: set if result = 0; cleared otherwise

V: set if there was arithmetic overflow as a result of the operation, that is if operands were of opposite signs and the sign of the source was the same as the sign of the result; cleared otherwise

C: cleared if there was a carry from the most significant bit of the result; set otherwise

Description:

Word: The source operand is subtracted from the destination operand, and

the result is left at the destination address. The original contents of the destination are lost. The contents of the source are not affected. In double-precision arithmetic, the C-bit, when set, indicates a

borrow.

Byte: There is no equivalent byte mode.

Example:

#### SUB R1,R2


Before (R1) = 011111 (R2) = 012345	After $(R1) = 0111111$ $(R2) = 001234$
N Z V C	N Z V C
1 1 1 1	0 0 0 0

7.3.4.2 Logical - Logical group instructions have the same format as the double operand arithmetic group. They permit operations on data at the bit level.

BIT BITB

Bit Test

■3SSDD



Operation:

 $(src) \wedge (dst)$ 

Condition Codes:

N: set if high-order bit of result is set; cleared otherwise

Z: set if result = 0; cleared otherwise

V: cleared

C: not affected

Description:

Word:

Logical "and" comparison of the source and destination operands is performed, and condition codes are modified accordingly. Neither the source nor destination is affected. The BIT instruction may be used either to test whether any of the corresponding bits that are set in the destination are also set in the source or whether all corre-

sponding bits set in the destination are clear in the source.

Byte: Same

Example:

BIT #30,R3

test bits three and four of R3 to see if both are off

 $R3 = 0\ 000\ 000\ 000\ 011\ 000$ 

 Before
 After


 N Z V C
 N Z V C

 1 1 1 1
 0 0 0 1

BIC BICB

Bit Clear

■4SSDD



MR-5228

Operation:

 $(dst) \leftarrow (dst) \sim (src)$ 

Condition Codes:

N: set if high-order bit of result is set; cleared otherwise

Z: set if result = 0; cleared otherwise

V: cleared C: not affected

Description:

Word:

Each bit in the destination that corresponds to a set bit in the source

is cleared. The original contents of the destination are lost. The

contents of the source are not affected.

Byte: Same

Example:

BIC R3,R4

Before	After
(R3) = 001234	(R3) = 001234
(R4) = 001111	(R4) = 000101
NZVC	NZVC
1 1 1 1	0 0 0 1

Before:

 $(R3) = 0\ 000\ 001\ 010\ 011\ 100$ 

 $(R4) = 0\ 000\ 001\ 001\ 001\ 001$ 


After:

 $(R4) = 0\ 000\ 000\ 001\ 000\ 001$ 

BIS BISB

Bit Set

■5SSDD



Operation:

 $(dst) \leftarrow (dst) \lor (src)$ 

MR-5229

Condition Codes:

N: set if high-order bit of result is set, cleared otherwise

Z: set if result = 0; cleared otherwise

V: cleared C: not affected

Description:

Word:

Inclusive OR operation is performed between the source and desti-

nation operands, and the result is left at the destination address (i.e., corresponding bits set in the source are set in the destination). The

contents of the destination are lost.

Byte: Same

Example:

BIS RO,R1

Before	After	
(R0) = 001234	(R0) = 001234	
(R1) = 001111	(R1) = 001335	
NZVC	NZVC	
0 0 0 0	0 0 0 0	

Before:

 $(R0) = 0\ 000\ 001\ 010\ 011\ 100$ 


 $(R1) = 0\ 000\ 001\ 001\ 001$ 

After:

 $(R1) = 0\ 000\ 001\ 011\ 011\ 101$ 

#### **Exclusive OR**

074RDD



Operation:

 $(dst) \leftarrow (dst) \ \forall \ (Reg)$ 

Condition Codes:

N: set if the result < 0; cleared otherwise Z: set if result = 0; cleared otherwise

V: cleared C: unaffected

Description:

The exclusive OR of the register and destination operand is stored in the destination address. Contents of register are unaffected. Assembler format is:

XOR R,D.

Example:

XOR R0,R2

Before:

 $(R0) = 0\ 000\ 001\ 010\ 011\ 100$ 

 $(R2) = 0\ 000\ 001\ 001\ 001\ 001$ 

After:

 $(R2) = 0\ 000\ 000\ 011\ 010\ 101$ 

#### 7.3.5 Program Control Instructions

- 7.3.5.1 Branches Program control instructions cause a branch to a location defined by the sum of the offset (multiplied by two) and the current contents of the program counter if:
  - 1. The branch instruction is unconditional.
  - 2. The branch instruction is conditional, and the conditions are met after testing the condition codes (NZVC).

The offset is the number of words from the current contents of the PC forward or backward. The current contents of the PC point to the word following the branch instruction.

Although the offset expresses a byte address, the PC is expressed in words. Before it is added to the PC, the offset is automatically multiplied by two and sign extended to express words. Bit 7 is the sign of the offset. If it is set, the offset is negative and the branch is done in the backward direction. Similarly, if bit 7 is not set, the offset is positive and the branch is done in the forward direction.

The 8-bit offset allows branching in the backward direction by 200<sub>8</sub> words (400 bytes) from the current PC, and in the forward direction by 177<sub>8</sub> words (376 bytes) from the current PC.

The microprocessor assembler handles address arithmetic for the user and computes and assembles the proper offset field for branch instructions in the following form.


#### Bxx loc

where Bxx is the branch instruction and loc is the address to which the branch is to be made. The assembler gives an error indication in the instruction if the permissible branch range is exceeded. Branch instructions have no effect on condition codes. Conditional branch instructions, where the branch condition is not met, are treated as NO OPs.

BR

Branch (Unconditional)

000400 Plus Offset



MR-5231

Operation:

$$PC \leftarrow PC + (2 \times offset)$$

Condition Codes:

Unaffected

Description:

A way of transferring program control within a range of  $-128_{10}$  to  $+127_{10}$ 

words with a one-word instruction is provided.

New PC address = updated PC +  $(2 \times offset)$ 

Updated PC = address of branch instruction +2

Example:


With the branch instruction at location 500, the following offsets apply.

New PC Address	Offset Code	Offset (decimal)
474	375	-3
476	376	-2
500	377	-1
502	000	0
504	001	+1
506	002	+2

## **BNE**

## Branch If Not Equal (to Zero)

001000 Plus Offset



Operation:

$$PC \leftarrow PC + (2 \times offset)$$
 if  $Z = 0$ 

Condition Codes:

Unaffected

Description:

The state of the Z-bit is tested, and a branch is caused if the Z-bit is clear. BNE is the complementary operation to BEQ. BNE is used to test inequality following a CMP, to test that some bits set in the destination were also in the source following a BIT operation, and generally, to test that the result of the previous operation was not zero.

Example:

CMP A,B

compare A and B

**BNE C** 

branch if they are not equal

will branch to C if  $A \neq B$ 

and the sequence

ADD A,B

add A to B

BNE C


branch if the result is not equal to 0

will branch to C if A + B = 0

#### BEO

#### Branch If Equal (to Zero)

001400 Plus Offset



Operation:

 $PC \leftarrow PC + (2 \times offset)$  if Z = 1

Condition Codes:

Unaffected

Description:

The state of the Z-bit is tested and a branch is caused if Z is set. BEQ is used to test equality following a CMP operation, to test that no bits set in the destination were also set in the source following a BIT operation, and generally, to test that the result of the previous operation was zero.

Example:

CMP A,B

BEQ C

compare A and B

branch if they are equal

will branch to C if A = B

(A - B = 0)

and the sequence

ADD A,B

add A to B

BEQ C


branch if the result = 0

will branch to C if A + B = 0

**BPL** 

Branch If Plus

100000 Plus Offset



Operation:

 $PC \leftarrow PC + (2 \times offset)$  if N = 0

Condition Codes:

Unaffected

Description:


The state of the N-bit is tested, and a branch is caused if N is clear (positive

result). BPL is the complementary operation of BMI.

**BMI** 

Branch If Minus

100400 Plus Offset



Operation:

 $PC \leftarrow PC + (2 \times offset)$  if N = 1

Condition Codes:

Unaffected


Description:

The state of the N-bit is tested, and a branch is caused if N is set. BMI is used to test the sign (most significant bit) of the result of the previous operation, branching if negative. BMI is the complementary function of BPL.

#### **BVC**

#### Branch If Overflow Is Clear

102000 Plus Offset



Operation:

$$PC \leftarrow PC + (2 \times offset)$$
 if  $V = 0$ 

Condition Codes:

Unaffected

Description:


The state of the V-bit is tested, and a branch is caused if the V-bit is clear.

BVC is the complementary operation to BVS.

#### **BVS**

#### Branch If Overflow Is Set

102400 Plus Offset



Operation:

$$PC \leftarrow PC + (2 \times offset) \text{ if } V = 1$$

**Condition Codes:** 

Unaffected


Description:

The state of the V-bit (overflow) is tested, and a branch is caused if the V-bit is set. BVS is used to detect arithmetic overflow in the previous operation.

## **BCC**

## Branch If Carry Is Clear

103000 Plus Offset



MR-5238

Operation:

$$PC \leftarrow PC + (2 \times offset)$$
 if  $C = 0$ 

**Condition Codes:** 

Unaffected


Description:

The state of the C-bit is tested, and a branch is caused if C is clear. BCC is

the complementary operation to BCS.

Branch If Carry Is Set

103400 Plus Offset



Operation:

$$PC \leftarrow PC + (2 \times offset)$$
 if  $C = 1$ 

Condition Codes:

Unaffected

Description:

The state of the C-bit is tested, and a branch is caused if C is set. BCS is used


to test for a carry in the result of a previous operation.

7.3.5.2 Signed Conditional Branches – Particular combinations of the condition code bits are tested with the signed conditional branches. These instructions are used to test the results of instructions in which the operands were considered as signed (two's complement) values.

The sense of signed comparisons differs from unsigned comparisons. In signed 16-bit (two's complement) arithmetic, the sequence of values is as follows.

largest	077777 077776
positive	•
zero	000001 000000 177777 177776
negative	•
smallest	100001 100000


In unsigned 16-bit arithmetic, the sequence is as follows.



#### **BGE**

### Branch If Greater Than or Equal (to Zero)

002000 Plus Offset



Operation:

 $PC \leftarrow PC + (2 \times offset) \text{ if } N \forall V = 0$ 

Condition Codes:

Unaffected


Description:

A branch is caused if N and V are either both clear or both set. BGE is the complementary operation to BLT. Thus, BGE will always cause a branch when it follows an operation that caused addition of two positive numbers. BGE will also cause a branch on a zero result.

#### **BLT**

Branch If Less Than (Zero)

002400 Plus Offset



Operation:

 $PC \leftarrow PC + (2 \times offset)$  if  $N \forall V = 1$ 

**Condition Codes:** 


Unaffected

Description:

A branch is caused if the exclusive OR of the N- and V-bits is one. Thus, BLT will always branch following an operation that added two negative numbers, even if overflow occurred. In particular, BLT will always cause a branch if it follows a CMP instruction operating on a negative source and a positive destination (even if overflow occurred). Further, BLT will never cause a branch when it follows a CMP instruction operating on a positive source and negative destination. BLT will not cause a branch if the result of the previous operation was zero (without overflow).

## Branch If Greater Than (Zero)

003000 Plus Offset



Operation:

$$PC \leftarrow PC + (2 \times offset) \text{ if } Z \vee (N \forall V) = 0$$

Condition Codes:

Unaffected

Description:

Operation of BGT is similar to BGE, however, BGT will not cause a branch


on a zero result.

**BLE** 

Branch If Less Than or Equal (to Zero)

003400 Plus Offset

MR-5243



Operation:

$$PC \leftarrow PC + (2 \times offset) \text{ if } Z \vee (N \forall V) = 1$$

Condition Codes:

Unaffected

Description:

Operation is similar to BLT, however, BLE also will cause a branch if the


result of the previous operation was zero.

7.3.5.3 Unsigned Conditional Branches – The unsigned conditional branches provide a means to test the results of comparison operations in which the operands are considered unsigned values.

BHI

Branch If Higher

101000 Plus Offset



Operation:

$$PC \leftarrow PC + (2 \times offset)$$
 if  $C = 0$  and  $Z = 0$ 

Condition Codes:

Unaffected

Description:


A branch occurs if the previous operation did not cause a carry or a zero result. This will happen in comparison (CMP) operations as long as the source

has a higher unsigned value than the destination.

#### **BLOS**

#### Branch If Lower or Same

101400 Plus Offset



Operation:

$$PC \leftarrow PC + (2 \times offset)$$
 if  $C \vee Z = 1$ 

Condition Codes:

Unaffected


Description:

A branch occurs if the previous operation caused either a carry or a zero result. BLOS is the complementary operation to BHI. The branch will occur in comparison operations as long as the source is equal to, or has a lower unsigned value than the destination.

#### **BHIS**

## Branch If Higher or Same

103000 Plus Offset



MR-5246

Operation:

$$PC \leftarrow PC + (2 \times offset)$$
 if  $C = 0$ 

**Condition Codes:** 

Unaffected

Description:


BHIS is the same instruction as BCC. This mnemonic is included for conve-

nience only.

#### BLO

#### Branch If Lower

103400 Plus Offset



MR-5247

Operation:

$$PC \leftarrow PC + (2 \times offset)$$
 if  $C = 1$ 

Condition Codes:

Unaffected

Description:

BLO is the same instruction as BCS. This mnemonic is included for conve-


nience only.

7.3.5.4 Jump and Subroutine Instructions – The subroutine call in the microprocessor provides for automatic nesting of subroutines, re-entrance, and multiple entry points. Subroutines may call other subroutines (or themselves) to any level of nesting without making special provisions for storage of return addresses at each level of subroutine call. The subroutine calling mechanism does not modify any fixed location in memory, and thus, provides for re-entrance. This allows one copy of a subroutine to be shared among several interrupting processes.

**JMP** 

Jump

0001DD



Operation:

 $PC \leftarrow (dst)$ 

Condition Codes:

Unaffected

Description:

More flexible program branching than that available with the branch instructions is provided. Control may be transferred to any location in memory (no range limitation) and can be accomplished with the full flexibility of the addressing modes, with the exception of register mode 0. Execution of a jump with mode 0 will cause an illegal instruction condition, and will cause the CPU to trap to vector address 4. (Program control cannot be transferred to a register.) Register deferred mode is legal and will cause program control to be transferred to the address held in the specified register. Instructions are word data and therefore, must be fetched from an even-numbered address.

Deferred index mode JMP instructions permit transfer of control to the address contained in a selectable element of a table of dispatch vectors.

Example:

JMP FIRST

transfers to FIRST

First:

JMP @LIST

transfers to location pointed

to at LIST

List:

**FIRST** 

pointer to FIRST


JMP @(SP)+

transfers to location pointed to by the top of the

stack and removes the pointer from the stack

Jump to Subroutine

004RDD



Operation:

(tmp) ← (dst) (tmp is an internal processor register)

[ (SP) ← reg (push reg contents onto processor stack)

reg ← PC (PC holds location following JSR; this address is now put in reg)

PC ← (dst) (PC now points to subroutine destination)

Condition Codes:

Unaffected

Description:

The old contents of the specified register (the linkage pointer) are automatically pushed onto the processor stack, and new linkage information is placed in the register. Thus, subroutines nested within subroutines to any depth may all be called with the same linkage register. There is no need either to plan the maximum depth at which any particular subroutine will be called or to include instructions in each routine to save and restore the linkage pointer. Further, since all linkages are saved in a re-entrant manner on the processor stack, execution of a subroutine may be interrupted, and the same subroutine re-entered and executed by an interrupt service routine. Execution of the initial subroutine can then be resumed when other requests are satisfied. This process (called nesting) can proceed to any level.

A subroutine called with a JSR reg,(dst) instruction can access the arguments following the call with either autoincrement addressing, (reg)+, (if arguments are accessed sequentially) or by indexed addressing, X(reg), (if arguments are accessed in random order). These addressing modes may also be deferred, @(reg)+ and @X(reg), if the parameters are operand addresses rather than the operands themselves.

JSR PC,(dst) is a special case of the microprocessor subroutine call and is used for subroutine calls that transmit parameters through the general-purpose registers. The SP and the PC are the only registers that may be modified by this call.


JSR PC,@(SP)+ is another special case of the JSR instruction. It exchanges the top element of the processor stack and the contents of the program counter. This instruction is used to allow two routines to swap program control and resume operation when recalled where they left off. Such routines are called co-routines.


Return from a subroutine is done with the RTS instruction. RTS reg loads the contents of reg into the PC and pops the top element of the processor stack into the specified register.


Example:

		R5	R6	R7
SBCALL	: JSR R5, SBR ———	#1	n	SBCALL
SBCALL+4	: ARG I	**************************************		
	ARG 2			
SBCALL+2+2M	: ARG M			
r <b>→</b> CONT	: NEXT INSTRUCTION	#1	n	CONT
	: • <u> </u>			
SBR	: MOV(R5)+,dst1-	SBCALL+4	n-2	SBR
	MOV(R5)+,dst2			
	MOV(R5)+,dst2			
	MOV(R3)+,ust2			
'	MOV(R5)+,dstM	SBCALL+2+2M		
	OTHER INSTRUCTIONS	CONT		
LEXIT	: RTS R5	CONT	n-2	EXIT

This example is illustrated in the following figure.








Return from Subroutine

00020R



Operation:

$$PC \leftarrow (reg)$$
  
 $(reg) \leftarrow (SP) \uparrow$ 

Condition Codes:


Unaffected

Description:

Contents of register are loaded into PC, and the top element of the processor stack is popped into the specified register. Return from a nonre-entrant subroutine is typically made through the same register that was used in its call. Thus, a subroutine called with a JSR PC,(dst) exits with an RTS PC. A subroutine called with a JSR R5,(dst) may pick up parameters with addressing modes (R5)+, X(R5), or @X(R5) and finally exit with an RTS R5.

Example:

RTS R5




MR-5252

#### SOB

Subtract One and Branch (If  $\neq 0$ )

**077RNN** 



Operation:

 $(R) \leftarrow (R) - 1$ ; if this result  $\neq 0$  then  $PC \leftarrow PC - (2 \times \text{offset})$ ; if (R) = 0 then  $PC \leftarrow PC$ 

Condition Codes:

Unaffected

Description:

The register is decremented. If it is not equal to zero, twice the offset is subtracted from the PC (now pointing to the following word). The offset is interpreted as a 6-bit positive number. SOB provides a fast, efficient method of loop control. The assembler syntax is:

SOB R.A


where A is the address to which transfer is to be made if the decremented R is not equal to zero. The SOB instruction cannot be used to transfer control in the forward direction.

7.3.5.5 Traps – Trap instructions provide for calls to emulators, I/O monitors, debugging packages, and user-defined interpreters. A trap is effectively an interrupt generated by software. When a trap occurs the contents of the current program counter (PC) and processor status (PS) are pushed onto the processor stack and replaced by the contents of a two-word trap vector containing a new PC and PS. The return sequence from a trap involves executing an RTI or RTT instruction that restores the old PC and PS by popping them from the stack. Trap instruction vectors are located at permanently assigned fixed addresses.

#### **EMT**

**Emulator Trap** 

104000-104377



Operation:

 $\downarrow (SP) \leftarrow PS$   $\downarrow (SP) \leftarrow PC$   $PC \leftarrow (30)$   $PS \leftarrow (32)$ 

Condition Codes:

N: loaded from trap vector
Z: loaded from trap vector
V: loaded from trap vector
C: loaded from trap vector


Description:


All operation codes from 104000 to 104377 are EMT instructions and may be used to transmit information to the emulating routine (e.g., function to be performed). The trap vector for EMT is at address 30. The new PC is taken from the word at address 30, and the new processor status (PS) is taken from the word at address 32.

#### **CAUTION**

EMT is used frequently by Digital system software and is not recommended for general use.

## Example:






#### **TRAP**

Trap

104400-104777



Operation:

$$\downarrow (SP) \leftarrow PS 
\downarrow (SP) \leftarrow PC 
PC \leftarrow (34) 
PS \leftarrow (36)$$

Condition Codes:

N: loaded from trap vectorZ: loaded from trap vectorV: loaded from trap vectorC: loaded from trap vector

Description:

Operation codes from 104400 to 104777 are TRAP instructions. TRAP and EMT instructions are identical in operation, however, the trap vector for TRAP is at address 34.


#### NOTE

Because Digital software makes frequent use of EMT, the TRAP instruction is recommended for general use.

#### **BPT**

Breakpoint Trap

000003



Operation:

$$| (SP) \leftarrow PS$$
  
 $| (SP) \leftarrow PC$   
 $PC \leftarrow (14)$   
 $PS \leftarrow (16)$ 

Condition Codes:

N: loaded from trap vector
Z: loaded from trap vector
V: loaded from trap vector
C: loaded from trap vector

Description:


A trap sequence with a trap vector address of 14 is performed. BPT is used to call debugging aids. The user is cautioned against employing code 000003 in

programs run under these debugging aids.

(No information is transmitted in the low byte.)

Input/Output Trap

000004



MR-5258

Operation:

$$\downarrow (SP) \leftarrow PS 
\downarrow (SP) \leftarrow PC 
PC \leftarrow (20) 
PS \leftarrow (22)$$

Condition Codes:

N: loaded from trap vectorZ: loaded from trap vectorV: loaded from trap vectorC: loaded from trap vector

Description:


A trap sequence with a trap vector address of 20 is performed.

(No information is transmitted in the low byte.)

RTI

Return from Interrupt

000002



MR-5260

Operation:

$$PC \leftarrow (SP) \uparrow PS \leftarrow (SP) \uparrow$$

Condition Codes:

N: loaded from processor stack
Z: loaded from processor stack
V: loaded from processor stack
C: loaded from processor stack


Description:

Used to exit from an interrupt or TRAP service routine. The PC and PS are restored (popped) from the processor stack. If a trace trap is pending, the first instruction after RTI will not be executed prior to the next T trap.

#### **RTT**

Return from Trap

000006



Operation:

$$PC \leftarrow (SP) \uparrow PS \leftarrow (SP) \uparrow$$

Condition Codes:

N: loaded from processor stack
Z: loaded from processor stack
V: loaded from processor stack
C: loaded from processor stack

Description:

Operation is the same as RTI, however, RTT inhibits a trace trap while RTI permits a trace trap. If new PS has T-bit set, trap will occur after execution of first instruction after RTT.

7.3.5.6 Reserved Instruction Traps – Reserved instruction traps are caused by attempts to execute instruction codes reserved for future processor expansion (reserved instructions) or instructions with illegal addressing modes (illegal instructions). Order codes not corresponding to any of the instructions described are reserved instructions. JMP and JSR with register mode destinations are illegal instructions and trap to vector address 4. Reserved instructions trap to vector address 10.

7.3.5.7 HALT Interrupt - The HALT interrupt is caused by the -HALT line. The -HALT interrupt saves the PC and PS and goes to the restart address with PS = 340.

7.3.5.8 Trace Trap – The trace trap is enabled by bit 4 of the PS and causes processor traps at the end of instruction execution. The instruction that is executed after the instruction that set the T-bit will proceed to completion and then trap through the trap vector at address 14. The trace trap is a system debugging aid and is transparent to the general programmer.

7.3.5.9 Power Failure Interrupt – The power failure interrupt occurs when –PF line is asserted. Vectors for power failure are locations 24 and 26. Trap will occur if an RTI instruction is executed in a power fail service routine.

**7.3.5.10 Interrupts** – See Table 5-3.

#### NOTE

Bit 4 of the processor status can only be set indirectly by executing an RTI or RTT instruction with the desired PS on the stack.

## 7.3.5.11 Special Cases (T-bit) - The following are special cases of the T-bit.

# NOTE The traced instruction follows the instruction that sets the T-bit.


- 1. An instruction that cleared the T-bit Upon fetching the traced instruction, an internal flag, the trace flag, was set. The trap will still occur at the end of execution of this instruction. The status word on the stack, however, will have a clear T-bit.
- 2. An instruction that set the T-bit Because the T-bit was already set, setting it again has no effect. The trap will occur.
- 3. An instruction that caused an instruction trap The instruction trap is performed, and the entire routine for the service trap is executed. If the service routine exits with an RTI or in any other way restores the stacked status word, the T-bit is set again, the instruction following the traced instruction is executed, and, unless it is one of the special cases noted previously, a trace trap occurs.
- 4. Interrupt trap priorities When multiple trap and interrupt conditions occur simultaneously, the following order of priorities is observed (from high to low).
  - 1. Halt line
  - 2. Power fail trap
  - 3. Trace trap
  - 4. Internal interrupt request
  - 5. External interrupt request
  - 6. Instruction traps

#### 7.3.6 Miscellaneous Instructions

**HALT** 

Halt

000000



MR-5261

Operation:

$$\downarrow (SP) \leftarrow PS$$

$$\downarrow (SP) \leftarrow PC$$

PC ← restart address

PS ← 340

Condition Codes:

Unaffected

Description:


The processor goes to the restart address after placing the current PC and PS

on the stack. PS is initialized to 340.

#### **WAIT**

#### Wait for Interrupt

000001



Condition Codes:

Unaffected


Description:

In WAIT, as in all instructions, the PC points to the next instruction following the WAIT instruction. Thus, when an interrupt causes the PC and PS to be pushed onto the processor stack, the address of the next instruction following the WAIT is saved. The exit from the interrupt routine (i.e., execution of an RTI instruction) will cause resumption of the interrupted process at the instruction following the WAIT.

#### RESET

Reset External Bus

000005



Condition Codes:

Unaffected


Description:

The -BCLR line is asserted and the mode register is loaded. -BCLR is negated, and an ASPI transaction takes place. PC, PS, and R0-R5 are not affected.

## **MFPT**

Move from Processor Type Word

000007



MA

Operation:

**R0** ← 4

Condition Codes:

Unaffected

Description:


The number four is placed in R0 telling the system software that the proces-

sor type is Micro/T-11.

CLN SEN CLZ SEZ CLV SEV CLC SEC CCC SCC

#### Condition Code Operators

0002XX



MR-5266

#### Description:

Condition code bits are set and cleared. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator (i.e., set the bit specified by bit 0, 1, 2, or 3, if bit 4 is a one). Corresponding bits are cleared if bit 4 = 0.

Mnemonic	Operation	OP Code
CLC	Clear C	000241
CLV	Clear V	000242
CLZ	Clear Z	000244
CLN	Clear N	000250
SEC	Set C	000261
SEV	Set V	000262
SEZ	Set Z	000264
SEN	Set N	000270
SCC	Set all CCs	000277
CCC	Clear all CCs	000257
	Clear V and C*	000243
NOP	No operation	000240

<sup>\*</sup>Combinations of the above set or clear operations may be ORed together to form combined instructions. Clear V and C represents CLC (241) ORed with CLV (code 242).

## CHAPTER 8 THEORY OF OPERATION

#### 8.1 INTRODUCTION

This chapter provides an explanation of SBC-11/21 PLUS hardware operation from the perspective of the logic designer. It is useful for troubleshooting the device to the chip level.

#### NOTE

The negated or inverse signal is designated by a minus sign (-). For example, RAS is normally low and asserted high when activated; -RAS is normally high and asserted low when activated. This convention is used throughout this chapter. The LSI-11 bus signals are consistent with the standard bus conventions. All gates prefaced with a G designation exist within the gate array (E2O).

The SBC-11/21 PLUS functional block diagram is shown in Figure 8-1 (sheets 1 and 2) and provides an overview of the module functions and how they are related. The main components of the single-board computer are shown on sheet 1 of Figure 8-1. The single-board computer has a microprocessor interconnected to the serial line units, RAM memory, ROM memory, and the parallel I/O interface via the on-board TDAL bus. The TDAL bus can access the LSI-11 bus (BDAL bus) by the bus control function, shown by broken lines, and is for reference only. The address bus, the memory address decode function, and the interrupt control function are also shown on sheet 1 of Figure 8-1.

The microprocessor support functions and the LSI-11 interface functions are described on sheet 2 of Figure 8-1. The microprocessor is shown by broken lines for reference only. The power-up, clock, clock control, ready, DMA, and halt functions are used by the microprocessor. The IAK data in, sync, read/write, reply time-out, and bus control functions are used to interface the LSI-11 bus to the microprocessor.

The functional descriptions used in this chapter define the microprocessor and the input/output signals associated with its operation. The support functions, the LSI-11 bus interface functions, and the remaining single-board computer devices are also described in detail.

#### 8.2 MICROPROCESSOR

The microprocessor is contained within a 40-pin LSI chip and is shown in Figure 8-2. There are eight 16-bit general-purpose registers (R0-R7). R6 operates as the stack pointer (SP); R7 operates as the microprocessor program counter (PC). A special purpose status register contains the current processor status word (PSW). The operating characteristics of the microprocessor are affected by the mode register which is discussed in detail in Paragraph 8.3.

#### 8.2.1 Microprocessor Initialization

The microprocessor initializes the SBC-11/21 PLUS module during the power-up sequence or when the RESET instruction is executed.





Figure 8-1 SBC-11/21 PLUS Functional Block Diagram (Sheet 1 of 2)



¥ CONTAINED WITHIN E20 (GATE ARRAY)

★ PARTLY CONTAINED WITHIN E20 (GATE ARRAY)

Figure 8-1 SBC-11/21 PLUS Functional Block Diagram (Sheet 2 of 2)

MR-12141

8-3




Figure 8-2 SBC-11/21 PLUS Microprocessor

- 8.2.1.1 RESET Instruction The RESET instruction asserts the –BCLR output. This clears or resets the control logic of the module to an initial state. The microprocessor loads the mode register from the TDAL bus with the mode register control data. The LSI-11 bus transceivers are disabled when –BCLR is asserted. The RCVIE bit of the RCSRs and the XMITIE, MAINT, and XMITBRK bits of the XCSRs are reset in the serial line units (SLUs). The port C buffer output lines of the parallel I/O are set high. If port A and port B buffers are output to the connectors, they are also set high. The LED is turned off during reset. The –BCLR output is then negated and an assert priority in (ASPI) transaction is performed to service any interrupts or DMA requests. The RESET instruction does not change the PSW or any internal registers.
- 8.2.1.2 Power-up Input (PUP) The power-up (PUP) input goes from low to high when the 5.0 V power is first applied. This initiates the power-up sequence. The —BCLR output is asserted. The module is cleared and reset as it is for the RESET instruction, however, the serial line units' (SLUs) registers are completely reset. After a delay, BDCOK and BPOK are asserted, PUP is negated, and the —BCLR output goes high. The microprocessor then performs ten bus NOP transactions. The processor loads the starting address into the program counter (R7), location 376 into the stack pointer (R6), and the processor status word is set to 340. An assert priority in (ASPI) transaction is performed to service any interrupts or DMA requests before the first instruction is fetched.

The PUP input normally stays low for all operations. If PUP is asserted high, the present transaction is terminated and the internal registers go to an undetermined state. The TDAL bus, the interrupt inputs, and the microprocessor control signals will all go to an initial reset state.

## 8.2.2 Clock Input (-TCLK)

The -TCLK input is a 4.9152 MHz clock that comes from the 19.6608 MHz crystal oscillator. This clock input is used for the internal time base of the microprocessor and the source of the clock output (COUT). COUT is pulsed once for every microcycle. A microcycle can represent either three or four -TCLK input pulses depending on the type of transaction. The microprocessor will halt or stop when the -TCLK input is disabled.

#### 8.2.3 Ready Input (READY)

READY input is normally high and will not interfere with microprocessor transactions. However, when the input is held low, a single microcycle slip occurs during every transaction. When READY is clocked with COUT, while RAS is asserted, the microprocessor slips a microcycle every time the input is pulsed. This allows the microprocessor to be placed in an idle or wait state until a peripheral device has either received or asserted data on the bus.

#### 8.2.4 Microprocessor Control Signals

The microprocessor controls the functions of the SBC-11/21 PLUS through the use of nine microprocessor control signals. A description of these signals and their functions follows. The RAS, CAS, PI, COUT, and BCLR are transaction control strobes used for logic transitions. The R/-WLB, R/-WHB, SEL0, and SEL1 are steady state logic signals used as transaction type control signals.

- **8.2.4.1** Row Address Strobe (RAS) The leading edge of the RAS signal is used to acknowledge that the address is stable on the TDAL bus during read/write and fetch transactions. During interrupt transactions, the leading edge of the RAS signal strobes the interrupt acknowledge data onto the TDAL 12–8 bus lines.
- **8.2.4.2** Column Address Strobe (CAS) The trailing edge of the CAS signal is used to acknowledge that data on the TDAL bus lines during read and fetch transactions was read by the microprocessor. For write transactions, the signal is used to acknowledge that microprocessor data will be removed after a specified time.

The leading edge of the signal is used to request that read data be placed on the TDAL bus and to strobe interrupt requests into latches that are read during the assertion of PI.

- **8.2.4.3** Priority In (PI) The leading edge of the PI signal is used to acknowledge that data on the TDAL bus lines during write transactions is stable. The leading edge is also used to enable the microprocessor to read the interrupt inputs AI-0 to AI-7 and to initiate IAK, restart, power fail, or DMA transactions.
- **8.2.4.4** Read/Write (R/-WHB and R/-WLB) The R/-WHB and R/-WLB signals control the read/write and fetch transactions by enabling the TDIN, TDOUT, and TWTBT control signals. For read and fetch transactions, both signals are asserted high and enable the TDIN control circuits. During write transactions, the TDOUT and TWTBT control circuits are enabled when either or both signals are asserted low. If only one signal is asserted low, the TWTBT control circuits are enabled by the leading edge of CAS, and a write byte transaction occurs for either high byte or low byte.
- **8.2.4.5** Select Output Flags (SEL0 and SEL1) The SEL0 and SEL1 signals indicate the transaction being performed. When both signals are low, a read, write, ASPI, or NOP transaction is selected. When both signals are high, a DMA transaction is selected. When SEL1 is low and SEL0 is high, the fetch transaction is selected. When SEL1 is high and SEL0 is low, an IAK transaction is being performed.

- **8.2.4.6** Bus Clear (BCLR) The BCLR signal is used to reset the control logic and generate BINIT. The signal is asserted during the power-up sequence and the execution of a RESET instruction only.
- **8.2.4.7** Clock Out (COUT) The COUT signal is asserted once for every microcycle and is used to time the microprocessor transactions.

#### **8.2.5** Microprocessor Transactions

The microprocessor performs six types of transactions to support the instruction set, direct memory access, and the interrupt structure.

- 1. Fetch/read
- 2. Write
- 3. DMA
- 4. IAK
- 5. ASPI
- 6. Bus NOP.

A normal fetch/read or IAK transaction requires either one or two microcycles; extended transactions can take as many microcycles as required before a time-out occurs. The COUT signal is asserted once for every microcycle. The transactions are used to transfer information and data via the TDAL bus which interconnects all local devices and connects them to the LSI-11 bus interface. A description of each transaction operation follows.

**8.2.5.1** Fetch/Read – The fetch/read transaction is used either to fetch an instruction or read data for the microprocessor. The data may originate from the on-board memory, I/O device, or the LSI-11 bus. The microprocessor control signals for the transaction are illustrated in Figure 8-3. The R/-WLB and R/-WHB control signals are asserted. The SEL0 output is high, and the SEL1 output is low for the fetch transaction; both of these outputs are low for the read transaction.

The following sequence of events takes place during a fetch/read transaction.

- 1. The microprocessor places the address onto the TDAL bus when the transaction is initiated and is latched into the memory address circuits by the assertion of SYNC.
- 2. The data is received on the TDAL bus after RRPLY is received. The microprocessor accepts the data and negates TDIN.
- 3. Interrupt and DMA requests are latched by CAS, set up while PI is asserted, and latched into the microprocessor when PI is negated.

#### NOTE

A write transaction is always preceded by a read transaction except when the microprocessor pushes onto the stack. Therefore, each write has at least four microcycles, assert address, read data, assert address, and write data.





Figure 8-3 Fetch/Read Transaction

**8.2.5.2** Write – The write transaction is used to write data from the microprocessor to memory, a local I/O device, or an LSI-11 bus peripheral device. The microprocessor control signals for the transaction are illustrated in Figure 8-4. The R/-WLB and R/-WHB control signals are asserted low when writing a word; for writing a byte, either the high or low byte signal is asserted. Both SEL0 and SEL1 control signals are negated.

The following sequence of events takes place during a write transaction.

- 1. The microprocessor places the address onto the TDAL bus, and the state of the read/write lines causes TWTBT to be asserted. The address is latched into the memory address circuits by the assertion of SYNC.
- 2. When CAS is asserted, TWTBT is negated for word transactions and left asserted for byte transactions.
- 3. The data is placed on the TDAL bus before TDOUT is asserted. The data is written into the addressed location when TDOUT is negated.
- 4. When the addressed device negates BRPLY, the SYNC and TWTBT signals are cleared.
- 5. The DMA requests are detected while PI is asserted; they are latched into the microprocessor when PI is negated. No other interrupts are read by the microprocessor during write transactions.
- 8.2.5.3 IAK If an interrupt request was detected during a previous read transaction, the microprocessor initiates an IAK transaction as illustrated in Figure 8-5. The R/—WHB and R/—WLB control signals are asserted high, and CAS, PI, and SEL0 are asserted low for the transaction. The TDAL bits 12–8 represent the acknowledged input and are used to reset the interrupt request. For local interrupts, TDAL bits 7–0 are ignored because the vector address is in the microprocessor. For LSI-11 bus interrupts, the vector address is read from the bus using TDAL bits 7–2. TDAL bus bit 12 is set low for this IAK transaction and commands the control logic to initiate an LSI-11 bus IAK transaction. The TDIN signal is asserted for the transaction, and the TIAKO output acknowledges the interrupt. The requesting device then places the vector address on the low byte of the bus and asserts BRPLY. The microprocessor stops slipping microcycles, negates TDIN, and accepts the vector. It then negates TIAKO on the trailing edge of RAS and continues to the next transaction.
- 8.2.5.4 DMA The DMA request is read during a previous transaction. The microprocessor will acknowledge the request by tri-stating the TDAL bus as shown in Figure 8-6. The SEL0 and SEL1 outputs are asserted to indicate that the bus mastership has been relinquished. The transaction will continue with no interruptions until the DMA transfer is completed. The microprocessor will then negate the SEL1 control output to indicate that it is resuming bus mastership. The negation of SEL0 will follow if the next transaction is not a fetch.
- **8.2.5.5** ASPI The assert priority in (ASPI) transaction is used by the RESET and WAIT instructions or the power-up sequence as shown in Figure 8-7. The CAS and PI outputs are asserted to allow the microprocessor to recognize and latch any interrupts or DMA requests. The R/-WHB and R/-WLB outputs are asserted and the SEL0, SEL1, and RAS outputs are negated for the transaction.
- **8.2.5.6** NOP The bus NOP transaction performs no operation and is used during the power-up sequence or if the programmer intentionally introduces a delay into the program. The AI-0 through AI-7 inputs are tri-stated to prevent interrupts. The R/-WHB and R/-WLB outputs are asserted, and the SEL0 and SEL1 outputs are taken low. The RAS, CAS, and PI control strobes are inhibited during the transaction as shown in Figure 8-8.



- 1. R/-WHB OR R/-WLB CAN BE HIGH WHEN PERFORMING A WRITE BYTE TRANSACTION.

  2. TWTBT IS LOW FOR WORD TRANSACTIONS.

  3. LSI-11 BUS TRANSACTIONS CAN CAUSE THIS
- PORTION OF TIME TO SLIP UNTIL THE DEVICE RESPONDS OR TIME-OUT OCCURS.

MR-6636

Figure 8-4 Write Transaction




Figure 8-5 IAK Transaction




Figure 8-6 DMA Transaction




Figure 8-8 BUS NOP Transaction

# 8.3 MODE REGISTER CONTROL

The mode register is an internal microprocessor register used to define the operating mode of the microprocessor. The 16-bit mode register is written into from the TDAL 0-15 data lines during a power-up sequence or when a RESET instruction is executed. During this time, the -BCLR output is low and the mode register is loaded. The mode register logic (Figure 8-9) has five tri-state drivers that are enabled when the -BCLR input goes low. TDAL bits 11 and 8 are factory set to force the microprocessor to operate in the following mode.

- 1. The microprocessor clock mode is selected. The microprocessor pulses the COUT output once for every four XTL1 input pulses during DMA and interrupt transactions. For all other transactions, it pulses the COUT output once for every three XTL1 input pulses.
- 2. The standard microcycle mode is selected. It uses four XTL1 input periods for DMA and interrupt transactions and three XTL1 input periods for all other transactions.
- 3. The normal read/write mode is selected. The normal read/write mode sets the read/write control lines (R/-WLB and R/-WHB) prior to the assertion of -RAS and remains valid after the negation of -CAS.
- 4. The static memory mode is selected, and therefore, no dynamic memory chips may be installed on the module. The refresh function is disabled.
- 5. The memory addressing is limited to 64Kb.
- 6. The bus has 16 bits.
- 7. The user mode is selected. This mode performs transactions with no automatic test of the processor status word.

The status of TDAL bits 13-15 are selected by the user. These bits determine the start and restart addresses for the microprocessor. The start address is the location of the first fetch after power-up, and the restart address is the location of a fetch after a HALT instruction is executed or the assertion of the HALT interrupt. The wirewrap pins M22, M26, and M30 control the status of TDAL bits 13-15 during the power-up sequence. Wirewrap pin M18 is pulled up to +3 Vdc and represents a one; wirewrap pin M29 is connected to ground and represents a zero. Pins M22, M26, and M30 are jumpered to either M18 or M29, according to the list in Table 8-1, to select both the start address and restart address for the microprocessor.




Figure 8-9 Mode Register Control

**Table 8-1 Start Address Configurations** 

Wirewrap Pins			Start Address	Restart Address		
Bit 15 M22	Bit 14 M26	Bit 13 M30				
1	1	1	172000	172004		
1	1	0	173000	173004		
1	0	1	000000	000004		
1	0	0	010000	010004		
0	1	1	020000	020004		
0	1	0	040000	040004		
0	0	1	100000	100004		
0	0	0	140000	140004		

Connection to M18 = 1

Connection to M29 = 0

# 8.4 INTERRUPT CONTROL

The interrupt control, as a block diagram, is illustrated in Figure 8-10. (Studying this diagram will make the explanation presented in Paragraph 8.4.1 easier to follow.)




Figure 8-10 SBC-11/21 PLUS Interrupt Control

The SBC-11/21 PLUS interrupt control design includes the following elements:

1. Five D flip-flops that latch five of the interrupt lines.

a.	REVNT	Wire OR-ed TEVNT or BEVNT
b.	PARQST	Parallel I/O port A interrupt request
c.	PBRQST	Parallel I/O port B interrupt request
d.	BKRQ	Level 7, maskable interrupt, configurable
e.	HTRP	Nonmaskable interrupt, configurable

- 2. Eleven interrupt synchronizing latches, that latch the following signals.
  - a. Outputs of the five latches described previously
  - b. Two interrupt signals:

(1)	IRQ4	Level 4 LSI-11 bus interrupt
(2)	DMRQ	DMA request

c. Four signals from the interrupt acknowledge decoder, wire OR-ed with interrupt requests from SLUs.

(1)	RDL1	SLU1 receiver interrupt request
(2)	XDL1	SLU1 transmitter interrupt request
(3)	RDL2	SLU2 receiver interrupt request
(4)	XDL2	SLU2 transmitter interrupt request

3. PFAIL is gated by CAS (through E7)

The operation of the SBC-11/21 PLUS interrupt control centers around eight microprocessor input lines, AI-0 to AI-7, driven by interrupt signals, either directly or indirectly, through the interrupt encoding PROM.

- AI-0 is the DMA request line connected directly to DMRQ.
- AI-1 to AI-4 are driven by the output of the interrupt encoder to request maskable interrupts.
- AI-5 is driven by the VEC gate which detects the presence of the LSI-11 bus interrupt on the outputs of the interrupt encoder. It calls for a vector read transaction from the bus.
- AI-6 is driven directly by the power fail input line to force a power fail trap.
- AI-7 is driven directly by the HALT interrupt line to force a restart trap.

The microprocessor reads the AI-0 to AI-7 input lines and arbitrates the interrupt priority according to Table 8-2. In addition, the state of AI-1 to AI-5 is reproduced on TDAL 12-8 lines during the acknowledge cycle. TDAL 11-8 lines are used as an address in the interrupt acknowledge decoder, which is a 32-byte PROM. Output bits 7-4 of that PROM are the previously stated SLU receive and transmitter interrupt requests (RDL1, RDL2, XDL1, XDL2) which are wire-ORed to reset the latched requests in the SLUs. TDAL 12 reflects the state of the -VEC signal and is used in the LSI-11 bus protocol.

Bits 0-3 are used as reset signals for the four interrupt latches previously described.

8.4.1 Interrupt Control Logic

The interrupt logic (Figure 8-11) receives the interrupt requests from the interface devices and applies them to the microprocessor. The microprocessor will acknowledge the highest priority interrupt if its priority is higher than the current microprocessor status word priority. There are nine interrupts available, and either one or all can be inputs to the interrupt synchronizers E2, E3 and E20. Any interrupt is active when the signal goes high. Five of these inputs are latched and stay high until reset. Four interrupts are clocked through flip-flops E1, E2 and E19 to maintain a high output. The enabled interrupts are clocked through the interrupt flip-flops by CAS asserting during the present transaction. These outputs address interrupt encode memory locations enabled by the -PI input of the present transaction. The interrupt encode memory outputs an interrupt code equivalent to the highest input priority.




Figure 8-11 Interrupt Control Logic

The interrupt codes and their priority levels are listed in Table 8-2. When the PI output is enabled, the microprocessor looks at the interrupt inputs and will initiate an IAK transaction for an interrupt with the correct priority following the completion of a read transaction. The coded input to the microprocessor is placed on the TDAL bus using bits 8-12. Bit 8 represents the AI-1 input; bit 11 represents the AI-4 input. These four TDAL bus bits are inputs to the acknowledge decoder memory that is enabled when the microprocessor starts the IAK transaction and the -IAK input goes low. These inputs are decoded to determine which interrupt was acknowledged and will output a low to negate that interrupt. The interrupt flip-flop is reset by the clear line for that interrupt, switching the output of the selected AND gate low. The E4 and E13 transmitter and receiver interrupt lines are latched outputs and are reset by wire OR-ing and asserting low the output of the acknowledge decoder PROM. The LSI-11 bus interrupt is an exception to this process. This interrupt code enables the inputs of NAND gate E14, and the low output enables the

Table 8-2 Designated Interrupts

Interrupt Source	Input Signal	Priority Level	Coded AI-1	Input AI-2	AI-3	AI-4	AI-5	Vector Address
HALT	HLTRQ	Nonmaskable	X	X	X	X	X	Restart address
Power fail	PFAIL	Nonmaskable	X	X	X	X	X	24
LSI-11 bus signal BHALT	BKRQ	7	0	0	0	0	1	140
LSI-11 bus signal BEVNT	REVNT	6	0	1	0	0	1	100
SLU2 REC	RDL2	5	1	0	0	0	1	120
SLU2 XMIT	XDL2	5	1	0	0	1	1	124
Parallel I/O B	PBRQST	5	1	0	1	0	1, 2,	130
Parallel I/O A	PARQST	5	1	0	1	1	1	134
SLU1 REC	RDL1	4	1	1	0	0	1	60
SLU1 XMIT	XDL1	4	1	1	0	1	1	64
LSI-11 bus signal BIRQ4	IRQ4	4	1	1	1	0	0	Read from LSI-11 bus

HALT and power fail (PFAIL) interrupts are not generated by the coded inputs AI-1 to AI-5. All signals are listed in the order of descending priority.

-VEC (AI-5) input to the microprocessor. This input instructs the microprocessor to receive the vector address from the TDAL bus. TDAL 12 represents the state of the -VEC input when the microprocessor acknowledges the interrupt and is used to determine that the LSI-11 bus interrupt acknowledge handshake protocol must be initiated. The LSI-11 bus interrupt is not reset by the acknowledge decoder PROM, but it should be reset when the TDIN and TIAKO signals are received by the bus device during the interrupt acknowledge sequence.

Before continuing the discussion of the interrupt system, ready logic is discussed in Paragraph 8.4.2.

#### 8.4.2 Ready Logic

The ready logic (Figure 8-12) provides the READY input to the microprocessor and is used to control the cycle slip function. The microprocessor will cycle slip when the READY input is being clocked while RAS is asserted; the cycle slip function will be inhibited when the READY input is set high. The output of the ready flip-flop and the COUT input go to the G62 OR gate and generate the READY input. When the -CSLIP input to G61 is high and the TSYNC input is high, the output of the G61 AND gate goes high. When -DRRPLY is not asserted and -TCLKSP and the output of G62 are high, the output of G3 is high. This enables G4 and the preset input to the G5 flip-flops to go low. The flip-flop output is low at OR gate




Figure 8-12 Ready

G2, and it enables the READY input with every COUT. When the IAKDIN input goes high and the —CSLIP and TSYNC inputs are negated, the output of the G3 AND gate goes high. It allows the G4 NAND gate output to go low and forces the preset terminal of the G5 flip-flop low. The output of the flip-flop to the OR gate is now low. This allows the COUT input to clock the READY output. The microprocessor will continue to cycle slip while this input is being pulsed. The —TMRP input to the NAND gate will go low when either the BRPLY or TMER input from the bus is received. This will remove the low from the preset input of the first flip-flop. Immediately after the —TMRP input goes low, the —DRRPLY input also goes low and forces a high to the input of the flip-flop. The high is clocked through by the COUT clock, and the flip-flop output to E14 will go high. This disables the READY input to the microprocessor and allows the transaction to be completed.

The second G5 flip-flop is required to ensure that data is stable at the microprocessor or at the peripheral preceding transaction completion. The ready circuit is inactive during local address references.

#### 8.4.3 IAK Data In (IAKDIN)

The IAKDIN output is enabled by the output of the NOR gate G10 as shown in Figure 8-13. The microprocessor acknowledges an external interrupt request, asserts –SEL1, and negates SEL0. When the microprocessor has to read the interrupt vector from the bus, the TDAL 12 input is low as a result of AI-5 being low during the interrupt request read. This allows the IAKDIN output to go high and assert TDIN to the bus. The RAS input is high; this enables the TIAKO flip-flop G12. IAKDIN is clocked by the TCOUT input and causes TIAKO to go high. The inverter E15 sets the BIAKO output low. The BIAKO




Figure 8-13 IAKDIN

output goes to the bus as an interrupt acknowledge. The TIAKO output goes to the bus transceiver logic and enables the low byte transceivers to receive the vector. The IAKDIN output goes to the ready logic and allows the microprocessor to cycle slip until the interrupting device asserts the -BRPLY input or a time-out occurs. When either response is received, the SEL0 input goes high to disable the IAKDIN output and signals that the microprocessor has read the vector. The RAS goes low to clear the TIAKO flip-flop.

The microprocessor cannot abort the reading of a vector if a time-out occurs and will read a vector of zero in all cases if -BRPLY is not asserted and the time-out counter triggers.

# 8.4.4 HALT Interrupt

The HALT interrupt (Figure 8-14) is defined as —CTMER and goes to the microprocessor AI-7 input. The G22 flip-flop is clocked by the input to TMER; this asserts the G23 flip-flop input. The assertion of CAS clocks the G23 flip-flop and enables the —CTMER output. The CTMER output is set high and goes to the NAND gate G20. The assertion of PI during a microprocessor read or fetch transaction latches —CTMER into the microprocessor and simultaneously switches the G20 NAND gate output low. This sets the output of the G21 AND gate low to reset the G22 flip-flop for the next HALT interrupt. The G23 flip-flop is cleared by the next CAS strobe. The microprocessor AI-7 input is pseudo edge-sensitive; it must be negated for one PI time before another trap to the restart address can be started.




Figure 8-14 HALT Interrupt

# 8.4.5 Power Fail (-PFAIL)

The -PFAIL output is connected to the AI-6 input of the microprocessor and is recognized as the power fail interrupt which is nonmaskable. This is the second highest priority interrupt and it does not initiate an IAK transaction. When acknowledged, the microprocessor traps through octal addresses 24 and 26 to access the PC and PSW for the user's power fail routine. This routine should include a RESET instruction, any other instructions needed to initialize the bus and the module, an MTPS instruction that will load 340 into the PSW, and a WAIT instruction to inhibit the assertion of any LSI-11 bus control signal when battery backup is being used.

As an option to the MTPS instruction, 340 may be stored at location 26. Then, when the microprocessor vectors through 24, 340 will automatically be loaded into the PSW.

### NOTE

BDCOK should not be used as a microprocessor reset signal. However, should it be used as a reset the BDCOK pulse must be at least  $100~\mu s$  wide. BPOK should remain inactive during this reset operation.

#### 8.4.6 Local

The on-board local interrupts are listed in Table 8-2 and use a coded input on the AI-1 through AI-5 inputs to the microprocessor. Some of these interrupt functions are determined by the user when configuring the module. There are eight local interrupts which are all maskable. The multiple interrupts are arbitrated, and the interrupt with the highest priority is serviced by the microprocessor. All local interrupts initiate an IAK transaction, and their vector addresses are internal to the microprocessor. During IAK, the serviced interrupt is driven on TDAL lines 11-8 to address the interrupt acknowledge PROM. The outputs of the PROM reset the interrupts. TDAL bits 7-0 are ignored. The microprocessor pushes the present PSW and PC onto the stack and receives a new PC and PSW from the vector address location and the next location.

#### 8.4.7 External

A level 4 LSI-11 bus interrupt also uses a coded input on the AI-1 through AI-4 inputs to the microprocessor. The interrupt is maskable. For the bus interrupt, the AI-5 input to the microprocessor is taken low to indicate that the vector address must be read from LSI-11 bus bits 7-2. The microprocessor does an IAK transaction and places the BDIN and BIAKO signals on the bus to the requesting peripheral device. This device responds with -BRPLY, and the vector address is read from the LSI-11 bus. The microprocessor pushes the current PC and PSW onto the stack and reads a new PSW and PC from the vector address location and the next location.

If the interrupting peripheral device fails to assert the BRPLY bus signal within 10  $\mu$ s after BDIN is asserted, the module time-out signal TMER is enabled. The microprocessor completes the IAK transaction and receives a vector address of zero because there is nothing driving the bus. The new PSW and PC are then read from locations 0 and 2. Optionally, the user can connect the time-out signal TMER to the HALT interrupt, and the interrupt can then be processed. The HALT interrupt pushes the current PSW and PC, which were read from locations 0 and 2, onto the stack and then loads the PC with the restart address and the PSW with 340. If the HALT is ignored for the vector time-out, only a vector through locations 0 and 2 will occur.

#### 8.4.8 DMA Interrupt

The DMA request is connected to the AI-0 input to the microprocessor. The DMA request is received by the microprocessor during any read, write, fetch, or ASPI transaction. The request is not acknowledged by an IAK transaction, but is acknowledged by the microprocessor asserting the SEL0 and SEL1 outputs to initiate a DMA transaction. (See Paragraph 8.15 for a discussion of DMA transactions.)

# 8.5 DC004 PROTOCOL

The DC004 protocol logic chip (see Figure 8-1, sheet 1) interfaces the LSI-11 read/write signals with the module read/write signals. The -CSQB input goes high and is strobed by RSYNC to enable the logic. The BDIN L input goes low to request read data and switches the -READ output low. The BDOUT L input goes low to strobe write data and switches the -WHB and -WLB outputs low if the BWTBT L input is high. When the BWTBT L input is low, the BDAL0 L input will select either the -WHB or the -WLB. A low on the BDAL0 L input switches the -WLB output low. The BRPLY L output is controlled by the -CSQB input. When -CSQB input is high, this indicates that the LSI-11 bus was not selected. The

BRPLY L output is enabled and is switched low, after an RC delay, when BSYNC L and either the BDIN L or BDOUT L outputs are switched low. If the -CSQB input is low, the LSI-11 bus is selected and the BRPLY L output is disabled. The BDAL0, 1, and 2 inputs control the -SEL6 output. The output goes low when the BDAL1 L and BDAL2 L inputs are low and the BDAL0 L is high.

#### 8.6 ADDRESS LATCH

The address latching logic (see Figure 8-1, sheet 1) has sixteen transparent latches designated E34 and E36. The latches are always enabled by grounding the output control input. The TDAL bus bits 1-15 and the I/O page select signal RBS7 are monitored. The status of inputs is latched to the address bus as bits AD1 through AD15 by the RSYNC input going high. The address bus and the latched LBS7 signal go to the memory address decode logic. The address bus is common to the module memories and the I/O circuits and remains stable while RSYNC is asserted.

#### 8.7 MEMORY ADDRESS DECODE

The memory decode logic (see Figure 8-1, sheet 1) has a field programmable logic array (FPLA) that decodes the applied address bits and the latched LBS7 signal. The FPLA selects a predetermined output according to the selected memory map. The module address range includes the on-board memory, the I/O interface registers, and LSI-11 bus addresses. Four different memory maps, described in Figure 8-15, are available to the user. The M25 and M21 wirewrap pins, described in Chapter 2, allow the user to select one of these maps. The FPLA is enabled if the DCLO input is low. An address location in the RAM memory enables the —CSRAM output, and an address location of either socket set A or B of PROM enables either the —CSKTA or —CSKTB outputs. A register address for either SLU1 or SLU2 will enable the —CSDL0 or —CSDL1 outputs. The —CSPL output is enabled when a register of the parallel I/O logic is addressed. The —CSLIP output is low for all the above address conditions. The —CSLIP output goes high only when the address is accessed on the LSI-11 bus and the —CSQB output is enabled low. The —CSLIP output allows the processor to cycle slip during the LSI-11 bus read/write and IAK transactions.

# 8.8 RAM MEMORY


The static RAM memory, shown in Figure 8-16, is a  $8K \times 16$ -bit memory that has a  $8K \times 8$ -bit high byte chip and a  $8K \times 8$ -bit low byte chip. The memory is selected by the -CS RAM input going low to the CS pin. The memory is addressed by address bits AD1-AD13, and 16-bit data is read from or written to via TDAL bits 0-15. The memory is read by the -READ input going low to produce a low input to the OE pin of the memories. The -WLB selects the low byte, and the -WHB selects the high byte. The -WHB and -WLB inputs to the WE pin enable the write function, and -READ input goes to the OE pin of the memories to enable data output during read.

# 8.9 ROM/RAM MEMORY SOCKETS

The ROM/RAM memory, shown in Figure 2-5, provides the user with four 28-pin sockets to accept either 24-pin or 28-pin industry standard +5 V chips. The sockets can hold up to 32Kb of UV PROMs, EPROMS, PROMS, or ROMs and up to 32Kb of static RAM. The socket sets are defined as A and B, and each has a high byte socket and a low byte socket. The sockets use the -CSKTA and -CSKTB outputs from the memory address decode (see Figure 8-15 for the memory maps). The -READ, -WHB, and -WLB signals from the DC004 protocol are used to provide a high byte chip enable (HBCE) and a low byte chip enable (LBCE). There are sixteen wirewrap jumper pins available for the memory configuration. See Chapter 2 for detailed information.

#### NOTE

When a memory chip is placed into a socket wired for a larger capacity part, for example a  $2K \times 8$  chip in a  $4K \times 8$  socket, the addresses above the 2K boundary will wrap around into the start of the memory. This should be noted when selecting the memory map configuration.



#### NOTES:

- THIS SECTION CONTAINS THE LOCAL I/O ADDRESSES FOR THE SLUS AND PPI. ALL UNASSIGNED ADDRESSES ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.
- ADDRESSES 177777 177600 IN MAPS 0 AND 2 ARE RAM SCRATCHPAD LOCATIONS USED BY MACRO-ODT.
- 3. ADDRESSES 77777 77600 IN MAP 2 ARE ALLOCATED TO THE LSI-11 BUS.
- UNDERLINED ADDRESSES ARE JUMPER SELECTABLE START ADDRESSES.
   (SEE TABLE 2-4)

MR-12119

Figure 8-15 Memory Maps




Figure 8-16 RAM Memory

#### 8.10 SERIAL LINE INTERFACE UNITS

There are two asynchronous serial line units, SLU1 and SLU2, that provide serial I/O interface through J1 and J2 as shown in Figure 8-17. Configurations are discussed in Chapter 2.

The SLUs transmit or receive 8-bit, byte-oriented data, with no parity, one start bit, and one stop bit. SLU1 provides the XDL1 and RDL1 interrupts for transmit and receive and the BREAK output that is wired to pin M17. The user can jumper the BREAK output to the HALT interrupt (pin M20) and use SLU1 as a system console. SLU2 provides the XDL2 and RDL2 interrupts for transmit and receive and three real-time clock interrupts at 50 Hz, 60 Hz, and 800 Hz. These interrupts are wired to pins M27, M19, and M28 for use with the TEVNT interrupt (pin M23).

When the serial line units are addressed, the -CSDL0 input selects SLU1 and the -CSDL1 input selects SLU2 by enabling the chip select (CS) inputs. Address bits AD2 and AD1 are used to select individual registers within the SLUs. These registers are listed in Table 8-3 with their address and the logic states for AD2 and AD1 to access them. The -READ input will read the 16-bit register selected by -CSDL0 or -CSDL1, AD2, and AD1 by placing the contents onto the TDAL bus if the -WLB input is not asserted low. When asserted low, the -WLB input will write the low byte of the TDAL bus into the register selected by -CSDL0 or -CSDL1, AD2, and AD1. However, only the register bits defined as read/write will be written into. The DLCLK input is a crystal-controlled clock reference used by the SLU to generate baud rates and real-time clocks. The BCLR input is asserted during a RESET instruction; the RCVIE bit of the RCSR register and the XMITIE, MAINT, and XMIT BRK bits of the XCSR register are reset. When the DCLO input is asserted during power-up, it disables all SLU outputs and resets all internal logic and registers. The baud rate will be set at 300 baud after the SLU is initialized by DCLO.

The RS232 and RS423 signals for the interface connector are provided by 9636 (E22) and 9637 (E23) dual line drivers and dual line receivers. The slew rate for both channels is controlled by resistor R6. The factory configuration uses a 22 k $\Omega$  resistor to provide a 2  $\mu$ s slew rate for operating at a 38.4K baud rate. See Chapter 2 for the configuration requirements at other baud rates.




Figure 8-17 Serial Line Interface Units

Table 8-3 Serial Line Unit Registers

Register	Description	Address	AD2	AD1
SLUI				
RCSR	Receiver control/status	177560	0	0
RBR	Receiver buffer	177562	0	1
TCSR	Transmitter control/status	177564	1	0
TBR	Transmitter buffer	177566	1	1
SLU2				
RCSR	Receiver control/status	176540	0	0
RBR	Receiver buffer	176542	0	1
TCSR	Transmitter control/status	176544	1	0
TBR	Transmitter buffer	176546	1	1

# 8.11 PARALLEL I/O INTERFACE

The programmable parallel I/O provides a 30-pin connector for transferring parallel data into or out of the SBC-11/21 PLUS module. The parallel I/O uses an 8255A-5 programmable interface chip, two 8-bit transceiver chips, and an 8-bit buffer chip as illustrated in Figure 8-18. The 8255A-5 chip has three input/output ports defined as port A, port B, and port C. Port A and port B outputs are connected to 8-bit bidirectional transceivers that are controlled by wirewrap pins M49 and M52. When a logical one is applied to these pins, the data lines function as inputs to the module. When a logical zero is applied to these pins, the data lines function as outputs from the module. The user can configure these as inputs or outputs by using wirewrap pins M51 and M50 or as programmable inputs/outputs by programming the PC4 and PC6 lines (M54, M58) of port C as described in the configuration description in Chapter 2. The port C outputs are connected to directional buffers and are used for interrupts and the handshake control for ports A and B. PC0 and PC3 are wired as outputs, PC3 enables the parallel interrupt request for port A, and PC0 enables the parallel interrupt request for port B. PC4 and PC6 can be used as acknowledge or strobe inputs or can be configured to dynamically control the direction of ports A and B from either the 8255A-5 interface or the external peripheral device. PC1, PC5, and PC7 are wired as outputs, and PC7 is wired to an LED that can be program controlled. PC2 is wired as an input and has a current limiting resistor for protection when PC2 might be programmed as an output from the 8255A-5 interface. See Chapter 2 for detailed configuration requirements and Chapter 6 for programming information.

The 8255A-5 programmable peripheral interface (PPI) is enabled by the -CSPL input from the memory address decode chip when the 176200-176207 addresses are selected. The AD1 and AD2 address lines are decoded to select one of the four registers listed in Table 8-4. The port A, port B, and port C registers are read/write registers, and the control word register is a write only register. The addressed register is written into with the data on the TDAL 7-0 bus when the -WLB input is asserted. The content of the addressed register is placed on the TDAL 7-0 bus when the -READ input is asserted. The -SEL6 L input to NAND gate E7 inhibits the read strobe from the control word register, and therefore, any read of the control word register produces invalid data to the microprocessor. Only the low byte of the TDAL bus is used with the PPI, and any data on the high byte is always considered invalid. The -BCLR input is used to reset the PPI when it is asserted, and all twenty-four 8255A-5 I/O lines are then defined as inputs. The buffer outputs to the connector will be driven high.





Figure 8-18 Parallel I/O Interface

Table 8-4 PPI Addressable Registers

·	Register	Address	Status	
	Port A	176200	Read/write	
	Port B	176202	Read/write	
	Port C	176204	Read/write	
	Control word	176206	Write only	

# 8.12 POWER-UP

The power-up circuits (Figure 8-19) sense the application of +5 V NCR power source to the module and initiate a power-up sequence. When the +5 V NCR input is first applied, the input at the inverter G30 is low and causes the clear input of the PUP flip-flop G31 to be low, therefore keeping its output low. When the input to the NAND gate G32 is low, the -PUP output is high and the microprocessor is held reset and asserts the -BCLR output. The +5 V NCR input charges C8 through R4 until the threshold level of inverter G30 is reached. This occurs at approximately 2.6 Vdc and 70 ms after +5 V NCR was applied. This causes the reset input to the PUP flip-flop to go high and the set input to go low, setting the flip-flop. The -PUP output of the NAND gate G32 goes low. This initiates the power-up sequence of the processor.






Figure 8-19 Power-up

MR-12132

The power-up delay circuit can be bypassed by inserting a jumper between M4 and M6. This allows the BDCOK H and BPOK H bus signals to control the PUP output. The +5 V NCR input goes directly to the inverter G30 driving input to the NAND gate E10 low. The E10 output is then controlled by BDCOK. The BDCOK H signal is low until the power supply stabilizes, causing the reset input to the PUP flip-flop to be low. The BPOK H signal is also low and causes the preset input to the flip-flop to be high. The low input to NAND gate G32 drives the -PUP output high. The microprocessor then asserts the -BCLR output resetting the PFAIL flip-flop. After a minimum of 3 ms, the BDCOK bus input goes high and allows the PUP flip-flop G31 reset to go high. After a minimum of 70 ms, the BPOK H bus input goes high causing the PUP preset input to go low. This allows the output to go high, and when both inputs to NAND gate G32 are high, the -PUP output is low. This initiates the power-up sequence of the microprocessor.

The BPOK H bus input also goes to the PFAIL flip-flop G33. During the power-up sequence, -BCLR resets the PFAIL flip-flop. The flip-flop remains reset until the BPOK input goes low indicating a power fail. The next CAS input clocks the PFAIL flip-flop and sets it. This causes the power fail interrupt, and the microprocessor traps to location 24. The flip-flop must be reset for at least one microprocessor read before another assertion will be recognized by the microprocessor.

#### **8.13 CLOCK**

The module uses a 19.6608 MHz crystal oscillator as the basic time base reference. The oscillator output goes to the clock control logic (see Figure 8-20) and to the G34 binary counters. The counters are always enabled. The 19.6608 MHz output is divided by 32, and the DLCLK output, at 614.4 kHz, goes to the serial line units and to the charge pump. The 19.6608 MHz output is also divided by 4, and the 4.91 MHz output goes to the pulse sync circuit G35. When the TCLKSP input is low, the circuits are enabled and the output goes to the next pulse sync circuit. When the TCLKSP input is high, the circuits are inhibited and there is no output. The second pulse sync circuit is controlled by the PUP input. When the PUP input is low, TCLK to the XTL1 input is enabled. When the PUP input is high, the XTL1 input is inhibited.




Figure 8-20 Clock

#### 8.14 CLOCK CONTROL

The clock control logic (Figure 8-21) stops the XTL1 input to the microprocessor and forces the microprocessor to stop or wait until the XTL1 input is enabled again. The TCLKSP output is normally low to enable XTL1 and is controlled by the TMRP input being high. TMRP forces a low for both inputs to the OR gate G44, and the low output is clocked through the TCLKSP flip-flop by the 19.6 MHz input. When TMRP goes low, this removes the low inputs to the AND gate G43 and the IAK flip-flop G42. The TSYNC input is high for read/write and fetch transactions, and when the -CAS input goes high, the AND gate G43 output also goes high. The output of AND gate G43 is clocked through the TCLKSP flip-flop, and the output goes high to stop the 4.91 MHz clock output of G35. The TSYNC input is low for DMA and IAK transactions so that input to the AND gate G43 holds the output low. However, the IAK flip-flop G42 is set when the -IAK clock input goes high at the end of an external interrupt transaction and the G44 output goes high. The G44 output is clocked through the TCLKSP flip-flop, and the output goes high to stop the 4.91 MHz clock output of G35. The microprocessor XTL1 input will stay stopped until the TMRP input goes high again because either BRPLY or TMER have been negated. This forces the IAK flip-flop G42 output to go low. This negates the TCLKSP output and enables the XTL1 input to the microprocessor.




Figure 8-21 Clock Control

#### 8.15 DMA

The DMA logic (Figure 8-22) controls the bus and microprocessor for DMA transactions. The BDMR L input goes low to start a DMA request. The output of the inverter goes high and is clocked through flip-flop G50 by COUT. The low output goes to the G56 NOR gate, and the high output goes to flip-flop G50. The high output is clocked through by COUT and enables the two NAND gates G52 and G57. The high output is also clocked through flip-flop G54 by the CAS input. The high output enables the NAND gate G55, and the -CDMRQ output (AI-0 input) is switched low. The -CDMRQ output is the DMA interrupt to the microprocessor and it starts a DMA transaction. The microprocessor acknowledges the request by setting SEL1 and SEL0 high to NAND gate G51. The preset of flip-flop G53 goes low to set the DMG output high and the -DMG output low. The DMG high input to NAND gate G55 switches the output low and goes to NOR gate G56. The BSACK L input is normally high and, when inverted by E24, is a low input to the NOR gate G56. All three inputs to the NOR gate G56 are now low causing the output to

switch high. Two high inputs to the NAND gate G57 switch BDMGO hi, and then low thru E6 onto the bus to the originator of the DMA request. The requesting device then sets the bus signal BSACK L low and the BDMR L input high. BSACK L is inverted by E24 and removes the low from the NOR gate G56 and the high input to the NAND gate G57 causing the BDMGO output to go low. It also provides a high input to NAND gate G52 causing the output to switch low. This low goes to the preset input of the flip-flop G50 and clamps the output high; this holds the microprocessor in the DMA mode. The requesting device maintains the BSACK L input low for the duration of the DMA transfer and then sets it high. This removes the low from the preset input of flip-flop G50 and enables the flip-flop. Previously, the BDMR L input went high and was inverted as a low to flip-flop G50. This low was clocked through by COUT and provided a low input to the enabled flip-flop G50. The low is now clocked through causing the —CDMRQ output to go high. This removes the request from the microprocessor. The microprocessor completes the DMA interrupt transaction and negates the SEL1 and SEL0 outputs. The preset input of flip-flop G53 is no longer low, and the low data input is clocked through when RAS goes high. The DMG output goes low, and the —DMG output goes high to complete the DMA transaction.




Figure 8-22 DMA

#### **8.16 TSYNC**

The TSYNC output (Figure 8-23) is normally high for the microprocessor controlled fetch/read and write transactions and low for IAK and DMA transactions. These conditions follow the —SEL1 input which is high and low for the same transactions. The exclusive OR gate G61 is wired as a noninverting buffer, and when RAS goes high, the —SEL1 input of the TSYNC flip-flop G60 is clocked through as the output. When the —CSYNC clear input goes low, it forces the output of the TSYNC flip-flop G60 to go low. The CSYNC flip-flop G60 normally has the clear input pulled low by TCLKSP and, the output to the AND gate G62 is high. When the TCLKSP input goes high, the input of the CSYNC flip-flop is enabled. At this time, the —DRRPLY clock input is low and goes high to clock the flip-flop before the TCLKSP input gets reset. If a DMA transaction is in progress, the —DMG input is high and the CSYNC flip-flop output stays low when clocked by —DRRPLY going high. For any transaction other than the DMA, the —DMG input is low and the CSYNC flip-flop output goes high when clocked by —DRRPLY going high. This allows the CSYNC output to go high and clear the TSYNC flip-flop G60, the write byte flip-flop G75, and the disable flip-flop G73 as shown in Figure 8-25.




Figure 8-23 TSYNC

# 8.17 READ/WRITE

The read/write logic (Figure 8-24) controls the read, write, and fetch transactions for the microprocessor and supports the IAK and DMA transactions. The microprocessor controls the R/-WLB and R/-WHB inputs to select either BDIN, BDOUT, or BWTBT bus signals. To select the BDIN output, the microprocessor sets both R/-WLB and R/-WHB inputs high to NAND gate G72. The output goes low to enable the NOR gate G76 and disables the AND gates G74 and G80. The -TSYNC input to G76 is low for read/write transactions. When the -CAS input goes low, the TREAD output goes high. The TDIN output of OR gate G79 goes high, and the BDIN output of NAND gate G76 goes low. During interrupt transactions, the IAKDIN input to G79 is enabled high and causes TDIN to go high and BDIN to go low.

The microprocessor determines any write condition by setting either or both the R/-WLB or R/-WHB inputs low. The output of NAND gate G72 goes high and enables the AND gates G80 and G74. The output of flip-flop G73 is high, and the -CAS input to AND gate G74 is high. The output of AND gate G79 goes high, and the output of OR gate G78 goes high, and allows the BWTBT output to go low. At this time, the write destination address is written onto the bus. The logic now determines if the data being written is a word or a byte. The exclusive OR gate G71 monitors the R/-WLB and R/-WHB inputs, and the output goes high when the inputs are different. A high output indicates that the data is a byte; a low output indicates that the data is a word. The output goes to flip-flop G75.




Figure 8-24 Read/Write

The microprocessor asserts CAS. The CAS input to G75 and G77 goes high, and -CAS input to G74 goes low. The -CAS input to AND gate G74 switches the output low to remove BWTBT, but the CAS input clocks flip-flop G75 and enables the WBYTE signal to G78. The output of the flip-flop G75 is high for byte transactions and low for word transactions. The BWTBT L signal will either stay asserted low for a byte transaction or be negated high for a word transaction. The TSYNC and CAS inputs to AND gate G77 are set high, and when the PI input goes high, the gate output goes high. The AND gate G80 is enabled, and the output of G77 switches the TDOUT output high. The TDOUT is inverted. The BDOUT output is enabled by going low and it writes the data word.

At the same time, the -RAS and -PI inputs to NOR gate G70 are both low, switching the output high. The high clocks flip-flop G73, and the output goes low. This inhibits the AND gate G74 when the -CAS input goes high again. The flip-flops are reset by CSYNC at the end of the transaction.

# 8.18 REPLY TIME-OUT

The reply time-out logic (Figure 8-25) monitors the bus BRPLY L input to indicate that an LSI-11 bus device responds to an address. The TMER flip-flop G83 output is normally set low by the RAS input to clear the flip-flop. The BRPLY L input is high and inverted so the RRPLY output is low. The —TMRP NOR gate inputs are both low, and the —TMRP output is high. The bus transaction is started by either TDIN or TDOUT inputs going high. This enables the 10  $\mu$ s time-out (50 cycle slips) to start. The microprocessor starts to cycle slip while waiting for the BRPLY L input to go low, indicating the bus transaction can complete. When BRPLY L switches low, the RRPLY output goes high and the —TMRP output goes low. The TMER output stays low. If the BRPLY L does not go low and the 50  $\mu$ s time-out circuit allows the 50 cycle slips, the TMER flip-flop is clocked and the TMER output goes high. TMER also forces the —TMRP output to go low. The assertion of the TMER output goes to the halt logic, and the microprocessor action is dependent upon the configuration of the module. The —TMRP output goes to the clock control and the ready logic. The RRPLY output goes to the bus control logic and enables bus data to be received during LSI-11 bus device reads.




Figure 8-25 Reply Time-out

#### 8.19 BUS CONTROL

The bus control logic (Figure 8-26) controls the transmit and receive functions of the bus transceivers. The transceivers are in transmit mode for microprocessor controlled read/write and fetch transactions to local memory, local I/O, and during LSI-11 bus writes. The transceivers go to the receive mode during an LSI-11 bus read. During DMA, the transceivers go to the receive mode to accept the local device address and will stay in this mode until the device is addressed. When a read transaction occurs, the transceivers go into the transmit mode. When the -BCLR input is high, the transceivers are able to transmit data. When -BCLR is asserted low, the transceivers are disabled. During an IAK transaction, the -IAK input to AND gate G92 goes low to disable the transceiver high byte, and the low byte goes to the receive mode to accept the vector.




Figure 8-26 Bus Control

The receive function of the bus transceivers will override the transmit function any time the receive inputs are enabled high. When data is to be read from an LSI-11 bus device, the —CSQB input is low and inverter G90 makes it a high input to AND gate G92. The TREAD input to AND gate G92 is set high for the receive function. When the data is on the bus, the RRPLY input to AND gate G92 goes high and the output of the gate goes high. The two OR gates G94 allow the high output to enable the receive low byte and receive high byte inputs to the transceivers. The data is now read onto the TDAL bus. During an interrupt transaction, the TIAKO input goes high and enables only the receive low byte input of the transceivers.

The DMA transaction grants bus control to the external device that requested the direct memory grant. The DMG input goes high for the duration of the DMA transaction. This input enables AND gate G93 and NAND gate G91. The BSYNC L input is high and inverted low to the two NAND gates G91. This switches the NAND gate outputs high, and the receive and transmit functions are both enabled. However, the receive function overrides the transmit function, and the TDAL bus receives data from the BDAL bus. This condition stays until the bus master asserts the BDIN L input low. It is inverted high and enables the NAND gate G91. The -CSOB input is dependent upon the address received from the BDAL bus. This input is low if the address is a bus location and high if the address is for the local memory or I/O device. A low input sets the output of NAND gate G91 high and enables the receive function of the transceivers. At the same time, the -CSOB low input is inverted high, and the output of NAND gate G91 is switched low to disable the transmit function. When the -CSQB input is high indicating the local memory is being addressed, the NAND gate G91 is enabled. The -CSQB high input is also inverted low to NAND gate G91 and enables the receive function. The bus master now asserts either BDIN L or BDOUT L bus signals. The -READ input goes low for the BDIN L signal and goes high for the BDOUT L signal. If -READ goes high, it is inverted low and switches the output of NAND gate G91 high to enable the receive function. If -READ goes low, it is inverted high and switches the output of NAND gate G91 low to inhibit the receive function. The transmit function stays enabled. Therefore, when the bus master asserts the BDIN L bus signal, the data is transmitted from the module and when it asserts the BDOUT L bus signal, the data is received by the module even if it was not addressed.

The BBS7 L bus signal is enabled low when the bus addresses the I/O page during the address part of a transaction. This is the upper eight kilobytes from 56Kb to 64Kb. This page is normally reserved for I/O devices on the LSI-11 bus.

To address this page, the TDAL bus bits 13, 14, and 15 are set high and are inputs to NAND gate E14. The output is switched low and goes to the NOR gate E25. The SEL1 input to NOR gate E25 is low for read, write, and fetch transactions. When both inputs to NOR gate E25 are low, the output is switched high. This is inverted to a low for BBS7 L output and is inverted again to set RBS7 high.



# CHAPTER 9 LSI-11 BUS

#### 9.1 INTRODUCTION

The LSI-11 bus provides interconnections for LSI-11 type modules, such as processors, memories, and interfaces, to communicate with each other. Not all of the bus functions are supported by the SBC-11/21 PLUS, and only the supported functions are described in this chapter. For a complete explanation of the LSI-11 bus, see the *PDP-11 Bus Handbook*.

The LSI-11 bus has forty signal lines; eighteen are used for data and twenty-two are used for control. The SBC-11/21 PLUS supports only sixteen data lines and eighteen control lines.

There are four groups of control lines.

- 1. Six data transfer control lines:
  - a. BBS7
  - b. BDIN
  - c. BDOUT
  - d. BRPLY
  - e. BSYNC
  - f. BWTBT
- 2. Four direct memory access control lines:
  - a. BDMGI
  - b. BDMGO
  - c. BDMR
  - d. BSACK
- 3. Six interrupt control lines:
  - a. BIAKI
  - b. BIAKO
  - c. BIRO4
  - d. BIRQ5 (not used by SBC-11/21 PLUS)
  - e. BIRQ6 (not used by SBC-11/21 PLUS)
  - f. BIRQ7 (not used by SBC-11/21 PLUS)
- 4. Six system control lines:
  - a. BDCOK
  - b. BPOK
  - c. BHALT
  - d. BINIT
  - e. BREF (not used by SBC-11/21 PLUS)
  - f. BEVNT

Most LSI-11 bus signals are bidirectional and use terminations for a negated (high) signal level. Modules connect to these lines via high impedance bus receivers and open collector drivers. The asserted state is produced when a bus driver asserts the line low. Although bidirectional lines are electrically bidirectional (any point on the line can be driven or received), certain lines are functionally unidirectional. These lines communicate to or from a bus master or signal source, but not both. Interrupt acknowledge (BIAK) and direct memory access grant (BDMG) signals are physically unidirectional in a daisy chain. These signals start at the processor output signal pins. Each is received on device input pins (BIAKI or BDMGI) and conditionally passed on via device output pins (BIAKO or BDMGO). The BIAK and BDMG signals are received from higher priority devices and are passed onto lower priority devices along the bus.

# 9.2 SBC-11/21 PLUS SINGLE-BOARD COMPUTER

The SBC-11/21 PLUS module functions on the LSI-11 bus and can act as a bus master, a bus slave, or a bus arbitrator. The module allows a DMA master to access the on-board functions. It supports only sixteen data/address lines and terminates the other lines. It also contains its own on-board memory and accesses the bus for external memory or devices. However, while accessing its on-board devices, the SBC-11/21 PLUS asserts bus control signals as it does when communicating with the LSI-11 bus. The memory maps defining on-board and external addressing are described in Chapter 2. The SBC-11/21 PLUS microprocessor supports an on-board multilevel interrupt structure, and the BIRQ4 bus interrupt control line is an active bus interrupt with a level 4 priority. Therefore, the BIRQ5, BIRQ6, and BIRQ7 bus control interrupt lines are not recognized or accepted by the SBC-11/21 PLUS module. The DMA request is recognized by the module at the lowest interrupt level. Once the DMA master has accessed the bus, there are no other interrupts until the transfer is complete or the DMA master relinquishes the bus. The module does not use or support the BREF control line for refreshing dynamic memory.

# 9.3 MASTER/SLAVE RELATIONSHIP

Communication between devices on the bus is asynchronous. A master/slave relationship occurs during each bus transaction. At any time, there is one device that has control of the bus. This controlling device is the bus master. The master device controls the bus when communicating with another device on the bus, the slave. The bus master (the processor or a DMA device) starts a bus transaction. The slave device responds by acknowledging the transaction in progress and by receiving data from, or transmitting data to, the bus master. LSI-11 bus control signals transmitted or received by the bus master or bus slave device must complete the sequence according to bus protocol.

The processor controls bus arbitration, i.e., which device becomes bus master at any given time. A typical example of this relationship is the processor, as master, fetching an instruction from memory, which is always a slave. Another example is a disk, as master, transferring data to memory as slave. Communication on the LSI-11 bus is interlocked so that for certain control signals issued by the master device, there must be a response from the slave in order to complete the transfer. It is the master/slave signal protocol that makes the LSI-11 bus asynchronous. The asynchronous operation eliminates the need for synchronizing with, and waiting for, clock pulses.

A bus cycle completion by the bus master requires a response from the slave device. Each bus master must include a time-out error circuit that will abort the bus cycle if the slave device does not respond to the bus transaction within  $10 \mu s$ . The actual time before a time-out error occurs must be longer than the response time of the slowest peripheral or memory device on the bus. Table 9-1 provides a summary of signals that appear on the LSI-11 bus.

Table 9-1 Signal Assignments

Number of Pins	Functional Category	Signal Names	
16	Data/address	BDAL0, BDAL1, BDAL2 · · · BDAL15	
6	Data control	BDOUT, BRPLY, BDIN, BSYNC, BWTBT, BBS7	
3	Interrupt control	BIRQ4, BIAKO, BIAKI	
4	DMA control	BDMR, BDMGO, BDMGI, BSACK	
5	System control	BHALT, BDCOK, BPOK, BEVNT, BINIT	
3	+5 Vdc		
2	+12 Vdc		
2	-12 Vdc		
1	+5 B (battery)		
8	GND		
8	SSPARES		
4	MSPARES		
2	PSPARES		

# 9.4 DATA TRANSFER BUS CYCLES

Data transfer bus cycles are listed and defined in Table 9-2.

# **NOTE**

The SBC-11/21 PLUS microcomputer performs a read transaction before every write transaction. It does not perform DATIO or DATIO(B) bus transactions as one address. It executes read-modify-write instructions by addressing the source as one transaction and addressing the destination as another transaction.

These bus cycles, executed by bus master devices, transfer 16-bit words or 8-bit bytes to or from slave devices. The bus signals that are listed in Table 9-3 are used in the data transfer operations that are described in Table 9-2. Data transfer bus cycles can be lowered to two basic types; DATI, and DATO(B). These transactions occur between the bus master and one slave device selected during the addressing section of the bus cycle.

Table 9-2 Data Transfer Operations

	Bus Cycle Mnemonic	Description	Function (with respect to the bus master)
1.79	DATI	Data word input	Read
	DATO	Data word output	Write
	DATO(B)	Data byte output	Write byte

Table 9-3 Bus Signals Used in Data Transfer Operations

Mnemonic	Description	Function
BDAL<15:00> L	16 data/address lines	BDAL<15:00> L are used for word and byte transfers
BSYNC L	Bus cycle control	Strobe signal
BDIN L	Data input indicator	Strobe signal
BDOUT L	Data output indicator	Strobe signal
BRPLY L	Slave's acknowledge of bus cycle	Strobe signal
BWTBT L	Write/byte control	Control signal
BBS7	I/O device select; indicates address is in the I/O page	Control signal

# 9.4.1 Bus Cycle Protocol

Before starting a bus cycle, the previous bus transaction must have been completed (BSYNC L negated) and the device must become bus master. The bus cycle can be divided into two parts; an addressing section and a data transfer section. During the addressing section, the bus master outputs the address for the correct slave device, memory location, or device register. The selected slave device responds by latching the address bits and holding this condition for the duration of the bus cycle until BSYNC L becomes negated. During the data transfer section, the actual data transfer occurs.

**Device Addressing** – The device addressing section of a data transfer bus cycle has an address set-up and deskew time and an address hold and deskew time. During the address set-up and deskew time, the bus master:

- 1. Asserts BDAL<15:00> L with the correct slave device address bits.
- 2. Asserts BBS7 L if a device in the I/O page (56Kb-64Kb for SBC-11/21 PLUS) is being addressed. (Devices in the I/O page ignore BDAL<15:13> and decode BBS7 L with BDAL<12:00>.)
- 3. Asserts BWTBT L if the cycle is a DATO(B) bus cycle. (Inactive BWTBT L indicates a DATI or DATIO(B) operation.)
- 4. Asserts BSYNC at least 150 ns after BDAL<15:00> L, BBS7 L, and BWTBT L are valid.

The BBS7 L address and BWTBT L signal must be asserted at the slave bus receiver for at least 75 ns before BSYNC goes active. The address hold and deskew time start after BSYNC L is asserted.

The slave device uses the active BSYNC L bus receiver output to clock BDAL address bits, BBS7 L and BWTBT L, into its internal logic. BDAL<15:00> L, BBS7 L, and BWTBT L will stay active for 25 ns (minimum) after the BSYNC L bus receiver goes active. BSYNC L stays active for the duration of the bus cycle.

Memory devices usually do not respond to addresses in the I/O page; however, some system applications may permit memory to reside in the I/O page for use as DMA buffers, read only memory bootstraps, or diagnostics, etc.

**DATI** – The DATI bus cycle, shown in Figure 9-1, is a read operation. During DATI, data is input to the bus master. Data uses 16-bit word transfers over the bus. During the data transfer section of the DATI bus cycle, the bus master asserts BDIN L 100 ns (minimum) after BSYNC L is asserted. In response to BDIN L active, the slave device:

- 1. Asserts BRPLY L after receiving BDIN L and 125 ns (maximum) before BDAL bus driver data bits are valid.
- 2. Asserts BDAL<15:00> L with the addressed data.

When the bus master receives BRPLY L, the bus master:

- 1. Waits at least 200 ns deskew time and then accepts input data at BDAL<15:00> L bus receivers.
- 2. Negates BDIN L 150 ns (minimum) to 2 µs (maximum) after BRPLY L goes active.

#### NOTE

Continuous assertion of BSYNC L keeps control of the bus under the bus master, and the previously addressed slave device remains selected. Also, a slow slave device can hold off data transfers to itself by keeping BRPLY L asserted. This will cause the master to keep BSYNC L asserted.




Figure 9-1 DATI Bus Cycle


The slave device responds to BDIN L negation by negating BRPLY L and removing read data from BDAL bus drives. BRPLY L must be negated 100 ns (maximum) before removal of read data. The bus master responds to the negated BRPLY L by negating BSYNC L.

Two conditions must be met for the next BSYNC L assertion:


- 1. BSYNC L must remain negated for 200 ns (minimum).
- 2. BSYNC L must not become asserted within 300 ns of the previous BRPLY L negation.

Figure 9-2 illustrates DATI bus cycle timing.

#### TIMING AT MASTER DEVICE



#### TIMING AT SLAVE DEVICE



#### NOTES:

- 1. TIMING SHOWN AT MASTER AND SLAVE DEVICE BUS DRIVER INPUTS AND BUS RECEIVER OUTPUTS
- 2. SIGNAL NAME PREFIXES ARE DEFINED BELOW: T = BUS DRIVER INPUT R = BUS RECEIVER OUTPUT
- 3. BUS DRIVER OUTPUT AND BUS RECEIVER INPUT SIGNAL NAMES INCLUDE A "B" PREFIX
- 4. DO NOT CARE CONDITION

MR-7180

Figure 9-2 DATI Bus Cycle Timing

**DATO(B)** – DATO(B), illustrated in Figure 9-3, is a write operation. Data is transferred in 16-bit words (DATO) or 8-bit bytes (DATO(B)) from the bus master to the slave device. The data transfer output can occur after the addressing section of a bus cycle when BWTBT L has been asserted by the bus master.

The data transfer section of a DATO(B) bus cycle makes a data set-up and deskew time and a data hold and deskew time. During the data set-up and deskew time, the bus master outputs the data on BDAL<15:00> L at least 100 ns after the BSYNC L is asserted. If it is a word transfer, the bus master negates BWTBT L at least 100 ns after BSYNC L assertion. BWTBT L stays negated for the length of the bus cycle. If the transfer is a byte transfer, BWTBT L remains asserted. During a byte transfer, BDAL 00 L selects the high or low byte. This occurs while in the addressing section of the cycle. If asserted, the high byte (BDAL<15:08> L) is selected; otherwise, the low byte (BDAL<07:00> L) is selected. The bus master asserts BDOUT L at least 100 ns after BDAL and BWTBT L bus drives are stable. The slave device responds by asserting BRPLY L within 10  $\mu$ s to avoid bus time-out. This completes the data set-up and deskew time.

During the data hold and deskew time, the bus master receives BRPLY L and negates BDOUT L. BDOUT L must stay asserted for at least 150 ns after receiving BRPLY L before being negated by the bus master. BDAL<15:00> L bus drivers stay asserted for at least 100 ns after BDOUT L negation. The bus master then negates BDAL inputs. During this time, the slave device senses BDOUT L negation. The data is accepted, and the slave device negates BRPLY L. The bus master responds by negating BSYNC L. However, the processor will not negate BSYNC L for at least 175 ns after negating BDOUT L. This completes the DATO(B) bus cycle. Before the next cycle, BSYNC L must stay unasserted for at least 200 ns. Figure 9-4 shows the DATO(B) bus cycle timing.

# 9.4.2 Direct Memory Access

DMA is started after the processor (normally bus master) has passed bus mastership to the highest priority DMA device that is requesting the bus. The processor arbitrates all requests and grants the bus to the DMA device electrically closest to it. A DMA device remains a bus master until it relinquishes its mastership. The following control signals are used during bus arbitration.

BDMGI L
 BDMGO L
 BDMR L
 BSACK L
 DMA grant input
 DMA grant output
 DMA request line
 Bus grant acknowledge

A DMA transaction can be divided into three phases:

- 1. Bus mastership acquisition phase
- 2. Data transfer phase
- 3. Bus mastership relinquish phase

During the bus mastership acquisition phase, a DMA device requests the bus by asserting BDMR L. The processor arbitrates the request and starts the transfer of bus mastership by asserting BDMGO L. The maximum time between BDMR L assertion and BDMGO L assertion is DMA latency. This is processor dependent. BDMGO L/BDMGI L is one signal that is daisy chained through each module in the backplane. It is driven out of the processor on the BDMGO L pin, enters each module on the BDMGI L pin, and exits on the BDMGO L pin. This signal passes through the modules in descending order of priority until it is stopped by the requesting device. The requesting device blocks the output of BDMGO L and asserts BSACK L. If BDMR L is continuously asserted, the bus will be hung.





Figure 9-3 DATO or DATOB Bus Cycle

MR-7196



## **TIMING AT SLAVE DEVICE**

#### NOTES:

- 1. TIMING SHOWN AT MASTER AND SLAVE DEVICE BUS DRIVER INPUTS AND BUS RECEIVER OUTPUTS.
- 3. BUS DRIVER OUTPUT AND BUS RECEIVER INPUT SIGNAL NAMES INCLUDE A "B" PREFIX.
- 2. SIGNAL NAME PREFIXES ARE DEFINED BELOW:
  - T = BUS DRIVER INPUT
- 4. DON'T CARE CONDITION.

R = BUS RECEIVER OUTPUT

MR 1179

Figure 9-4 DATO or DATOB Bus Cycle Timing

During the data transfer phase, the DMA device continues asserting BSACK L. The actual data transfer is performed as described previously.

#### NOTE

If multiple data transfers are performed during this phase, consideration must be given to the use of the bus for other system functions.

The DMA device can assert BSYNC L for a data transfer 250 ns (minimum) after it receives BDMGI L and its BSYNC L and BRPLY L become negated.

During the bus mastership relinquish phase, the DMA device relinquishes the bus by negating BSACK L. This occurs after completing (or aborting) the last data transfer cycle (BRPLY L negated). BSACK L may be negated up to a maximum of 300 ns before negating BSYNC L. Figure 9-5 shows the DMA protocol, and Figure 9-6 shows the DMA request/grant timing.





Figure 9-5 DMA Protocol



NOTES:

- 1 TIMING SHOWN AT REQUESTING DEVICE BUS DRIVER INPUTS AND BUS RECEIVER OUTPUTS.
- 2 SIGNAL NAME PREFIXES ARE DEFINED BELOW T = BUS DRIVER INPUT R = BUS RECEIVER OUTPUT
- 3 BUS DRIVER OUTPUT AND BUS RECEIVER INPUT SIGNAL NAMES INCLUDE A "B" PREFIX

MR-7178

Figure 9-6 DMA Request/Grant Timing

## 9.5 INTERRUPTS

The LSI-11 bus signals used in interrupt transactions are:

1.	BIRQ4 L	Interrupt request priority level 4
2.	BIAKI L	Interrupt acknowledge input
3.	BIAKO L	Interrupt acknowledge output
4.	BDAL<15:00> L	Data/address lines
5.	BDIN L	Data input strobe
6.	BRPLY L	Reply

## 9.5.1 Device Priority

The SBC-11/21 PLUS supports only one method of device priority arbitration; position defined arbitration (priority is determined only by electrical position on the bus). The closer a device is to the processor, the higher its priority.

## 9.5.2 Interrupt Protocol

Interrupt protocol on the SBC-11/21 PLUS has three phases:

- 1. Interrupt request phase
- 2. Interrupt acknowledge and priority arbitration phase
- 3. Interrupt vector transfer phase

Figure 9-7 shows the interrupt request/acknowledge sequence.




Figure 9-7 Interrupt Request/Acknowledge Sequence

The interrupt request phase starts when a device meets its specific conditions for interrupt requests (e.g., the device is ready, done, or an error has occurred). The interrupt enable bit in a device status register must be set. The device then sets up the interrupt by asserting the interrupt request line. BIRQ4 L is the only hardware priority level on the SBC-11/21 PLUS and is asserted for all interrupt requests. The interrupt request line stays asserted until the request is acknowledged.

During the interrupt acknowledge and priority arbitration phase, the SBC-11/21 PLUS processor will acknowledge interrupts under the following conditions:

- 1. The device interrupt priority is higher than the current PS<7:5>.
- 2. The processor has completed instruction execution, and no additional bus cycles are waiting.

The processor acknowledges the interrupt request by asserting BDIN L, and, 225 ns (minimum) later, asserting BIAKO L. The device electrically closest to the processor receives the acknowledge on its BIAKI L bus receiver.

When the device receives the acknowledge, it reacts as follows:

- 1. If not requesting an interrupt, the device asserts BIAKO L, and the acknowledge moves to the next device on the bus.
- 2. If the device was requesting an interrupt, the acknowledge is blocked using the leading edge of BDIN L and arbitration is granted. The interrupt vector transfer phase begins.

The interrupt vector transfer phase is enabled by BDIN L and BIAKI L. The device responds by asserting BRPLY L and its BDAL<15:00> L bus driver inputs with the vector address bits. The BDAL bus driver inputs must be stable within 125 ns (maximum) after BRPLY L is asserted. The processor then inputs the vector address and negates BDIN L and BIAKO L. The device then negates BRPLY L and, 100 ns (maximum) later, removes the vector address bits. The processor then enters the device's service routine.

#### NOTE

Propagation delay from BIAKI L to BIAKO L must not be greater than 500 ns per LSI-11 bus slot.

The device must assert BRPLY L within 10  $\mu$ s (maximum) after the processor asserts BIAKI L.

#### 9.6 CONTROL FUNCTIONS

The following LSI-11 bus signals provide control functions.

1.	BHALT L	Processor halt
2.	BINIT L	Initialize
3.	BPOK H	Power OK
4.	BDCOK H	DC power OK
5.	BEVNT L	External event

#### 9.6.1 Halt

Refer to Chapter 2 for an explanation of the BHALT L response.

### 9.6.2 Initialization

Devices on the bus are initialized when BINIT L is asserted. The microprocessor can assert BINIT L as a result of executing a RESET instruction or as part of a power-up sequence. BINIT L is asserted for approximately 17  $\mu$ s when RESET is executed.

### 9.6.3 Power Status

Power status protocol is controlled by two signals, BPOK H and BDCOK H. These signals are driven by some external device (usually the power supply).

**BPOK H** – When asserted, BPOK H indicates that there is at least an 8 ms reserve of dc power and that BDCOK H has been asserted for at least 70 ms. Once BPOK H has been asserted, it must stay asserted for at least 3 ms. The negation of this line, the first event in the power fail sequence, indicates that power is failing and that only 4 ms of dc power reserve remain.

**BDCOK H** – When asserted, BDCOK H indicates that dc power has been stable for at least 3 ms. Once asserted, this line stays asserted until the power fails. Its negation indicates that only 5  $\mu$ s of dc power reserve remain.


## 9.6.4 Power-Up/Power-Down Protocol

Power-up protocol (Figure 9-8) begins when the power supply applies power with BDCOK H negated. This forces the processor to assert BINIT L. When the dc voltages are stable, the power supply, or other external device, asserts BDCOK H. The processor responds by clearing the PSW. BINIT L remains asserted until the assertion of BDCOK H. The processor continues to test for BPOK H until it is asserted. The power supply asserts BPOK H 70 ms (minimum) after BDCOK H is asserted. The processor then performs its power-up sequence. Normal power must be maintained at least 3 ms before a power-down sequence can start.

A power-down sequence starts when the power supply negates BPOK H. When the current instruction is completed, the microprocessor traps to a power-down routine at location 24. The routine must provide for loading 340 into the PSW, execute a RESET instruction, and terminate in a WAIT instruction or branch on itself. There should be no DMA requests issued after the RESET is executed. This prevents any possible memory destruction in the battery supported system as the dc voltages fail.

#### NOTE

SBC-11/21 PLUS does not generate BINIT L during the power-down sequence. The power-down routine must therefore include a RESET instruction to set bus devices into a known state.



NOTE:

ONCE A POWER DOWN SEQUENCE IS STARTED, IT MUST BE COMPLETED BEFORE A POWER UP SEQUENCE IS STARTED.

MR-1184

Figure 9-8 Power-Up/Power-Down Timing

## 9.7 LSI-11 BUS ELECTRICAL CHARACTERISTICS

Configuring LSI-11 bus systems requires an understanding of its transmission line characteristics. For a discussion of these characteristics, see the PDP-11 Bus Handbook.

## 9.8 MODULE CONTACT FINGER IDENTIFICATION

All Digital plug-in modules, including the SBC-11/21 PLUS, use the same contact finger (pin) identification system. The LSI-11 bus is based on the use of double-height modules that plug into a 2-slot bus connector. Each slot contains thirty-six lines (eighteen each on both the component and solder sides of the circuit board).

Slots, shown as row A and row B in Figure 9-9, include a numeric identifier for the side of the module. The component side is defined as side 1; the solder side is defined as side 2. Letters A through V (except G, I, O, and Q) identify a specific pin on a side of a slot. Table 9-4 lists and identifies the bus pins of the double-height module. For a summary, refer to Table 1-1. The bus pin identifier terminating with a 1 is found on the component side of the board; a bus pin identifier terminating with a 2 is found on the solder side of the board. A typical pin is defined as follows:

## AE2: row A, pin E, side 2

The positioning slot between the two rows of pins matches with a guide on the connector block for correct module positioning.




Figure 9-9 Double-Height Module Contact Finger Identification

Table 9-4 Bus Pin Identifiers

Bus Pin	Mnemonic	Description
AE1	SSPARE1 (alternate +5B)	Special spare – not assigned or bused in Digital cable or backplane assemblies; available for user connection. Optionally, this pin may be used for +5 V battery (+5B) backup power to keep critical circuits alive during power failures. A jumper is required on LSI-11 bus options to open (disconnect) the +5B circuit in systems that use this line as SSPARE1.
AFI	SSPARE2	Special spare – not assigned or bused in Digital cable or backplane assemblies; available for user interconnection.
AJI	GND	Ground - system signal ground and dc return.
AK1	MSPAREA	
ALI	MSPAREA	Maintenance spare – normally connected together on the backplane at each option location (not a bused connection).
AMI	GND	Ground – system signal ground and dc return.
ANI	BDMR L	Direct memory access (DMA) request – a device asserts this signal to request bus mastership. The processor arbitrates bus mastership between itself and all DMA devices on the bus. If the processor is not bus master (it has completed a bus cycle, and BSYNC L is not being asserted by the processor), it grants bus mastership to the requesting device by asserting BDMGO L. The device responds by negating BDMR L and
		asserting BSACK L.
API	BHALT L	Processor halt - refer to Chapter 2.
AT1	GND	Ground - system signal ground and dc return.
<b>A</b> U1	PSPARE1	Spare – not assigned; customer usage not recommended; prevents damage when modules are inserted upside down.
AVI	+5B	+5 V battery power - secondary +5 V power connection. Battery power can be used with certain devices.
BA1	BDCOK H	DC power OK – power supply-generated signal that is asserted when there is sufficient dc voltage available to sustain reliable system operation.
BB1	врок н	Power OK – asserted by the power supply 70 ms after BDCOK. Negated when ac power drops below the value required to sustain power (approximately 75% of nominal). When negated during processor operation, a power fail trap sequence is initiated.

Table 9-4 Bus Pin Identifiers (Cont)

Bus Pin	Mnemonic	Description
ВНІ	SSPARE8	Special spare – not assigned or bused in Digital cable and backplane assemblies; available for user interconnection.
ВЈІ	GND	Ground - system signal ground and dc return.
BK1 BL1	MSPAREB MSPAREB	Maintenance spare – normally connected together on the backplane at each option location (not a bused connection).
BM1	GND	Ground - system signal ground and dc return.
BNI	BSACK L	This signal is asserted by a DMA device in response to the processor's BDMGO L signal, indicating that the DMA device is bus master.
BRI	BEVNT L	External event interrupt request – when asserted, the processor responds (if PS bit 7 is zero) by entering a service routine via vector address 100. A typical use of this signal is a line time-clock interrupt.
BS1	PSPARE4	Power spare 4 – not assigned a function; not recommended for use.
BTI	GND	Ground – system signal ground and dc return.
BUI	PSPARE2	Power spare 2 – not assigned a function; not recommended for use. If a module is using -12 V (on pin AB2) and if the module is accidentally inserted upside down in the backplane, -12 Vdc appears on pin BU1.
BVI	+5	+5 V power - normal +5 Vdc system power.
AA2	+5	+5 V power - normal +5 Vdc system power.
AB2*	-12	-12  V power $-12  Vdc$ (optional) power for devices requiring this voltage.
AC2	GND	Ground - system signal ground and dc return.
AD2	+12	+12 V power - 12 Vdc system power.
AE2	BDOUT L	Data output – BDOUT, when asserted, implies that valid data is available on BDAL<0:15> L and that an output transfer, with respect to the bus master device, is taking place. BDOUT L is deskewed with respect to data on the bus. The slave device responding to the BDOUT L signal must assert BRPLY L to complete the transfer.

Table 9-4 Bus Pin Identifiers (Cont)

Bus Pin	Mnemonic	Description
AF2	BRPLY L	Reply - BRPLY L is asserted in response to BDIN L or BDOUT L and during IAK transactions. It is generated by a slave device to indicate that it has placed its data on the BDAL bus or that it has accepted output data from the bus.
AH2	BDIN L	Data input - BDIN L is used for two types of bus operation:
		1. When asserted during BSYNC L time, BDIN L implies an input transfer with respect to the current bus master and requires a response (BRPLY L). BDIN L is asserted when the master device is ready to accept data from a slave device.
		2. When asserted without BSYNC L, BDIN L indicates that an interrupt operation is occurring.
		The master device must deskew input data from BRPLY L.
AJ2	BSYNC L	Synchronize - BSYNC L is asserted by the bus master device to indicate that it has placed an address on BDAL<0:15> L. The transfer is in process until BSYNC L is negated.
AK2	BWTBT L	Write/byte - BWTBT L is used in two ways to control a bus cycle:
The state of the s		<ol> <li>It is asserted at the leading edge of BSYNC L to indicate that an output sequence is to follow (DATO or DATO(B)), rather than an input sequence.</li> </ol>
		2. It is asserted during BDOUT L, in a DATO(B) bus cycle, for byte addressing.
AL2	BIRQ4 L	Interrupt request priority level 4 – a level 4 device asserts this signal when its interrupt enable and interrupt request flips-flops are set. If the PSW bit 7 is zero, the processor responds by acknowledging the request by asserting BDIN L and BIAKO L.
AM2 AN2	BIAKI L BIAKO L	Interrupt acknowledge – in accordance with interrupt proto- col, the processor asserts BIAKO L to acknowledge receipt of an interrupt. The bus transmits this to BIAKI L of the device electrically closest to the processor. This device accepts the interrupt acknowledge under two conditions:
		1. The device requested the bus by asserting BIRQ4 L.

Table 9-4 Bus Pin Identifiers (Cont)

Bus Pin	Mnemonic	Description
		2. The device has the highest priority interrupt request on the bus at that time.
		If these conditions are not met, the device asserts BIAKO L to the next device on the bus. This process continues in a daisy chain fashion until the device with the highest interrupt priority receives the interrupt acknowledge signal.
AP2	BBS7 L	Bank 7 select – the bus master asserts this signal to reference the I/O page (including that portion of the I/O page reserved for nonexistent memory). The address in BDAL<0:12> L when BBS7 L is asserted is the address within the I/O page.
AR2 AS2	BDMGI L BDMGO L	Direct memory access grant – the bus arbitrator asserts this signal to grant bus mastership to a requesting device according to bus mastership protocol. The signal is passed in a daisy chain from the arbitrator (as BDMGO L) through the bus to BDMGI L of the next priority device (electrically closest device on the bus). This device accepts the grant only if it requested to be bus master (by a BDMR L). If not, the device passes the grant (asserts BDMGO L) to the next device on the bus. This process continues until the requesting device acknowledges the grant.
AT2	BINIT L	Initialize – this signal is used for system reset. All devices on the bus are to return to a known, initial state (i.e., registers are reset to zero, and logic is reset to state zero). Exceptions should be completely documented in programming and engi- neering specifications for the device.
AU2 AV2	BDALO L BDAL1 L	Data/address lines – these two lines are part of the sixteen- line data/address bus over which address and data informa- tion are communicated. Address information is first placed on the bus by the bus master device. The same device then either receives input data from, or outputs data to, the addressed slave device or memory over the same bus lines.
BA2	+5	+5 V power - normal +5 Vdc system power.
BB2	-12	-12 V power $ -12$ Vdc (optional) power for devices requiring this voltage.
BC2	GND	Ground - system signal ground and dc return.
BD2	+12	+12 V power - +12 V system power.

Table 9-4 Bus Pin Identifiers (Cont)

Bus Pin	Mnemonic	Description
BE2	BDAL2 L	Data /address lines - these fourteen lines are part of the
BF2	BDAL3 L	sixteen-line data/address bus previously described.
BH2	BDAL4 L	
BJ2	BDAL5 L	
BK2	BDAL6 L	
BL2	BDAL7 L	
BM2	BDAL8 L	
BN2	BDAL9 L	
BP2	BDAL10 L	
BR2	BDAL11 L	
BS2	BDAL12 L	
BT2	BDAL13 L	
BU2	BDAL14 L	
BV2	BDAL15 L	

<sup>\*</sup> LSI-11 modules that require negative voltages contain an inverter circuit (on each module) that generates the required voltage(s). Hence, -12 V power is not required with Digital-supplied options.



# APPENDIX A INSTRUCTION TIMING

The fetch and execute times listed in Table A-1 assume that the SBC-11/21 PLUS is transacting with local devices that do not require cycle slips when accessed.

Table A-1 Instruction Timing

Single Operand Instructions	Destination Mode	Fetch and Execute Time (μs)	Number of Bus Transactions	Number of Microcycles
CLR(B), COM(B),	0	2.44	1	4
INC(B), DEC(B),	1	4.27	3	7
NEG(B), ROR(B),	2	4.27	3	7
ROL(B), ASR(B),	3	5.49	4	9
ASL(B), SWAP,	4	4.88	3	8
ADC(B), SBC(B),	5	6.10	4	10
SXT, MFPS,	6	6.10	4	10
XOR	7	7.32	5	12
	0	2.44	1	4
	1	3.66	2	6
	2	3.66	2	6
TST(B)	3	5.49	3	8
	4	4.27	2	7
	5	5.49	3	9
	6	5.49	3	9
	7	6.71	4	11
	0	4.88	1	8
	1	6.10	2	10
	2	6.10	2	10
MTPS	3	7.32	3	12
	4	6.71	2	11
	5	7.93	3	13
	6	7.93	3	13
	7	9.16	4	15

Table A-1 Instruction Timing (Cont)

Double Operand Instructions	Source Mode	Source Mode Time (µs) Includes Fetch	Number of Bus Transactions	Number of Microcycles
MOV(B), CMP(B),	0	1.83	1	3
ADD, SUB,	1	3.05	2	5
BIT(B), BIC(B),	2	3.05	2	5
BIS(B)	3	4.27	3	7
	4	3.66	2	6
	5	4.88	3	8
	6	4.88	3	8
	7	6.10	4	10
Double Operand Instructions	Destination Mode	Destination Mode Time (μs)	Number of Bus Transactions	Number of Microcycles
liisti uctions	Mode	Time (µs)	TTAIISACTIONS	Whelocycles
MOV(B), CMP(B),	0	0.61	0	1
ADD, SUB,	1	2.44	2	4
BIT(B), BIC(B),	2	2.44	2	4
BIS(B)	3	3.66	3	6
	4	3.05	2	5
	5	4.27	3	7
	6	4.27	3	7
	7	5.49	4	9
	0	0.61	0	1
	ĺ	1.83	ĺ	3
	2	1.83	Î	3
CMP(B), BIT(B)	3	3.05	2	5
Civil (b), bill(b)	4	2.44	1	4
	5	3.66	2	6
	6	3.66	2	6
	7	4.88	3	8
Jump and		Fetch and	Number of	
Subroutine	Destination	Execute	Bus	Number of
Instructions	Mode	Time (µs)	Transactions	Microcycles
	1	3.05	2	5
	2	3.66	2 2	6
JMP	3	3.66	3	6
<del></del>	4	3.66	2	6
	5	4.27	3	7
	6	4.27	3	7
	7	5.49	4	ģ

Table A-1 Instruction Timing (Cont)

Single Operand Instructions	Destination Mode	Fetch and Execute Time (µs)	Number of Bus Transactions	Number of Microcycles
	1	5.49	4	9
	2	6.10	4	10
JSR	3	6.10	5	10
	4	6.10	4	10
	5	6.71	5	11
	6	6.71	5	11
	7	7.90	6	13
RTS	NA	4.27	. 2	7
SOB	NA	3.66	1	6
Branch, Trap, and Interrupt	Destination	Fetch and Execute	Number of Bus	Number of
Instructions	Mode	Time (µs)	Transactions	Microcycles
BR, BNE, BEQ, BPL, BMI, BVC,	NA	2.44	1	4
BVS, BCC, BCS, BGE, BLT, BGT, BLE, BHI, BLOS, BHIS, BLO				
Dino, Deo	en de la companya de La companya de la co			
EMT, TRAP, BPT, IOT	NA	9.77	7	16
RTI	NA	4.88	3	8
RTT	NA	6.71	3	11
Miscellaneous		B. d		
and Condition Code Instructions	Destination Mode	Fetch and Execute Time (µs)	Number of Bus Transactions	Number of Microcycles
HALT	NA	8.54	5	14
WAIT	NA	2.44	1	4 then loop
RESET	NA	22.28	1	39

Table A-1 Instruction Timing (Cont)

Single Operand Instructions	Destination Mode	Fetch and Execute Time (µs)	Number of Bus Transactions	Number of Microcycles
NOP	NA	3.66	1	6
CLC, CLV, CLZ, CLN, CCC, SEC, SEV, SEZ, SEN, SCC	NA g	3.66	1	6
MFPT	NA	3.05	1	5

The measure of LSI-11 bus interrupt latency is the time from the assertion of BIRQ until BIAKI is accepted by the interrupting device electrically closest to the processor on the LSI-11 bus.

The measure of local interrupt latency is the time from assertion of the request until the time the microprocessor is ready to fetch the first instruction in the interrupt service routine. This time is primarily comprised of the time to perform two pushes and a PC and PSW restore.

Interrupt Latency:

LOCAL

 $23.2 \mu s$ 

LSI-11 BUS

 $9.3 \mu s$ 

## NOTE

Assume that the stack and vector memory reside on the SBC-11/21 PLUS and that the LSI-11 bus device can assert BRPLY and vector within 600 ns after receiving IAKI. The service latency (time from BIRQ until the time the microprocessor is ready to fetch the first instruction in the interrupt service routine) depends on the response time of the interrupting device (i.e., RDIN to TRPLY and negation of TRPLY).

DMA latency is the period of time between a device asserting its BDMR and receiving BDMGI when it resides on the LSI-11 bus as the electrically closest DMA device to the processor.

DMA latency:

1.3  $\mu$ s (minimum)

11.0  $\mu$ s (maximum)

WAIT instruction latencies:

Internal vector:

 $11.8 \mu s$ 

External vector:

 $12.4 \mu s$ 

DMA:

 $5.06 \mu s$ 

## APPENDIX B PROGRAMMING DIFFERENCE LIST

# DIFFERENCES BETWEEN THE SBC-11/21 PLUS, LSI-11/2, AND LSI-11/23 Table B-1 presents a concise comparison of the SBC-11/21 PLUS, LSI-11/2, and LSI-11/23 modules.

Table B-1 SBC-11/21 PLUS, LSI-11/2, and LSI-11/23 Comparisons

Activity	SBC-11/21 PLUS	LSI-11/2	LSI-11/23
OPR %R,(R)+ or OPR %R,-(R) using the same register as both source and destination: contents of 'R' are incremented (decremented) by two before being used as the source operand.	X		<b>X</b>
OPR %R,@(R)+ or OPR %R,@-(R) using the same register as both source and destination: contents of 'R' are incremented (decremented) by two before being used as the source operand.	X		<b>X</b>
In the previous two cases, initial contents of 'R' are used as the source operand.		X	
OPR PC,X(R); OPR PC,@X(R); OPR PC,@A; or OPR PC,A: location A will contain the PC of OPR + 4.	x		<b>X</b>
In the previous case, location A will contain the PC of OPR + 2.	÷	X	
JMP (R)+ or JSR reg,(R)+: initial contents of 'R' are used as the new PC.	X	x	X
JMP %R or JSR reg,%R traps to 4 (illegal instruction).	x	<b>X</b>	<b>X</b>

Table B-1 SBC-11/21 PLUS, LSI-11/2, and LSI-11/23 Comparisons (Cont)

Activity	SBC-11/21 PLUS	LSI-11/2	LSI-11/23	
Only one LSI-11 bus interrupt level (BR4) exists.	X	X		
Four local interrupt levels exist.	X			
Four LSI-11 interrupt levels exist.			X	
Stack overflow not implemented.	<b>X</b>	X		
A stack overflow trap exists.			X	
The first instruction in an interrupt routine will not be executed if another interrupt occurs at a higher priority level than assumed by the first interrupt.	X	X	X	
Eight general-purpose registers.	X	X	<b>X</b> .	
PSW address 177776 not implemented. Must use MTPS and MFPS instructions.	X	X		
Only implicit references (RTI, RTT, traps, and interrupts) can load T-bit. Console cannot load T-bit.	<b>X</b>		<b>X</b>	
If an interrupt occurs during an instruction that has the T-bit set, the T-bit trap is acknowledged before the interrupt.	x	X	<b>X</b>	
If RTI sets the T-bit, T-bit trap is acknowledged immediately following RTI.	X	<b>X</b>	<b>X</b>	
T-bit trap will sequence out of WAIT instruction.	X		<b>X</b>	
If RTT sets the T-bit, the T-bit trap occurs after the instruction following RTT.	<b>X</b>	<b>X</b> 2 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	<b>X</b>	
RESET instruction consists of 10 $\mu$ s of INIT followed by a 90 $\mu$ s pause. Power fail is not recognized until the instruction is complete.		X	<b>X</b>	

Table B-1 SBC-11/21 PLUS, LSI-11/2, and LSI-11/23 Comparisons (Cont)

Activity	SBC-11/21 PLUS	LSI-11/2	LSI-11/23
RESET instruction consists of 17  µs of INIT followed by a minimum  3.2 µs pause. Power fail is not	х		
recognized until the instruction is complete.			
Odd address references using the SP do not trap.	X		
Nonexistent address references using the SP trap to the restart address.	X		
MOVB instruction does a read (DATI) and a write (DATO) bus sequence for last memory cycle.		X	
MOV instruction does a write (DATO) bus sequence for the last memory cycle.		X	<b>X</b>
MOV instruction does a read (DATI) and a write (DATO) bus sequence for last memory cycle.	X		
CLR(B) and SXT do a read (DATI) and a write (DATO) sequence for the last bus cycle.	x		
CLR(B) and SXT do a read (DATI) and a write (DATO) bus sequence for the last bus cycle.		<b>X</b>	
CLR(B) and SXT do a write (DATO) bus sequence for the last bus cycle.			<b>X</b>
MARK instruction.		X	X
SOB, RTT, SXT, XOR instructions.	<b>X</b>	X	X
SWAB clears V.	x	X	X
ASH, ASHC, DIV, MUL instructions.		X	X

Table B-1 SBC-11/21 PLUS, LSI-11/2, and LSI-11/23 Comparisons (Cont)

Activity	SBC-11/21 PLUS		LSI-11/23
Register addresses (177700- 177717) are handled as regular memory addresses. No internal registers are addressable from either the bus or the console.	X	The second secon	
Register addresses (177000- 177717) time-out when used as program addresses by the CPU.		X	
If PC contains a nonexistent memory address and a bus error occurs, PC will have been incremented.	X	X	<b>X</b>
If register contains a nonexistent memory address in mode 2 and a bus error occurs, register will be incremented.	X		
If register contains an odd value in mode 2 and a bus error occurs, register will be incremented.	X		
HALT in user mode traps to 10.			
HALT instruction pushes PC and PSW on the stack and loads the PSW with 340 and the PC with the restart address.	X		rije brazila jeka Lapara i brak zast Kitoka zastala
Only power-up mode 2 implemented.	x	e de la companya de l	
Resident ODT microcode.		$\mathbf{x}$	
Instruction execution runs to completion regardless of bus error.	x		
BEVNT line interrupt on level 6.	x		X
Bus error traps to restart address. Instruction runs to completion before trap.	X		

Table B-1 SBC-11/21 PLUS, LSI-11/2, and LSI-11/23 Comparisons (Cont)

Activity	SBC-11/21 PLUS	LSI-11/2	LSI-11/23	
Bus error during IAK vectors through 0 and traps to restart address. The first instruction of service routine is guaranteed to execute.	X			
Only 16-bit addressing supported.	X	X		
The no-BSACK 18 $\mu$ s time-out implemented. If time-out occurs BDMGO aborted.			X	
Bus halt line is a jumper configured nonmaskable interrupt.  Acknowledgement causes PC and PSW to be stacked and the processor vectors through level 7 internal vector 140.	X			
Vector address accepted only on BDAL<7:2>. This limits vector address space to 374.	X			
Certain vector addresses are reserved for local devices other than BEVNT.	X			

Table B-2 Illegal Address Traps

From	Through	Response	11/21 PLUS	LSI 11/2	11/23	
210	217	Trap to 10	X	*	X	Reserved instruction
210	227	Trap to 10	X	X	X	Reserved instruction
70000	73777	Trap to 10	X	**	**	Extended instruction set
75000	75037	Trap to 10	X	X	**	Floating point
75040	75777	Trap to 10	X	**	X	Reserved instruction
170000	177777	Trap to 10	X	**	**	Reserved instruction

<sup>\*</sup>Maintenance instructions

## SBC-11/21 PLUS Priorities

Priority of DMA, system traps, external interrupts, internal interrupts, HALT trap, and WAIT:

DMA
HALT trap (time-out request)
Power fail trap
Traps (illegal instruction, T-bit, EMT)
Internal interrupt request
External interrupt request
WAIT instruction

(highest priority)

(lowest priority)

<sup>\*\*</sup>Response depends on processor options

## APPENDIX C SOFTWARE DEVELOPMENT

### C.1 GENERAL

This appendix describes programming notes that may help application programmers to gain familiarity with the SBC-11/21 PLUS. The following five topics are discussed:

- 1. Running RT-11 V1.5 operating system
- 2. Running MicroPower/Pascal V1.5
- 3. Running standalone programs
- 4. The software development process
- 5. An application example

A method of creating, loading, and running standalone programs is explained. This is followed by a discussion of the software development process as it applies to a ROM based single-board computer. The last section of this appendix presents a practical example of a real-time program written to run on the SBC-11/21 PLUS. The output selected for the program is deliberately simple, however, the methodology is applicable to more complex programs. The program has been tested, and studying it should be informative to first time users of the SBC-11/21 PLUS.

## C.2 RUNNING RT-11 V5.1 OPERATING SYSTEM

SBC-11/21 PLUS supports both the single job (SJ) as well as the foreground background (FB) operating system (see Chapter 3; Supported Software Options). An application may be developed on the SBC-11/21 PLUS using any language supported by RT-11. See RT-11 documentation for additional information concerning RT-11 developed applications.

### C.3 RUNNING MICROPOWER/PASCAL

SBC-11/21 PLUS supports MicroPower/Pascal V1.5 or subsequent versions. An application is developed on a host system running either RT-11 or RSX-11M and then loaded into the SBC-11/21 PLUS for execution.

## C.4 RUNNING STANDALONE PROGRAMS FROM TU58 OR RX01/02

The user can develop standalone programs, programs not needing an operating system, on a separate RT-11 based system. The .SAV image can then be loaded into the SBC-11/21 PLUS and run from either TU58 or RX01/02 storage devices. The Macro-ODT option is needed to load the program and to run it.

If the standalone program is to be used with Macro-ODT, it must have the address of Macro-ODT BREAK service routine in location 140 and a PSW value of 300 in location 142. This will enable the program to transfer control to Macro-ODT when the BREAK key is pressed.

To load the standalone program from the mass storage device into the SBC-11/21 PLUS, the device's boot block must be modified. This change extends to locations 0, 2, 4, and 6. Location 0, which normally contains 240, must be changed to 260. When the device is booted, this tells the Macro-ODT that the mass storage device contains a standalone program. Macro-ODT will then interpret the contents of locations 2,

4, and 6 as a RADIX-50 encoded six-character file name and search the directory of the volume for that file. The volume must have the RT-11 file structure. When the file is found, the complete file is loaded into contiguous memory starting at location 0. Then Macro-ODT loads register R0 with the number of the unit or drive and register R1 with the CSR address of the booted device.

The stack pointer (SP) is loaded with the contents of location 42, the program counter (PC) is loaded with the contents of location 40, and the program starts execution. A standalone program developed on an RT-11 based system will have had the correct values for PC and SP in locations 40 and 42. This information may be of use to the standalone program if it uses overlays.

The detailed procedure for performing these modifications in the boot block and the standalone program follows, and will be done on an RT-11 based system using the SIPP utility.

In the following examples, the program that is to be loaded and run from the standalone volume is named FOOBAR.SAV and resides on DK. The characters entered by the operator are underlined. '<CR>' is a carriage return and not the four characters '<', 'C', 'R', and '>'. The ' C' and ' Y' symbols are obtained by holding down the 'CTRL' key and typing 'C' or 'Y' before releasing 'CTRL'. 'XXXXXX' is a string of octal digits whose value can be anything but does nothing to the process.

First, modify the standalone program:

. R SIPP	<cr></cr>			;Run the SIPP utility
* DK:FOO	OBAR.SAV	<cr></cr>		;Name of file to be patched
Base? < <u>CI</u>	<u>R&gt;</u>			;Defaults to zero
Offset? 14	0 <cr></cr>			The Control of the Control
Base	Offset	Old	New?	
000000	000140	xxxxx	170000 <cr></cr>	;Load address of BREAK routine at BREAK vector
000000	000142	xxxxx	300 <cr></cr>	;PSW during BREAK routine
000000	000144	xxxxx	$\wedge$ Y <cr></cr>	Exit patching
<u>*∧C</u>				;Exit SIPP

## NOTE

If you are using your own BREAK intercepting routine, put its address at location 140 in place of the value 170000.

Now modify the boot block:

.R SIPP <CR>

\*DK:/A <CR>

Base? <CR>

Offset? <CR>

Base	Offset	Old	New?
000000	000000	xxxxx	000260
000000	000002	xxxxx	;RFOO <cr></cr>
000000	000004	xxxxx	;RBAR <cr></cr>
000000	000006	xxxxx	;RSAV <cr></cr>
000000 *∧C	000010	xxxxx	$\wedge Y < CR >$

### C.5 THE SOFTWARE DEVELOPMENT PROCESS

Software development for the SBC-11/21 PLUS can be considered as four discrete steps. These steps are illustrated in Figure C-1.

- 1. Design the software and code the source tasks.
- 2. Enter, edit, and assemble the tasks that make up the application.
- 3. Build the application into a runnable memory image.
- 4. Load the program into the SBC-11/21 PLUS and execute the application program. This step includes the debugging of the application.

#### C.5.1 Design of the Software

An important consideration in the design of application software is the run-time memory configuration. Because the SBC-11/21 PLUS is a ROM/RAM system, the location of the ROM/RAM boundaries must be defined. All instructions and constants must be arranged separately for location in the ROM section of memory. Variable information must be arranged together for location in the RAM section of memory. During the development process, the separation of ROM and RAM information must be maintained. See the MACRO-11 Language Reference Manual for a description of the methods of data and code separation.

## C.5.2 Editing and Assembly

The second step in the development cycle is the entry, editing, and assembly of the application software. Entering and creating the application software includes the use of an editor on the development system. Once the application software is entered and the designer is satisfied with the contents, it can be saved on a mass storage device. The assembler must then be used to convert the source code instructions into executable code. The result of the assembly process is an object file.




Figure C-1 Overview of Software Development

The assembler detects common assembly language coding errors and issues appropriate warnings. If errors are detected, corrections should be made by re-editing the source and reassembling. Once the application software has been translated error free into object form, it is ready for the next step.

### **C.5.3 Building Process**

The third step in the development cycle is the building process to create a runnable memory image. The build process uses the linking of the tasks that make up the application software into a single memory image. The building process takes an object module or modules and assigns absolute memory references to the information contained in the object code. The user assigns these locations by the sectioning of the code that took place during design. The result of the build phase is an executable run-time memory image that can be loaded and tested.

## C.5.4 Running and Debugging the Program

The fourth step in the development cycle is the loading of the runnable memory image into the SBC-11/21 PLUS. Once loaded, the program can be run and debugged. There are three methods that can be used to transfer the software to the target.

- 1. ROM transfer. This method uses the programming of ROMS via a PROM blasting utility, such as PB-11, and places the PROMs into the target configuration. This simple loading method resembles the final target configuration because actual ROM storage is used.
- 2. Media transfer. When this method is used, the application program is loaded, in standalone form, into the target from a mass storage system. The directions on creating a standalone bootable program are provided in Paragraph C-2. The target configuration uses LSI-11 bus RAM memory in place of the SBC-11/21 PLUS on-board ROM during initial startup and debug. The SBC-11/21 PLUS configuration must contain the Macro-ODT ROMs described in Chapter 4. The ODT ROMs provide the means of loading the application program and are used during program debug. Media transfer does not reflect the final configuration, but execution from RAM makes debugging and testing easier. The speed of the program in this mode is approximately half that of the ROM based system.
- 3. Down-line loading. This method of loading allows transfer of the controller software from the development system to the target system via a serial communication link. The down-line loader must be a development system utility. The target configuration is similar to the media transfer configuration. In addition to the LSI-11 bus, RAM, and the Macro-ODT ROMs, one of the serial I/O lines on the SBC-11/21 PLUS must be dedicated to the communication with the development system.

When the correct loading method is implemented, the final phase of development is to debug and run. The loading method used defines the solution that will be taken during debug.

If the application is being loaded via the ROM transfer method, initial testing and debugging is difficult. When ROM transfer is used, there must be embedded code in the application that will report the state of the control system regularly. Another way to check the system is to note changes that occur in the external devices. If errors are found, a complete reprogramming of the PROMs is necessary. This type of testing and debugging can be difficult.

When the application is loaded via media transfer, the testing and debugging becomes easier than the ROM method. Once the application program is loaded into LSI-11 bus RAM or into on-board RAM, it can be run using the features of Macro-ODT. The designer can also include reporting tasks and halts in the application to examine the current state of the system. Executing out of LSI-11 bus RAM during debug is approximately twice as slow as running out of the SBC-11/21 PLUS on-board memory. If errors are found, minor changes can be made in the application code because testing is being done in RAM. This deletes the loop of making new run-time memory images for every change. Once the target system is running successfully with all of the tasks integrated, the run-time configuration can be set up. The last step is to load the application program to ROM and run in the SBC-11/21 PLUS.

### C.6 AN APPLICATION EXAMPLE

A sample application is illustrated in Figure C-2 and shows the development of a controller program using MACRO-11. The sample program will only light the LED used by port C of the SBC-11/21 PLUS. The LED will light for 10 s when an input is detected on the console port (SLU1).

The controller program for this simple system is best operated by using an interrupt driven environment. An interrupt service routine is used to monitor the console port. When an input is received, a routine is entered that will set the timer for 10 s and light the LED. A second interrupt service routine is used to count up to 10 s and then turn off the LED. This routine is serviced by the BEVNT interrupts. In addition




Figure C-2 Application Overview

to the application tasks, there are tasks to initialize the input/output devices and data structures. There are also diagnostic programs for the SBC-11/21 PLUS and programs used to handle any exceptions. The controller program is developed as individual tasks and then integrated into a complete final program.

The monitor program, shown in Figure C-3, consists of power-up programs, diagnostic programs, task programs, and exception programs. The power-up programs consist of POWRUP and RECOVR, which is started by POWRUP. The diagnostic programs consist of SLUTST, PIOTST, RAMTST, and ROMTST. The task programs consist of TIMER, REC, and BREAK. The exception programs consist of POWERF, RESTRT, and PRINT. All these programs with the constants and instruction data are stored in the ROM memory. The variable data for the application and the stack are stored in the RAM memory. Memory map 1 is assumed (Table 2-8), with the program in ROM socket set B, and data in battery backed RAM starting at 160000. The load map in Figure C-4 shows actual memory locations assigned to code and data.

### C.6.1 Power-Up Programs

The controller program starts when the system power is applied. The microprocessor accesses location 0, which is the jumper configured start address. This location contains a jump to the power-up routine POWRUP (see Figure C-5). This routine determines if this is a normal power-up or a recovery from a power failure. This is determined by checking the power fail flag in the RAM memory. If the flag is set to indicate that the system is recovering from a power fail condition, the program jumps to the RECOVR program (see Figure C-6). This program restores the system to the conditions that existed before the power fail and continues program execution. If the flag is not set, an initial power-up program is executed and the program then branches to the diagnostic programs.

## C.6.2 Diagnostic Programs

The diagnostic programs are entered via a diagnostic initialization routine. The SLUTST program (see Figure C-7) is the first diagnostic, and it tests the auxiliary serial line unit on the SBC-11/21 PLUS. The diagnostic enables the SLU maintenance mode and transmits many test patterns. After a certain amount of time, the program checks to see that the test patterns were correctly received. The SLU maintenance mode allows data to be transmitted to the EIA port as well as through the internal loopback. Therefore, if a device is connected to the port, it will respond to this data.

The second diagnostic, RAMTST (see Figure C-8), tests the RAM memory. The test is performed by writing known data into a RAM location and checking that the correct information is in that location.

The third diagnostic, ROMTST (see Figure C-9), checks the ROM memory. This test calculates a checksum on the actual control and monitoring tasks. If there is a checksum error, there is a potential failure at some ROM location.

The last diagnostic, PIOTST (see Figure C-10), checks the parallel I/O port on the SBC-11/21 PLUS. This test verifies that the parallel I/O registers can be addressed. The send/receive capability cannot be checked unless there is a loopback connector installed on the J3 connector. When data is written into these registers and a device is connected to the port, the device can respond to the data.

When any of the above diagnostics detect a failure, the program will set an error flag. The diagnostic program will check the status of all error flags before it enters the task programs. If an error is found, the operator is informed that a diagnostic test failed, and the program enters a loop to wait for the operator to interrupt. Each diagnostic will print a message to the operator indicating success or failure. If there are no failures, a success message is printed and the program enters the task programs.

## C.6.3 Control Task Programs

The control task programs (see Figure C-11) complete the initialization of the system by clearing the receive buffer, enabling the interrupts, and lowering the microprocessor priority to accept interrupts. The operator is then informed that the system is running and waiting for interrupts. The TIMER receives a BEVNT input sixty times per second. The REC program is entered when an interrupt is received from the console. The program will then turn on the LED and load the 10 s counter. The BREAK program is entered when a BREAK is detected and performs the same task as REC. A TIMER program will decrement the 10 s counter, if it is enabled, every time BEVNT is received. When the 10 s counter is decremented to zero, the program will turn off the LED. If the LED is turned on and another BREAK or interrupt occurs, the 10 s counter is reset for 10 s. The program also allows any exception conditions.

### C.6.4 Exception Programs

The system is now running and the exception programs are entered only when a power fail occurs or a bus time-out occurs. The print program is entered only to communicate with the operator.

A time-out will occur when an address does not respond or if a device does not respond to an interrupt acknowledge. When a time-out occurs, the SBC-11/21 PLUS will trap to location 4, the restart address. The start address is defined as location 0, and restart address is defined as location 4 by the factory configuration. The RSTRT program is entered via location 4; it informs the operator that a run-time error has occurred and waits for the operator to interrupt.

A power failure is detected when the system power is going down. This enables the power fail interrupt and causes a trap to location 24. The POWERF program (see Figure C-12) is entered via location 24, and the power fail flags are set in the RAM memory. The RAM memory includes the battery backup feature of the SBC-11/21 PLUS module. Program information contained in the general-purpose registers, the stack pointer, and other necessary data are stored in the nonvolatile RAM memory. The program then puts the bus into a known state with the RESET instruction and waits for the power loss to occur. When power is restored, the POWRUP routine is executed and data is recovered as the system restarts.

```
MACRO VO4.00 8-FEB-82 04:20:36 PAGE 1
FALCON BEUFLOPHENT FYAMPLE
                                                           .TITLE FALCON DEVELOPMENT EXAMPLE
                                                           .ENABL
                                                                   LC
POWERF, BREAK, REC, TIMER, RECOVE, SLUTST, PIOTST, RAMTST, ROMTST
POWER1, POWER2, ERROR, STACK, RESTRT
                                                 ## This is an example of a simple controller application for the KXT11-AA.
                                                           .SBTTL Program section definitions
                                                    Define the three program sections that will be used
                                                                                                    Assign absolute memory locations
                                                                                                  # For insructions and constant data
# that will be stored in rom memory
# To define all RAM locations
      15 000000
                                                           -PSECT
      16
17 000000
                                                           .PSECT RAM.D
     .SRITL Equator
                                                 # Constant definitions
                    176540
                                                           RCSR1
                                                                     -- 176540
                                                                                                  # Auxiliary SLU addresses
                                                                                                  # Console SLU addresses
# Programmable baud rate mask (9600)
                    177560
                                                           RCSRC
                                                                    -- 177560
-- 52
                    000052
                                                           CONBR
                                                          PPA
                                                                    == 176200
== 176206
== 261
                    174204

    Parallel control word
    Parallel CSW to light the LED
    Parallel CSW to turn off the LED

                                                           LEDON
                    000017
                                                           LEDOFF
                    160010
                                                           RAMBGN
                                                                     -- 160010
                                                                                                  # Bottom of the user RAM # Top of the user RAM
                                                                     ** 167776
                                                           RANTOP
                    106016
                                                           CSUM
                                                                     == 104014
                                                                                                  # Checksum value for the system tasks
                                                           .SBTTL Macro definitions
                                                 # Define macros that will be used by the application
                                                           . HACRD
                                                                    PUSH ARG
                                                                                        NOV
ENDM
                                                           . MACRO
                                                                    POP ARG
                                                                                        # stack pop operation
# nove the argument from the stack
                                                           HOV.
                                                           .SBTTL Entry points
                                                    Define entry point, interrupt, and trap service routine addresses
```

Figure C-3 Monitor Program

```
FALCON DEVELOPMENT EXAMPLE
                                         MACRO V04.00 8-FEB-82 04:20:36 PAGE 1-1
ENTRY POINTS
                     000000
                                                              JMP
                                                                         POWRUP
      59 000000
                    000167
                              000000
                                                                                                        # Jump to the power-up routine
# Jump to the restart routine
          000004
                               00000G
                     000024
                                                    .=24
          000024
                    000000G 000340
                                                              . WORD
                                                                         POWERF,340
                                                                                                        Power fail service routine
      43
                    000060
000000G 000300
      64
65 000060
                                                              . WORD
                                                                         REC.300
                                                                                                        ; Console receiver service routine
      66
      67
68 000100
                     000100
                                                    .=100
                                                                         TIMER,300
                    000000G 000300
                                                              . WORD
                                                                                                        # Timer service routine
                    000140
      70
                                                    .=140
      71 000140
                    000000G 000300
                                                               . WORD
                                                                         BREAK,300
                                                                                                        # Console break service routine
      74
75 000000
                                                              .SBTTL
.PSECT
                                                                        Power up routine
      76
77 000000
                                                    POWRUP::
                                                    FCome here first under all circumstances and decide if this is a normal FPOMET UP or recovery from a Power fail
      79
      81
                    026727
      82
          000000
                               000000G 123456
                                                                         POWER1 + #123456
                                                                                                        Is this recovery from power failure
                                                                                                        83 000006
                    001006
                                                              BNE
                                                                         DIAG
                               000000G 135724
                                                                         POWER2, #135724
      84 000010
                    026727
                                                              CMP
                                                                                                        by checking against a 32 bit pattern
      86
87 000020
                    000167 000000G
                                                              JMP
                                                                         RECOVR
                                                                                                        F This a recovery from power fail
      90
                                                              .SBTTL Diagnostics
      91
          000024
                                                    DIAG::
      93
                                                      Do the system diagnostics
      95
      96 000024
                    012706
                                                              MOV
                                                                         #STACK, SP
                                                                                                        ; Initialize the stack
; Initialize the error flas
; Initialize the console SLU
                               000000G
                                                              CLR
                                                                        ERROR
#CONBR,@#RCSRC+4
          000030
                    005067
                               00000G
      98 000034
                    052737
                               000052 177564
     100 000042
                    004767
                               000074
                                                              CALL
                                                                         PRINT
                                                                                                        ; Tell the operator that the power-
                                                                                                        i lell the operator that the power-
i up diagnostics are running:
i Perform the KXT11 RAM memory test
i Perform the KXT11 ROM memory test
i Perform the KXT11 serial line test
i Perform the KXT11 parallel I/O test
     101 000046
                    000174
                                                               . WORD
                                                                         DIAGH
     102
          000050
                    004767
                               0000006
                                                              CALL
                                                                         RAMTST
     103 000054
                    004767
                                                                         ROMTST
                               000000G
                                                              CALL
     104 000060
105 000064
                    004767
                               0000006
                                                              CALL
                    004767
                               0000006
                                                              CALL
                                                                         PIOTST
     106
                    005767
                                                              TST
                                                                                                        ; Is the error flas zero
; Yes, no errors proceed to init
; No; diagnostic failure
     107 000070
                                                                         ERROR
                               0000006
                    001404
004767
000332
     108 000074
                                                              BEQ
                                                                         1$
PRINT
     109 000076
110 000102
                               000040
                                                              CALL . WORD
                                                                         EMESS
                    000777
     111 000104
                                                              BR
                                                                                                        # Wait until there is operator action
                                                              CALL
                                                                         PRINT
     112 000106

    Indicate that thin≤s are OK  
    and move on  

                               000030
                                                    16:
     113 000112
                    000253
                                                              . WORD
                                                                         HMESS
```

Figure C-3 Monitor Program (Cont)

```
FALCON DEVELOPMENT EXAMPLE
                                                                              MACRO V04.00 8-FEB-82 04:20:36 PAGE 1-2
DIAGNOSTICS
          114
                                                                                                                       .SBTTL Initialization completion, allow application tasks to run
         117
          118 000114
                                                                                                   START::
                                                                                                   ##
# This is the start of the main body of the application
         120
         121
122 000114
                                       105737
                                                                                                                       TSTB
                                                          177562
                                                                                                                                           ##RCSRC+2
                                                                                                                                                                                                      # Flush the receiver buffer
         123 000120
124 000126
125 000132
                                       052737
106427
004767
                                                           000100
                                                                                                                                                                                                      # Enable interrupt on the receiver
# Allow interrupts to happen
# Tell the operator that the
                                                                               177560
                                                                                                                      BIS
                                                                                                                                           #100,@#RCSRC
                                                                                                                                          .0
                                                           000004
         126 000136
127
                                       001015
                                                                                                                        . WORD
                                                                                                                                          60
                                                                                                                                                                                                      ; application is up and running
         128 000140 000777
129
                                                                                                                       BR
                                                                                                                                                                                                      # Sit and wait for interrupts
         130
131 000142
                                                                                                   PRINT::
         133
                                                                                                   1 This
                                                                                                                   subroutine prints the actual messages
         134
                                                                                                                        ENABL
         136 000142
                                                                                                                                          @(SP)+R4
                                       017604
                                                           000000
                                                                                                                       MOV
                                                                                                                                                                                  ) Point to the beginning of the message
         137 000146
138 000150
139 000152
                                       005216
                                                                                                                       INC
                                                                                                                                                                                  ; Increment beyond message address in the
                                       005216
                                                                                                                       INC
                                                                                                                                           (SP)
                                                                                                                                                                                       calling routine
                                                                                                                       HOVE
                                                                                                                                                                                  # Hove the next character to be printed
# Is this the end of message marker ?
# No, output another character
# Transmitter ready
                                                                                                   15:
                                                                                                                                           (R4)+.R5
          140 000154
                                      001406
105737
                                                                                                                                          3$
P$RCSRC+4
                                                                                                                       BEQ
        141 000154
141 000156
142 000162
143 000164
144 000170
145 000172
                                                           177564
                                                                                                                       TSTR
                                                                                                   26:
                                       100375
                                                                                                                                                                                  Dutput the character Get another character
                                       110537
                                                           177566
                                                                                                                       HOVE
                                                                                                                                           R5.00RCSRC+A
                                       000770
                                                                                                                       BR
                                                                                                                                           15
                                       000207
                                                                                                   34:
                                                                                                                       RETURN
                                                                                                                                                                                   i Go back
         146
147
148
149
150
                                                                                                                                         LSB
                                                                                                                       . DSABL
                                                                                                                      .SBTTL Hessages sent to the operator .NLIST BEX
         151
        151
152 000174
153 000253
154 000352
155 000412
156 000445
157 000517
158 000571
159 000413
                                                                                                                                          <15><12>/ The power-up diagnostics are running ... /<15><12><15><12>/ System checked out, there were no faults /<15><12><15><12>/ System did not pass initial power up test /<15><12><15><12>/ System did not pass initial power up test /<15><12><15><12>/ System did not pass initial power up test /<15><12><15><12>/ Serial line unit diagnostic failure /<15><12><15><12>/ Serial line unit passed diagnostics /<15><12><15><12>/ RAM failure /<15><12><15><12>/ RAM passed diagnostics /<15><12><15><12>/ RAM passed diagnostics /<15><12>/ RAM passed diagnostics /<15><15>/ RAM passed diagnostics /<15><15>/ RAM passed diagnostics /<15>/ RAM passed diagnostics /<15</ >/ RAM passed diagnostics /<15</p>
                                                                                                  DIAGM:: .ASCIZ
                                              015
015
015
015
                                                                  012
012
                                                                                      040
                                                                                                  HMESS!! .ASCI7
                                                                                                  EMESS::
                                                                                                                      ASCIZ
                                                                  012
                                                                                       007
                                                                                                   FHESS::
                                                                                                                      .ASCIZ
                                                                  012
012
                                                                                                  SLUE::
                                                                                      040
                                                                                                                       ASCIZ
                                              015
                                                                                      040
                                                                                                   SLGOOD::.ASCIZ
                                              015
                                                                  012
012
                                                                                                   MESRALLL.ASCI7
                                              015
         160 000650
                                              015
015
                                                                  012
                                                                                      040
                                                                                                                                          <15><12>/ ROM checksum error /<15><12>
<15><12>/ ROM passed diagnostics /<15><12>
                                                                                                   MESRO1::.ASCIZ
         161 000701
162 000736
163 001015
                                                                                                   ROGOOD::.ASCIZ
                                                                                                                                          <15><12>? Parallel input/output passed diagnostics ?<15><12>
<15><12>/ The application is running ... / <15><12>
/ Type any key to light the KXT11-AA LED for 10 secs./
                                              015
                                                                   012
                                                                                       040
                                                                                                   PG00D::
                                                                                                                      .ASCIZ
                                                                  012
                                                                                       040
                                                                                                   6011
                                                                                                                       . ASCII
         164 001061
         165
                                                                                                                       .EVEN
         166
                                       000001
                                                                                                                       .END
```

Figure C-3 Monitor Program (Cont)

```
RT-11 LINK
             V06.01C
                           Load Mar
                                             Mon 08-Feb-82 04:21:23
      . SAV
                  Title:
                           FALCON Ident:
                                                      /B:000400
                  Size
                           Global Value
Section
          Addr
                                             Global Value
                                                               Global Value
          000000 000400
                           LEDOFF
                                    000017
106016
                                             CONBR
RAMBGN
                                                      000052
160010
                                                               LEDON
                                                                         000261
                           CSUM
                                                               RANTOP
                                                                         167776
                           PPA
                                    176200
                                                      176206
                                                               RCSR1
                                                                         176540
                           RCSRC
                                    177560
 ROM
          000400 157400
                           POWRUP
                                    000400
                                             DIAG
DIAGM
                                                      000424
                                                               START
                                                                         000514
                                                               HMESS
                                                                         000653
                           PRINT
                           EMESS
                                    000732
                                             FMESS
                                                      001012
                                                               SLUE
                                                                         001045
                                                               RAGOOD
                           SLGOOD
                                    001117
                                             MESRA1
                                                      001171
                                                                         001213
                           MESRO1
                                    001250
                                             ROGOOD
                                                      001301
                                                               P600D
                                    001415
001656
                                                      001556
001702
001764
                           GO
                                             RECOVR
                                                               REC
                                                                         001634
                                             BREAK
RESTRT
                           TIMER
                                                               LAST
                           POWERF
                                    001720
                                                               SLUTST
                                                                         001774
                           RANTST
                                    002132
                                             ROMTST
                                                      002212
                                                               PIOTST
                                                                         002262
 RAM
          160000 000332
                            (RW,D,LCL,REL,CON)
                                             POWER2
                           POWER1
                                    160010
                                                      160012
                                                               SAVER6
                                                                         160014
                                             TIME
```

Transfer address = 000001, Hish limit = 160330 = 28780. words

Figure C-4 Load Map

```
.MAIN. MACRO VO4.00 8-FEB-82 04:21:16 PAGE 1
```

```
.ENABL LC
.PSECT RAM.D
   000000
                                         † The variable data is assigned to the user RAM space on the KXT11-AA
                                                                                           Non existant KXT11-AA memory
Power failure 32-bit comparision
   000000
                                         .BLKW
POWER1::.WORD
            000000
   000012
             000000
                                          POWER2::.WORD
                                                                                           Stack pointer area for power failure
10 000014
             000000
                                          SAVER6::.WORD
11 000016
                                         ERROR:: .WORD
                                                                                         Diagnostic error flag
12
13 000020
             000000
                                         TIME:: .WORD
                                                                                         † Time flas
† This is the stack
   000022
                                                            100.
                                                   . BLKW
                                          STACK::
15 000332
16
             000001
                                                   . END
```

Figure C-5 Power-up Task

#### .MAIN. MACRO U04.00 8-FER-82 04:21:11 PAGE 1

```
.ENABL
                                                         GLOBL
                                                                   SAVER6, TIME, RCSRC, CONBR, LEDON, PCW
                                                         MCALL
                                                                   POP
   000000
                                                         .PSECT
                                              RECOVE::
   000000
                                              ** This routine is entered if a recovery from a power failure is taking place
                                                                                                   # Restore the stack pointer
# Restore the any variable information
# Restore the general purpose
10 000000
              016706 0000006
                                                                   SAVER4 . SP
                                                         POP
                                                                   TIME
   000004
11
12 000010
                                                        POP
                                                                   85
                                                        POP
13 000012
                                                                   R4
                                                                                                   1 registers
14 000014
                                                         POP
15 000016
                                                        POP
                                                                   RÝ
16 000020
17 000022
                                                        POP
                                                                   RI
                                                         POP
                                                        BIS
18 000024
                         000100 0000006
0000006 0000046
                                                                   #100, P#RCSRC
                                                                                                   # Re-initialize console SLU, enable
              052737
              052737
                                                                    #CONBR. ##RCSRC+4
                                                                                                   # interrupts and set-up baud rate # Is the LEB timer set
   000032
20 000040 21 000044
              005767
                         0000006
                                                        TST
                                                                   TIME
                                                                                                   i No, continue
i Yes turn the LED on for the rest
22 000046
23
                                                                    *LEDON. #*PCW
              012737
                         0000006 0000006
                                                         MOU
                                                                                                   of the time prior to power-fail Return from point of power-fail
24 000054
              000002
                                              36:
                                                        RTI
25
26
27
                                                                                                   ; interrupt
              000001
                                                         . END
```

Figure C-6 Power Fail Recovery

```
.MAIN. MACRO VO4.00 8-FFR-82 04:20:45 PAGE 1
                                                               .ENABL
                                                                         RCSR1, ERROR, PRINT, SLUE, SLGOOD
                                                               . GLOBL
          000000
                                                                         ROM
          000000
                                                    SLUTST::
                                                    10 000000 012701
                               0000006
                                                               HOV
                                                                         #RCSR1,R1
                                                                                                         7 Point to the address
                     105761
                                                                                                           Flush the contents of RBUF
Set the SLU for maintenance and
          000004
                               000002
                                                               TSTB
                                                                         2(R1)
                               000006 000004
                                                                         44.4(R1)
      12 000010
                    012761
                                                               HOU
                                                                                                           programmable baud rates
      14 000016
15 000022
                     012702
                               000010
                                                               HOV
                                                                         48. · £2
                                                                                                           Initialize the baud rate counter
Point to the test patterns
                                                                         *PATERN.R3
                     012703
                                                               HOV
                               000132
                                                                                                           roint to the test patterns
Initialize time out counter
Loop the pattern around
Branch if ready to send
If not ready, bump time out counter
If timed out then - ERROR -
Send the information out
      16 000026
17 000030
                     005005
                                                    28:
38:
                                                              CLR
                                                                         R5
4(R1)
                               000004
      18 000034
19 000036
                     100402
                                                                         46
R5,36
                                                               BMI
                                                               SOR
          000040
      21 000042
                                                               HOVE
                                                                         (R3),6(R1)
                     111361
                               000006
                                                    46:
                                                                                                           Initialize the time out counter
Is the receiver ready?
Yes it is and branch
                     005005
          000046
                                                               CLR
      23 000050
                     105711
                                                    54:
                                                               TSTB
                                                                         (R1)
      24 000052
                     100402
                                                               BMI
                                                                         48
      25 000054
                     077503
                                                                         R5,54
                                                                                                           If not ready, bump time out counter If timed out then -ERROR-
      26 000056
27 000060
                     000413
                                                               22
                                                                         1005
                                                    68:
                                                                                                           Was the information sent OK ?
                     126113
                                                               CHPB
                                                                         2(R1),(R3)
                               000002
      28 000064
29 000066
                     001010
                                                                         100$
(R3)+
                                                                                                           No it was not -ERROR-
All of the test raterns done ?
                                                               RNF
                                                               TSTB
                                                                                                           No, so do another pattern
All of the baud rates tested ?
Yes, set out of this routine
          000070
000072
                                                                         2$
R2
      31
                     005302
                                                               DEC
                     001412
062761
                                                                         2001
          000074
      33 00007A
                               000010 000004
                                                               ADD
                                                                         410,4(R1)
                                                                                                         34 000104
                     000746
                                                                         18
                                                               BR
      36 000106
                                                                         ERROR
                     005267
                                                               INC
                               0000006
                                                    100$:
                                                                                                         ; Bump the error counter
      37 000112
38 000116
                               00000G
                                                                         PRINT
                                                                                                         I Print the error message
                     0000006
                                                                HORD
                                                                         SLUE
          000120
                     000403
                                                                                                         1 Go back
      40
          000122
                     004767
                               000000G
                                                    2006:
                                                               CALL
                                                                         PRINT
                                                                                                         ! The test was successful
      41 000126
                     0000006
                                                                . WORD
                                                                         SLGCOD
       42 000130
                                                    1504:
      43
       44 000132
                         177
                                   040
                                              000 PATERN: .BYTE
                                                                         177,40,0
                                                                                                         ; Test patterns for SLU
      45
                                                               .EVEN
      46
      47
48
                                                               . DSABL
                     000001
                                                               .END
```

Figure C-7 SLU Diagnostic Task

### .MAIN. MACRO VO4.00 8-FEB-82 04:20:54 PAGE 1

.MAIN. HACRO V04.00 8-FEB-82 04:20:58 PAGE 1

```
.ENABL LC,LSB .GLOBL RAMBGN,PRINT,RAMTOP,MESRA1,RAGOOD,ERROR
    000000
                                                              .PSECT
                                                                         ROM
    000000
                                                  RANTST::
                                                  : This routine checks the user RAM on the KXT11-AA \stackrel{\leftarrow}{\leftarrow}

    Save the return address
    Save the contents of the ERROR flast
    Point to the start of the user RAM

10
    000000 011602
                                                              MOV
                                                                          (SP),R2
    000002
                                                                         ERROR, R3
               012700
    900009
                           000000G
                                                              MOV
                                                                         #RAMBGN, RO
                                                                                                            # Write the address
# Read it back
# Was the value read correctly
# No, report the failure,
14 000012
                010010
                                                  15:
                                                              HOV
                                                                         RO. (RO)
15 000014
16 000016
17 000020
               020010
                                                              CMP
                                                                         RO+(RO)
               001405
                                                                         2$
PRINT
                                                              REG
                           00000G
                                                              CALL
18 000024
19 000026
               000000G
005203
                                                               WORD
                                                              INC
                                                                         R3
3$
                                                                                                            ; set the error flag; ; and so back
20 000030
                000407
21 000032
               005720
                                                  24:
                                                              TST
                                                                          (RO)+
                                                                                                              Go onto the next location
    000034
               020027
                           0000026
                                                                         RO, #RAMTOP+2
                                                              CMP
                                                                                                            ; Until there is no more to test
23 000040
24 000042
               103764
                                                              BLO
                                                                         18
PRINT
                           0000006
                                                              CALL
                                                                                                            ; Indicate RAM test success
25 000046
26
27 000050
               000000G
                                                              . WORD
                                                                         RAGOOD
                                                  3$:
                                                                         R2,(SP)
                                                                                                            ; Restore the return address
; Restore the ERROR flas
28 000052
29 000056
30
               010367
                           0000006
                                                              MOV
                                                                         R3,ERROR
               000207
                                                              RETURN
                                                                                                            ; Test completed
31
                                                              . DSABL
                                                                         LSB
               000001
                                                              .END
```

Figure C-8 RAM Diagnostic Task

```
.ENABL LC.LSB
.GLOBL REC.LAST.CSUM.PRINT.MESRO1.ROGOOD.ERROR
.PSECT ROM
    000000
                                                         ROMTST::
                                                             This routine will check the ROM on the KXT11-AA, this test checks the portion of the ROM that contains the actual control/monitor tasks
11 000000
12 000004
                 012700
                              000000G
                                                                      HOV
                                                                                   #REC,RO
                                                                                                                          # Point to the control task address
                  005001
                                                                                   R1
(R0)+,R1
                                                                      CLR
                                                                                                                          # Initialize checksum value
     000006
                                                                      ADD
                                                                                                                          ; Update value
                                                                                                                         ; Until there are no values to sum ; If there are still some so set them ; Are the checksums equal ? ; Yes, leave the test ; Nor report the ; failure
14 000010
15 000014
                  022700
                               0000026
                                                                      CMP
                                                                                   #LAST+2.RO
                  001374
                                                                      BNE
16 000016
17 000022
18 000024
19 000030
                 022701
001406
004767
0000006
                               000000G
                                                                      CMP
                                                                                   #CSUM,R1
                                                                      BEQ
                                                                                  PRINT
                               0000006
                                                                      CALL
                                                                                   MESRO1
                                                                      . WORD
20 000032
21 000036
22 000040
23 000044
                 005267
000403
                               0000006
                                                                      INC
                                                                                   ERROR
                                                                                                                          f Set the error flas
                                                                      BR
                                                                                  3$
PRINT
                                                                                                                          i Leave the test
j Report the test passed
                  004767
                                                                      CALL
                                                        24:
                  2000006
                                                                      . WORD
                                                                                   ROGOOD
24 000046
25
                                                                      RETURN
                  000207
                                                        38:
26
27
                                                                      . DSABL
                  000001
                                                                      .END
```

Figure C-9 ROM Diagnostic Task

```
.MAIN. MACRO V04.00 8-FEB-82 04:20:50 PAGE 1
```

```
.ENABL LC.LSB
                                                        GLOBL PPA,PRINT,PGOOD
   000000
                                                                 ROM
 5 000000
                                             PIOTST::
                                                       routine checks the parallel ports on the KXT11-AA this only
                                                 test the ability to address the port
10
11 000000
              012701
                        000003
                                                       HOU
                                                                  43.R1
                                                                                                 ; Initialize loop counter
    000004
              005000
                                                       CLR
                                                                                                  Initialize counting index
Attempt to address PIO port if the
attempt fails a trap through the
   400004
              005740
                        2000000
                                                                  PPAIRON
13
                                             14:
15
                                                                                                   restart will occur and report a run
16
                                                                                                  time error
Increment the index, this will not
time out since there is memory at
                                                                  (RO)+
   000012 005720
                                                       TST
18
                                                                                                   locations 2-4
20 000014
21 000016
              077104
004767
                                                       808
                                                                                                   Do the port
                        0000008
                                                       CALL
                                                                 PRINT
                                                                                                 # Indicate success
22
   000022
              000000G
                                                        . WORD
                                                                  PGOOD
23
24 000024
              000207
25
26
27
                                                       . DSARL
                                                                 1 88
              000001
```

Figure C-10 Parallel I/O Diagnostic Task

```
MACRO V04.00 8-FEB-82 04:21:02 PAGE 1
CONTROL AND MONITORING TASKS
                                                                         .SBTTL CONTROL AND MONITORING TASKS
                                                                                    TIME, LEDON, PCW, RCSRC, LEDOFF
         5 000000
                                                                         GLOBL
           000000
                                                            REC::
                                                               This interrupt routine accepts an input from the console. When the input is
       10
11
                                                             ; received a ten second counter is initialized and the LED is turned on.
       12
13 000000
                                                                                    #<10.# 60.>,TIME
#LEDON,##PCW
##RCSRC+2
                                                                                                                         # Set timer for ten seconds
# Turn the LED on
# Flush the receive buffer
                        012767
                                    001130 0000006
                                                                        HOU
       14 000006
15 000014
                        012737
                                    00000G 00000G
                                                                        MOV
TSTB
           000006
       16 000020
17
18 000022
                        000002
                                                                                                                         ; Go back
                                                            TIMER::
       19
20
21
22
23
                                                            † This interrupt routine when entered every clock tick will decrement the ten ; second counter and turn off the LED if the time is expired, otherwise it ; returns immediately.
       23
24
25 000022
26 000026
27 000030
28 000034
31
32 000044
33
34
35
36
37
38 000046
39 000044
40 000062
                        005767
                                                                                                                         1 If the time is set update the
1 counter otherwise so back
                                    0000006
                                                                        TST
                                                                                    TIME
                        001406
                                                                        BEQ
                                                                                    GOBACK
                                                                                                                         } Yes, bump the counter and if it is
} The last tick then shut the LED off
} Otherwise so back
                                                                                    TIME
                        005367
                                    0000006
                                                                        DEC
                        001003
                                                                        BNE
                                    0000006 0000006
                                                                                     *LEBOFF . @ *PCW
                        000002
                                                            GOBACK: RTI
                                                            BREAK ::
                                                            † This interrupt service routine will be entered if a break detected , this
† is treated as a regular input on the KXT11-AA console port.
                        012767
                                   001130 0000006
0000006 0000006
                                                                        HOV
                                                                                    #<10. # 60.>,TIME
                                                                                                                         # Set the timer for ten seconds
                        012737
                                                                        HOV
                                                                                     .LEDON. P.PCW
                                                                                                                         I Turn the LED on
                                                            LASTII
       40
           000062
                        000002
                                                                                                                         i Go back
                        000001
                                                                         . END
```

Figure C-11 Control Task

```
.MAIN. MACRO V04.00 8-FEB-82 04:21:06 PAGE 1
```

```
.ENABL
                                                                                      LC
POWER1, POWER2, TIME, SAVER6, PRINT, FMESS
                                                                          GLOBL
  3
4 000000
                                                                          .MCALL
                                                                                       PUSH
ROM
 6 000000
                                                            POWERF::
                                                            F This routine is entered when a power fail is detected and saves the
                                                            ; pertinent information in non-volatile RAM
10
11 000000
12 000006
13 000014
14 000016
15 000020
                                                                                       #123456.POWER1
                   012767 123456 0000006
                                                                         MOU
                                                                                                                                # Initialize the 32-bit power recovery
                                                                                       $135724,POWER2
                                                                                                                                f test pattern
f Save the meneral purpose remisters
f and any pertinent data in a non-
f volatile RAM area
                   012767
                                135724 000000G
                                                                         MOV
                                                                         PUSH
                                                                                       RO
R1
                                                                         PUSH
                                                                                       R2
16 000022
17 000024
18 000026
19 000030
20 000034
21
22 000040
23 000042
24
25 000044
26
27
28
29
30
31 000044
32 000050
33 000052
34
                                                                         PUSH
                                                                                       R3
R4
                                                                         PUSH
                                                                                       R5
TIME
                                                                                                                                # Save the stack pointer in the non-
# volatile ram area
# Put the bus in a known state
# and wait for loss of power
                   010667
                                                                         HOV
                                                                                       SP, SAVER6
                                                                         RESET
                   000005
                   000777
                                                                         BR
                                                            RESTRT::
                                                            i When a bus error occurs such as an interrupt time-out or bus time-out
i a trap thru the restart takes place and comes here
                                                                                                                                # Indicate that a run-time error has
# occurred and wait for operator
# intervention
                   004767 0000006
0000006
                                                                                       PRINT
                                                                         CALL
                                                                          . WORD
                   000777
                                                                         BR
                   000001
                                                                         .END
```

Figure C-12 Power Fail Task

### APPENDIX D MACRO-ODT ROM LISTING FOR KXT11-A2 OPTION

Appendix D provides the user with the program listing of the KXT11-A2 Macro-ODT ROM firmware option.

KXT11-A2 1K FIRMWARE MACRO VO4.00 5-UCT-81 22:56:27 TABLE OF CONTENTS

```
COPYRIGHT NOTICE
     4- 1
                KXT11-A2 EDIT HISTORY
     5- 1
                Equates
     6-
         1
                General DLART Equates
     8-
         1
                General PPI Equates
     9-
         1
                Program-specific Equates
    11-
                MACRO DEFINITIONS
    13-
                RAM Definition
                TRAPS-Trap-handling routines
    14-
    14-
                TRAPS-LTC Trap-killer
    14-
                TRAPS-BREAK handler
    15- 1
                RESTART-Introduction
    19- 1
                RESTART-Entry point
    20- 1
                RESTART-See if stack exists
    20- 19
                RESTART-Exit if in IN-ROM state
    21- 1
                RESTART-Cause determination
    22- 1
                RESTART-Exits
    23- 1
                POWERUP-Introduction
    24- 1
                POWERUP-Turn on LED
    24- 22
                POWERUP-Test console DLART
    25- 1
                POWERUP-Test and set up I/O-page RAM
    26- 1
                POWERUP-Turn off LED
    26- 29
                POWERUP-Test for "low core"
    27- 1
                POWERUP-Exit
    27- 20
                POWERUP-Subroutine to initialize vectors
    28- 1
                AUTOBAUD-Synchronize with Console
    30-
        1
                macroODT-Introduction
32-
                macroODT-Save status and print prompt
    33-
                macroODT-Get ODT command
    35-
                macroODT- Go and Proceed
                macroODT-Register and PS command
    36-
    37-
                macroODT-Examine and Deposit
    39-
                macroDDT-Get and echo character
    40-
                macroODT-Type ASCII string
         1
    41-
         1
                macroODT-Get octal digits
    42-
         1
                macrouDT-UCTSTR--type binary in RO as ASCII
    43-
                macroODT-Output messages
                DIAGNOSTICS-for SLU2 and PPI
    44-
    45-
                HARDWARE ENTRY POINT
    46-
                DIAGNOSTICS-Continued
    47-
                BOOTS-Description
    48-
                BOOTS-RX Controller Definitions
    48- 56
                800TS-TU58 Definitions and Protocol Equates
    48- 114
                BOOTS-RT11 Definitions and Equates
    49- 1
                BOOTS-Program entry point
    49- 42
                ----> HALT AT PC=172234 INDICATES "Illegal device name"
    49- 51
                ----> HALT AT PC=172264 INDICATES "Illegal unit number"
    49- 58
                ----> HALT AT PC=172304 INDICATES "No low memory, can't boot"
    49- 92
                ----> HALT AT PC=172376 INDICATES "Unexpected timeout during boot"
    50- 1
                BOOTS-RX01/RX02 Bootstrap
    51- 1
                BOOTS-Distinguishing type of boot block
    51- 23
                ----> HALT AT PC=172454 INDICATES "No boot block on volume"
    52- 1
                BOOTS-TU58 Bootstrap
    52- 29
                ----> HALT AT PC=172542 INDICATES "TU58 initialization error"
    52- 37
                ----> HALT AT PC=172562 INDICATES "TU58 block 0 read error"
    53- 1
                800TS-Stand-alone volume bootstrap
    53- 24
                ----> HALT AT PC=172614 INDICATES "Directory read error"
```

# KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 TABLE OF CONTENTS

53-	36	> HALT AT PC=172652 INDICATES "File not found"
54-	1	BOOTS-Load Stand-Alone Program File
54-	8	> HALT AT PC=172732 INDICATES "Stand-alone file read error"
54-	12	> HALT AT PC=172750 INDICATES "Illegal transfer address"
55-	1	173000G ENTRY POINT
56-	1	BOOTS-Continued
57-	1	BOOTS-RX01/RX02 Read routines
57-	36	> HALT AT PC=173070 INDICATES "Floppy drive not ready"
57-	114	> HALT AT PC=173262 INDICATES "Floppy read error"
60-	1	BOOTS-TU58 Read routines
61-	27	> HALT AT PC=173556 INDICATES "TU58 END packet missing"
61-	37	> HALT AT PC=173610 INDICATES "TU58 checksum error"
63-	1	END STATEMENT

ing the state of the control of the

KXT11-A2 1K FIRMWARE Copyright notice	MACRO V04.00 5-0CT-81 22:56:27 PAGE 3
1	.SATTL COPYRIGHT NOTICE
2	:
3	; COPYRIGHT (C) 1980, 1981 BY
4	DIGITAL EQUIPMENT CURPONATION, MAYNARD, MASS.
5	
š	* Bute complant to business where a second
ž	; THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
<u> </u>	JONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
•	; INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE, OR ANY OTHER
9	; COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
10	; OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
11	; TKANSFERRED.
12	•
13	THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
14	
15	; AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT ; CORPORATION.
16	CORPORATION.
17	
17	; DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
18	; SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
19	
20	; VERSION V1.00
21	,
22	; EL 29-SEP-01

SBITL KXT11-A2 EDIT HISTORY MACRO V04.00 5-0CT-81 22:56:27 PAGE 4 EDIT HISTORY: KXT11-AZ 1K FIRMARE KXT11-AZ EDIT HISTORY

D-6

KXT11-A2 Equates	1K FIRMWARE	MACRO VO4.00	5-0CT-81	22:56:27	PAGE 5		
1						.SBTTL Equates	
2							
3			; BIT	EQUATES			
4							
5	000001		BITO	=	1		
6	000002		BIT1	=	2		
7	000004		BIT2	<b>E</b>	4		
8	000010		BIT3	=	10		
9	000020		BIT4	=	20		
10	000040		BIT5	=	40		
11	000100		BIT6	=	100		
12	000200		BIT7	=	200		
13	000400		BIT8	=	400		
14	001000		BITS	=	1000		
15	002000		BIT10	=	2000		
16	004000		BIT11	=	4000		
17	010000		BIT12	=	10000		
18	020000		BIT13	=	20000		
19	040000		BIT14	=	40000		
20	100000		BIT15	=	100000		
21							
22			: ASCI	I CHARACTI	ER EQUAT	ES	
23 24							
24	000012		LF	=	12		;Line feed
25	000015		CR	=	15		Carriage return
26	000040		SPACE	=	40		Space
27	-,	9		1981			inhare

the green of the country of the coun

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 6 GENERAL DLART EQUATES .SBTTL General DLART Equates 2 3 ; DLART EQUATES 177560 RCSR\$1 = 177560 SLU1 Receive CSR 177562 RBUFS1 = 177562 SLU1 Receive buffer 7 177564 XCSR\$1 = 177564 SLU1 Xmit CSR 8 177566 XBUF\$1 = 177566 ;SLU1 Xmit buffer 176540 9 RCSR\$2 = 176540 ;SLU2 Receive CSR 10 176542 RBUF\$2 = 176542 ;SLU2 Receive buffer 11 176544 XCSR\$2 = 176544 ;SLU2 Xmit CSR 12 176546 XBUF\$2 = 176546 ;SLU2 Xmit buffer 13 14 ; DLART RECEIVE CSR BITS 15 16 004000 RC.ACT = BIT11 ;Receiver active (R/O). Set 17 ; while character is being 18 ; received. 19 000200 RC.DUN = BIT7 ;Receiver done (R/O). A 20 ; character has been completely 21 ; received and now resides 22 in RBUF. 23 000100 RC.IEN = BIT6 ;Receiver int. enable (R/w). 24 ; when set, enables "keyboard" 25 ; interrupts, using vector 26 ; at 60. 27 28 ; DLART RECEIVE BUFFER BITS (R/O) 29 30 100000 RB.ERR = BIT15 ; Error. Framing error or 31 ; overrun has occurred. 32 040000 RB.OVR = BIT14 ;Overrun error. Character was 33 ; received before previous one 34 ; was read. 35 020000 RB.FRM = BIT13 Framing error. No valid stop 36 ; bit was detected. 37 004000 RB.BRK = BIT11 ;Break detect. Set when break 38 ; is detected, reset when next 39 ; start bit arrives.

```
KXT11-A2 1K FIRMWARE
                        MACRO V04.00 5-OCT-81 22:56:27 PAGE 7
GENERAL DLART EQUATES
                                        ; DLAKT TRANSMIT CSR BITS
     2
     3
                000200
                                        XC.RDY =
                                                        BIT7
                                                                                 ;Transmitter ready (R/O).
                                                                                ; When set, indicates that the
                                                                                 ; last character was completely
                                                                                    sent and XBUF is ready for
                                                                                     a new one.
                000100
                                        XC.IEN =
                                                        BIT6
                                                                                 ;Transmit int. enable (R/W).
                                                                                 ; when set, enables "console
     10
                                                                                 ; printer" interrupts, using
    11
                                                                                 ; vector at 64.
    12
     13
                                        ; Programmable baud rate bits
     14
     15
                000010
                                        PBRO
                                                        BIT3
    16
                000020
                                        PBR1
                                                        BIT4
    17
                000040
                                        PBR2
                                                        BIT5
    18
     19
                                      ; PBRO-2 set baud rates as follows:
     20
     21
                000000
                                        BD.003 =
                                                                                 ;Baud rate =
     22
                000010
                                        BD.006 =
                                                        PBRO
                                                                                 ;Baud rate =
     23
                000020
                                        BD.012 =
                                                        PBR1
                                                                                 ;Baud rate =
     24
                000030
                                        BD.024
                                                        PBR1!PBR0
                                                                                 ;Baud rate =
                                                                                               2400
     25
                000040
                                        BD.048
                                                        PBR2
                                                                                 ;Baud rate = 4800
     26
                000050
                                        BD.096 =
                                                        PBR21PBR0
                                                                                 ;Baud rate = 9600
     27
                000060
                                        BD.192 =
                                                        PBR21PBR1
                                                                                 ;Baud rate = 19200
     28
                000070
                                        BD.384 =
                                                        PBR21PBR11PBR0
                                                                                 ;Baud rate = 38400
    29
    30
                000004
                                        XC.MNT =
                                                                                 ; Maintenance (R/W). When set,
                                                        BIT2
    31
                                                                                ; creates an internal "loop-
    32
                                                                                 ; back" between the transmitter
     33
                                                                                    and receiver. Also dis-
     34
                                                                                      connects the external
     35
                                                                                       serial input.
     36
                000002
                                        XC.PBE =
                                                        BIT1
                                                                                 ;Prog. baud rate enable. when
     37
                                                                                 ; set, the baud rate is deter-
     38
                                                                                   mined by bits 3-5 as
     39
                                                                                    tapulated above. WHEN
     40
                                                                                      CLEAR, BAUD RATE IS DETER-
     41
                                                                                       MINED BY VOLTAGES APPLIED
     42
                                                                                       TO DLART IC PINS.
     43
                000001
                                        XC.BRK =
                                                        BITO
                                                                                 Transmit break (R/W). When
     44
                                                                                 ; set, serial output is a
     45
                                                                                 ; continuous BREAK.
```

```
KXT11-A2 1K FIRMWARE
                        MACRO V04.00 5-0CT-81 22:56:27 PAGE 8
GENERAL PPI EQUATES
                                                         .SBTTL General PPI Equates
      2
      3
                                        ; PROGRAMMABLE PERIPHERAL INTERFACE (PPI) EQUATES
      4
      5
                176206
                                        PP.CWR =
                                                         176206
                                                                                 :PPI Control Word Register
      6
                176200
                                        PP.A
                                                         176200
                                                                                 ;PPI Port A Register
      7
                176202
                                                         176202
                                        PP.B
                                                                                 ;PPI Port # Register
      8
                176204
                                        PP.C
                                                         176204
                                                                                 ;PPI Port C Register
     9
     10
                                        ; PPI MODE-SETTING BITS
     11
     12
                                        ; KXT11-AA board configuration does not permit all combinations of
     13
                                        ; the mode bits. Consult the manual before using the PPI.
     14
     15
                000200
                                        PP.MOD =
                                                         BIT7
                                                                                 ;This MUST be or'd with other
     16
                                                                                 ; pits to set mode.
     17
                000100
                                        PP.MD2 =
                                                         BIT6
                                                                                 ;Sets mode 2
     18
                000040
                                        PP.MDA =
                                                        BIT5
                                                                                 ; If bit 6 is low, determines
     19
                                                                                 ; mode of port A
     20
                                                                                 ; (hi=mode 1, lo=mode 0)
     21
                000020
                                        PP.DRA =
                                                         BIT4
                                                                                 ;Direction of port A.
     22
                                                                                 ; HI=IN, lo=OUT.
     23
                000010
                                                                                 ;Direction of port C upper nalf
                                        PP.CHI =
                                                         BIT3
     24
                                                                                 ; H1=IN, 10=OUT.
     25
                000004
                                        PP.MDB =
                                                         BIT2
                                                                                 ; Mode of port B.
     26
                                                                                 ; Hi=mode 1, lo=mode 0.
     27
                000002
                                        PP.DKB =
                                                         BIT1
                                                                                 ;Direction of port B.
     28
                                                                                 ; H1=IN, 10=OUT.
     29
                000001
                                        PP.CLO =
                                                         BITU
                                                                                 ;Direction of port C lower half
     30
                                                                                 ; Hi=IN, lo=OUT.
     31
     32
                                        ; PPI BIT SET/RESET CONTROL BITS
     33
     34
                                                 When bit 7 is low, writing to the PPI CSR will set or reset
     35
                                                 individual bits in Port C, depending on the mode and direction
     36
                                                of the port's bits, and on the combination of bits you write.
     37
     38
                000016
                                        PP.B17 =
                                                         BIT3!BIT21BIT1
                                                                                 ;Use ONE
     39
                000014
                                        PP.BI6 =
                                                         BIT3!BIT2
                                                                                 of these
     40
                000012
                                        PP.BI5 =
                                                         BIT3!BIT1
                                                                                 ; to select
     41
                000010
                                        PP.BI4 =
                                                        BIT3
                                                                                 ; which bit
     42
                000006
                                        PP.BI3 =
                                                         BIT2!BIT1
                                                                                 ;is desired
     43
                000004
                                        PP.BI2 =
                                                        BIT2
                                                                                 to be
     44
                000002
                                        PP.811 =
                                                        BIT1
                                                                                 ;SET or
     45
                000000
                                        PP.810 =
                                                         ٥
                                                                                 ; CLEARed
     46
     47
                000001
                                        PP.BIS =
                                                         BITO
                                                                                 ;SET specified bit.
     48
                000000
                                        PP.BIC =
                                                         ٥
                                                                                 CLEAR specified bit.
```

# KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 9 PROGRAM-SPECIFIC EQUATES

1 2			.SBTTL Program-specif	ic Equates
3		; EQUATES USE	D TO TURN LED ON AND OFF	
5 6 7 8	000221	MODE =	PP.MOD!PP.DRA!PP.CLO	<pre>;Port A = Mode 0 IN ;Port B = Mode 0 QUT ;Port C upper nibble = QUT ;Port C lower nibble = IN</pre>
10 11	000017	LEDOFF =	PP.BIS!PP.BI7	;Set PC7
12 13		; EQUATES USE	D TO SET UP DLARTS	
14 15 16 17	000032	BAUDRS =	BD.0241XC.PBE	; Initial console baud rate to ; be 2400, with prog. baud ; rates enabled.
18 19	000072	TUBAUD =	BD.3841XC.PBE	;TU58 Baud rate = 38,400
20 21		; MEMORY CONF.	IGURATION EQUATES	
22 23 24	160010 167776	RAMBOT = Ramtop =	160010 167776	FBottom address of RAM FTop address of RAM
25 26		; SOFTWARE FL	AGS AND MASKS	
27 28 29	000300 000340	PRI6 = PRI7 =	300 340	;PS for priority of 6 ;PS for priority of 7
30 31		; USED BY ODT	MODULE	
32 33	000200	RFLAG =	BIT7	Register flag bit- Indicates
34	000020	T.BIT =	BIT4	; register is being examined ;Trace bit in PSW

1		; RESTART TYPI	E WORD BITS	
2				
3	100000	R.HALT =	BIT15	;HALT OF BREAK OCCUFFED
4	000200	R.NXM =	B1T7	Accessed non-existent memory
5	000001	R.STAK =	BITO	;Double-bus error
6				
7		; BOUT CONTROL	L WORD BITS	
8				
. 9	100000	NO.LOW =	BIT15	; No memory found at 000000-
10				; do not boot
11	000200	DEVBIT =	BIT7	;1 = RX01/02 floppy
12				;0 = TU58 cassette
13	000001	DEVNUM =	BITO	;Unit no. (0 or 1)
14				
15		; DIAGNOSTIC	MESSAGES	
16				
17	000100	E.EXT =	100	;SLU2 loopback test failed
18	000010	E.INT =	10	;SLU2 internal loopback failed
19	000001	E.PAK =	1	Parallel port loopback failed

KXT11-A2 1K FIRMWARE MAC MACRO DEFINITIONS	CRO V04.00 5-UCT-81 22:56	:27 PAGE 12		
1	7+			
2	; DELAY A,B,			
3				hat are free (both will
<b>4</b>	; be c	lear when through)	and N is an inte	eger.
5	;			
6	; This macro	produces a delay	whose duration (	when running in KXT11-AA
7	; ROM) is .2	399N seconds.		
8	; When N<4,	it is more efficie	nt to use the fol	llowing code:
9	;			
10	; CLR	Rn	;1W	2.44
11	; SOB	Rn,.	31W	239861.76
12	; [508	kn	31W	239861.76}
13	; (508	Rn,.	; 1 W	239861.76]
14	;			
15	; The macro	generates code lik	e the following:	
16	;			
17	; MOV	#N,Ra	; 2 W	3.66
18	jn\$: CLR	Rb	;1W	N#2.44
19	; SOB	Rb,.	;1W	65536N*3.66
20	; SOB	Re,n\$	;1W	N#3.66
21	;-			
22				
23	. MAC	RU DELAY A,B,N,	?L	
24	MOV	#N,A		
25	L: CLR	В		
26	SOB	В,.		
27	SOB	A,L		
28	.END	M		
29				

Water the State of the state of

KXT11-A2 1K Ram definit:		MACRO VO4.00	5-0CT-81	22:56:27	PAGE 13	
1					.SBTTL RAM Definition	
2						
3			; SCRAT	CH RAM A	REA	
3	167776		TRAP4	==	167776	spaniar transferd and and
6	10,,,0		INAFE		107770	;Enables trap-to-4 emulation ; when non-zero
ž	167774		ODTWHY	32	167774	;User-readable copy of R.TYPE.
Ŕ	20,,,,		001411		10///4	; Restart cause. See R.TYPE
ğ						; table in RESTART routine.
10	167772		O.CNTL		167772	ODT Control word. Set Bit 15
11			0.011		. 107772	; to disable T-Bit filter, set
12						
13						; Bit 7 to disable Priority 7 ; filter.
14	167770		B.CNTL	==	167770	
15	167766		R.PC	==	167766	;Boot control word.
16	167764		IN.USR		167764	; Where restart saves top of stack
17	20,,02		INCOR		107704	;Enables user-caused restart ; and BREAK when non-zero
18	167762		R.TYPE	==	167762	Restart cause. See table in
19			Kelle		107702	; RESTART routine.
20	167760		USERSP	==	167760	; Used by ODT to store the user's
21			ODERDE		107700	; stack pointer.
22	167756		RPOINT	==	167756	;Used by ODT to point to the image
23	•••••				107730	; of user's RO in its stack.
24	167754		SAVPS	==	167754	Store halted PS here for ODT
25	167752		SAVPC	==	167752	Store halted PC here for ODT
26	167750		ODTFLG	==	167750	;Used by ODT for internal flags.
27	167746		ODTLOC	== .	167746	;Used by ODT to point to location
28						; currently open.
29	167744	49	ODTSTK	==	167744	;Bottom of ODT's stack
30	167644		SSTACK	==	ODTSTK-100	Bottom of default user stack

27 170010 012667 177736

28 170014 012667 177734

31 170026 005067 177732

32 170032 000167 000544

29 170020 012767 100000 177734

```
MACRO V04.00 5-0CT-81 22:56:27 PAGE 14
KXT11-A2 1K FIRMWARE
RAM DEFINITION
           170000
                                   .=170000
    1
    2
                                         .SBTTL TRAPS-Trap-handling routines
    3
                                        .SBTTL TRAPS-LTC Trap-killer
                                        .SBTTL TRAPS-BREAK handler
    5
                             9
                             ;;;;
   10
                             ;;;;
                                          BREAK-HANDLING ROUTINE
                                                                      ;;;;
   11
                             ;;;;
                                     AND LINE TIME CLOCK INTERRUPT KILLER
                                                                      ;;;;
   12
                             ;;;;
                                                                      1111
   13
                             14
                             15
   16 170000
   17 170000 005767 177760
                                   TST
                                        IN.USR
                                                          ; Are we in user mode?
   18 170004 001001
                                        BRKNOO
                                                          ;YES-Go to ODT
                                   BNE
   19
   20 170006
                             $S$LTC::
   21 170006 000002
                                                          ;NO-Go back to RUM program.
                                   RTI
   22
                                                          ; BREAKS are ignored by ODT,
   23
                                                          ; RESTART, POWERUP and the
   24
                                                             DIAGNOSTICS. The BOOTS
   25
                                                             can be interrupted, though.
   26 170010
                             BRKNOO::
```

(SP)+,SAVPC

(SP)+,SAVPS

IN.USE

OUT

#R.HALT, R.TYPE

;Save context

; Causes PC to be printed

; upon entry to ODT.

;Get out of user mode

;for COT.

MOV

MOV

MOV

CLR

JMP

; -

;;;; ;;;; RESTART MODULE ;;;; 1111 1111 ;The purpose of the RESTART routine is to restore the FALCON to a ;known state following those exceptions which cause a RESTART hardware faction. This action consists of stacking the current PSW and program ; counter, then setting the PSW to 340 and jumping to the hardwired RESTART location. This location is at the address START+4 where \*\*START is jumper selectable as 000000, 010000, 020000, 040000, 100000, ;140000, 172000 or 173000 (all in octal). This program is designed for a START location of 172000, thus RESTARTs jump to 172004. ;There are several different ways in which RESTART performs its ifunction, depending on the value of IN.USR, TRAP4, the contents sof the location the SP points to, and one bit (R.STAK) in R.TYPE. ;R.TYPE, the restart type word, is RESTART's output to ODT. ;+ The goal is to maximize PDP-11 software compatibility and to provide juseful debugging information to the program developer.

```
MACRO V04.00 5-0CT-81 22:56:27 PAGE 16
KXT11-A2 1K FIRMWARE
RESTART-INTRUDUCTION
                                                  ------
                                                  I R.STRT I
                                                              Enter via hardware mechanism,
                                                  --------
                                                              with (PS)=340
                                                      -
                                               ------------
                                               I Is the stack !
                                               | flag set? |
    11
    12
                                                          Set R.NXM
    13
                                                     | Set IN-ROM mode |
    14
                                                          Go to ODT
    15
    16
    17
                                               Set stack bit
    18
                                                                   I <--- Could time out and cause the
                                             Read top of stack
    19
                                        Check if too close to "hole" | <----exit to ODT shown above
    20
                                              Clear stack bit
    21
    22
                                                 - 1
    23
                                              ------------------
    24
                                              | Did restart occur |
    25
                                                in user mode?
    26
                                                      Y I
    27
    28
                                                1
    29
    30
                                     ; | Is top of |<----- A BREAK does this when
    31
                                     ; | stack 000000? |
                                                                   there's no memory in
    32
                                     7 1 N
                                             Y
                                                                   the vector area.
    33
    34
                                                  1
    35
    36
                                             | Pop stack | <-+--- Only a BREAK while in ODT can
    37
                                             | frame and | |
                                                                   get us here, so the RTI takes
    38
                                             | return | |
                                                                   us back to ODT.
    39
    40
    41
                                        | Set carry |
                                                         i Leave user mode i
    42
                                       I in pushed PS I
    43
                                        I and return I
                                                            1
    44
    45
                                                          I Is top of |
    46
                                                          | stack 000000? |
    47
                                     ; A BREAK does this--->| Y
    48
                                     ; when there's no
    49
                                     ; memory in the
    50
                                     ; vector area
                                                    51
                                                    | Pop stack | <-----This entry point is in
    52
                                                    I frame and go I
                                                                             the TRAPS module. It is
    53
                                                    I to BREAK'S I
                                                                             where a BREAK in user mode
    54
                                                    | SAVE CONTEXT |
                                                                             goes when there IS memory
    55
                                                    | entry point |
                                                                             in the vector area.
    56
                                                    ------
    57
```

KXT11-A2 1K FIRMWARE RESTART-INTRODUCTION	MACRO VU4.00	5-OCT-81	22:56:27 PAGE 17
1		7	<b>.</b>
2 3		;	Pop stack frame
4	*	•	i if 172004 on top. i
5		;	Get pushed PC.
6		;	Set up ODT's PC
7		;	and PS locations.
8		;	
9		;	1
10		<i>;</i>	
11 12		7	COULD>  Test word prior
13		:	TIME>  to where pushed   OUT>  PC points
14		•	Ontagenda Le hotile
15		;	1
16		;	***************************************
17		;	was the word
18		;	i a HALT (
19		;	or did PC>NXM?
20		<b>;</b>	i Y N I
21 22		,	************
22			
24		;	Set HALT flag
25		,	Go to ODT
26			
27		;	i
28	29	;	
29		;	Is trap=to=4
30		<b>;</b>	emulation
31		,	enabled?
32 33			I N Y I
34		:	1
35		•	
36		;	Set NXM flag
37		;	Go to ODT
38		;	
39		;	1
40		;	
41		;	Set user mode
42 43		;	Push ##6, ##4
44		•	i onto stack i i and RTI i
44 45		:	and KTI

KXT11-A2 1K FIRMWARE

```
RESTART-INTRODUCTION
                                      ;+
     2
     3
                                      ;Exception-type word (R.TYPE) is passed to ODT and is RESTARTs "best guess"
                                      ;as to why a restart happened:
                                             Note: A user-readable copy of this word is at ODTWHY.
                                     ; | EXIT | BIT | NAME | CAUSE
    10
    11
                                     ; | ----- |
    12
                                      : I ODT | 15
                                                  I R.HALT I HALT instruction in user code-RESTART POPS STACK.
    13
                                                             Note-BREAK also sets this bit (see the TRAPS
                                     ; 1
    14
                                                             module). ODT uses this bit for PDP-11 UDT
                                     11
    15
                                                           I compatibility.
                                     : 1
    16
                                     ; | ----i
    17
                                     # ODT | 14
                                                           I Reserved
    18
                                     11 OR | 13
                                                           Reserved
    19
20
21
22
23
24
25
                                     # TRAP | 12
                                                           Reserved
                                     / TO | 11
                                                           Reserved
                                      : I FOUR I 10
                                                           | Reserved
                                             1 9
                                                           I Reserved
                                     11
                                               8
                                                           i Reserved
                                     11
                                                           I Timeout during user access of non-existant
                                     :1
                                               7
                                                  I R.NXM
                                      ; 1
                                                               memory
    26
                                     : 1
                                                             Reserved
    27
                                     :1
                                                5
                                                             Reserved
    28
                                      : 1
                                                4
                                                             Reserved
    29
                                               3
                                                             Reserved
                                      . .
    30
                                      11
                                               2
                                                             Reserved
    31
                                      71
                                             1 1 1
                                                           i Reserved
    32
                                      ; |------|----|-----|
    33
                                     ; I ODT I
                                                0 | R.STAK | Indicates that a timeout was caused by RESTART
    34
                                                               itself accessing non-existant memory. This
                                      71
    35
                                      :1
                                                               occurs in conjunction with testing for
    36
                                                               validity of the stack pointer.
                                      ; 1
    37
                                      ; |
                                                               in PDP-11 parlance, this is a
    38
                                                               "double-bus error"
                                      ; 1
    39
                                      ; | -----| ----| -----| -----| -----| -----| -----|
    40
                                      ;
    41
                                      ;-
```

MACRO V04.00 5-001-81 22:56:27 PAGE 18

```
KXT11-A2 1K FIRMWARE
                MACRO V04.00 5-0CT-81 22:56:27 PAGE 19
RESTART-ENTRY POINT
                                      .SBTTL RESTART-Entry point
    2
                           ;;;;
                           1111
                                        RESTART ENTRY POINT
                                                                 ;;;;
                           ;;;;
                                                                 ;;;;
                           10
   11 170036
                           R.STRT::
   12
   13
                           14
15
                           ;;;;
                                                                 1111
   16
                           ;;;;
                                IF THE RESTART ROUTINE CAUSED THE RESTART
                                                                 1117
   17
                           ;;;;
                                      GO TO OOT AND PRINT "?"
                                                                 ;;;;
   18
                           ;;;;
                                                                 1111
   19
                           ;;;;
                                 THIS EXCEPTION CAN BE CAUSED BY RESTART'S
                                                                 ;;;;
   20
                                        STACK MANIPULATIONS
                           ;;;;
                                                                 ::::
   21
                           ;;;;
                                                                 ;;;;
   22
                           23
                           24
   25
                           ; R.TYPE will have been cleared prior to entering
   26
                           ; any ODT command. So, if the stack bit is set, only RESTART
   27
                           ; itself could have caused the trap. Since the stack is always
   28
                           ; valid in in-ROM mode, bad stack means we are in in-USER mode.
   29
   30
                           ;State: X=don't care, U=user, R=in-ROM----
   31
   32 170036 005767 177720
                                TST
                                      R.TYPE
                                                      ;XIDid the stack test fail?
   33 170042 001406
                                BEG
                                                      ;XINO- go to next test
                                      1$
   34 170044 052767
                000200 177710
                                BIS
                                      #R.NXM,R.TYPE
                                                      ;UIYES- set R.NXM
                                                      ;UI this forces "?" from QDT
   36 170052 005067 177706
                                CLR
                                      IN.USR
                                                      ;Rienter in-ROM mode
   37 170056 000476
                                      88
                                                      Rigo to ODT
```

### KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 20 RESTART-SEE 1F STACK EXISTS

```
.SBTTL RESTART-See if stack exists
2
3
                        ;;;;
                                                                1111
                                       STACK VALIDITY TEST
                        1111
                                                                ;;;;
                        ;;;;
                                                                ;;;;
                        9
                        10
11 170060 052767 000001 177674 18:
                              BIS
                                    #R.STAK, R.TYPE
                                                     ;XIIf we timeout, we want RESTART
                                                     ;XI to know we were diddling SP
13 170066 005716
                              TST
                                    (SP)
                                                     ; X|see if stack is valid
14 170070 000240
                                                     ; X | (in case times out)
                              NOP
15 170072 005766
             000004
                              TST
                                    4(SP)
                                                     ;X;see if too close to top of
16 170076
       000240
                              NOP
                                                     ; XI valid memory
17 170100 005067 177656
                                                     :Xistack is OK
                              CLR
                                    R. TYPE
18
19
                                    .SBTTL RESTART-Exit if in IN-ROM state
20
21
                        22
                        23
                        ;;;;
                                                                ;;;;
24
                               RETURN WITH CARRY SET IF IN "IN-ROM" MODE
                        ;;;;
                                                                ;;;;
25
                        ::::
                                                                ;;;;
26
                        ;;;;
                             UR, GO BACK TO ODT IF A BREAK WITH NO LOW MEMORY
                                                                1111
27
                        ::::
                                                                ;;;;
28
                        29
                        30
31 170104 005767 177654
                                    IN.USR
                                                     :XIAre we in user mode?
32 170110 001007
                              BNE
                                    38
                                                     :UIYES-go to next test
33 170112 005716
                              TST
                                    (SP)
                                                     ;RINO-see if BREAK brought
                                                     ;RI us here
35 170114 001002
                              BNE
                                                     ;RINO-Just a RESTART
36 170116 022626
                              CMP
                                    (SP)+,(SP)+
                                                     ; RIYES-Behave like a BREAK that
37 170120 000002
                              RTI
                                                     ;Ri happened with RAM
38
39 170122 005266 000002
                        26:
                              INC
                                    2(SP)
                                                     ;R|Set carry in pushed PS
40
                                                     IRI UNLESS ALREADY SET
41 170126 000002
                              RTI
                                                     Rland return to ROM code that
42
                                                     #RI caused timeout
```

## KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 21 RESTART-CAUSE DETERMINATION

1							.SBTTL RESTART-Cau	se determination
2								,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
4								,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5					;;;;			1111
6					;;;;		ETERMINE HOW USER CA	
7					;;;;		EIERHINE HOW OBER CA	;;;;
é								
9								,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10					,,,,,,	,,,,,,,,	• • • • • • • • • • • • • • • • • • • •	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	170130	005067	177630		344	<b>61</b> B	74. (160)	4H4H4 4n
		005067	1//630		3\$:	CLR	IN.USR	;U We were in user mode,
12								;R  but no longer.
	170134	005/16				TST	(SP)	;R See if BREAK brought
14								;R) us here without low "core".
	170136					BNE	45	RINO-Just a RESTART
		022626				CMP	(SP)+,(SP)+	;RIYES-Behave like a BREAK that
	170142	000167	177642			JMP	BRKNU0	;R; happened while in user prog.
18								
19								
20					;			
21					;	If the	CPU attempts to fet	ch an instruction from non-existent
22					;	memory	, two traps (the fir	st from executing a HALT, the second
23					;	from t	iming out) will occu	r, the result being that second
24					;	trap p	ushes the restart ad	dress and 340 on the stack.
25					;	This 1	information is useles	s and gets popped here.
26								• • • • • • • • • • • • • • • • • • • •
27	170146	021627	172004		45:	CMP	(SP), *RESTAR	;X;Get rid of double stacking
28	170152	001001				BNE	58	;Xicaused by EXECUTION of NXM
29	170154	022626				CMP	(SP)+,(SP)+	;X1
30						•	(	,
31					;	Note:	Recause the contents	of the stack is assumed to remain
32					;			rst instruction below, it is imperative
33					;			d during the next three instrutions.
34					•		De disable	a address the next three Instructions.
		012667	177604		58:	MOV	(SP)+,R.PC	Riget pushed PC
		011667			J .	MOV	(SP),SAVPS	RIODT would like
		014667				MOV	-(SP),SAVPC	Rito see these
38		014007	177300			AUT	-(BF), BATEC	inito see these
		162767	000003	177566		6110	42 P PC	ABIBAR makeman be land would debated
		102/0/	000002	1//300		SUB	#2,R.PC	;RiSet pointer to last word fetched
40		005333	477560				au	;RI before restart occurred
		005777	1//502			TST	@R.PC	;RIIs contents of pushed PC - 2
.42								;ki a zero (eg a HALT)?
	170204	000240				NOP	A Company of the Comp	RIMake sure next instruction
44								;R  won't execute if we time out
	170206					BNE	6\$	;R NO- it was an NXM
		052767	100000	177544		BIS	#R.HALT, R.TYPE	;RIYES- Flag a HALT,
		022626				CMP	(SP)+,(SP)+	Ripop the non-PuP-11 stack frame
	170220	000415				BR	85	;Rland yo to ODT.
40								

	66144	
		FULTOUR FRIEDOG NXM error FRIGO to ODT
MACRO V04.00 5-DCT-81 22:56:27 PAGE 22	SBTIL RESTART-EXALTS  SBTIL RESTART-EXALTS  EXALT APPROPRIATELY  TRAP4  TRAP4  TRAP6  TRAP6	SR.NXM, R.IYDE ODI
221561	AC AC HOLDE	BIS
-0CT-81	**************************************	78:
4.00 s	•	177506
MACRO VO	177550 177530 000000	000200
WARE	000 000 000 000 000 000 000 000 000 00	000002 052767 000167
1K FIRM Exits	170222 170226 170236 170239	
KXT11-A2 1K FIRMARE Restart-exits		9000

; boot control word to disable the bootstraps.

22

```
KXT11-A2 1K FIRMWARE
                MACRO V04.00 5-OCT-81 22:56:27 PAGE 24
POWERUP-TURN ON LED
                                       .SBTTL POWERUP-Turn on LED
    2
                            ;;;;
                                                                   ;;;;
                                            TURN ON LED
                                                                   ::::
                            ;;;;
                            ::::
                                                                   ::::
                            11
   12 170260
                            PWR&UP::
   13 170260 012706 167644
                                                        :Initialize stack pointer
                                 MOV
                                       #SSTACK.SP
   14
   15
                            ; Because a mode-setting command automatically clears all the internal
                            ; registers in the PPI, and clearing Port C Bit 7 turns on the LED, all
   16
                            ; we have to do is set the mode, which is port A and lo half of C as
   17
                            ; input, ports B and hi half of C as output.
   18
   19
   20 170264 012737 000221 176206
                                 MOV
                                       #MODE, ##PP.CWR
                                                        ;Set proper PPI mode
   21
                                       .SBTTL POWERUP-Test console DLART
   22
   23
   24
                            25
   26
                            ;;;;
   27
                                       CHECK THE CONSULE DLART
                                                                   1111
                            ;;;;
   28
                            ;;;;
                                                                   ::::
                            29
                            30
   31
   32 170272 005037 177564
                                 CLR
                                       @#XCSK$1
                                                        :Disable XMIT interrupts.
   33
                                                        ; BRK XMIT, maint. mode
                                                        ; Set baud rate to default
   34
   35 170276 005737 177562
                                 TST
                                       @#RBUF$1
                                                        :Take out the trash.
   36 170302 032737 000300 177560
                                 BIT
                                       *<RC.IEN!RC.DUN>, @#RCSR$1
   37
                                                        ;Should be clear.
   38 170310 001377
                                 BNE
                                                        ; If not, drop dead.
   39 170312 023727 177564 000200
                                 CMP
                                       ##XCSR$1, #XC.RDY
                                                        Should be set
   40 170320 001377
                                 BNE
                                                        ; If not, rest in peace.
```

5-0CT-81 22:56:27 PAGE 26	
MACRO V04.00	
KXT11-A2 1K FIRMWARE	POMERUP-TURN OFF LED

.SBIIL POWERUP-Turn off LED	SINGLE OF THE TEN IN A VISIBLE LENGTH OF TIME BRIDE BR	3\$: 50B R0,3\$ #This leaves a 0 in R0, which 4\$: 50B R0,4\$ ; is essential for testing for 5\$: 50B R0,5\$ ; the presence of memory at 6\$: 50B R0,6\$ ; Zero below.	54	SOUTH SETT POWERUP-Test for "low core"	; Read memory at 000000, discard result. If this fails, exit to ; AUTOBAUD rather than continuing with normal powerup sequence.	TST (RO) TIMIS Will execute even if	# Last Instruction times out # CALL VECSET # # # # # # # # # # # # # # # # # # #	
				9079/1				, 77.36
				10000			000042	CAFTT 000001
		005000 077001 077001 077001		012/3/		005710	103403 004767 000403	C31630
		170344 170346 170350 170352 170354	, , , , , , , , , , , , , , , , , , ,			170364 0 170366 0	170370 1 170372 0 170376 0	84

SBTIL POWERUPTON TO THE PROPERTY OF THE PROPER	88: MUV SPRIE,SAVPS 11£ P is typed in reponse to MOV SFAKUUI,SAVPC ; ODT prompt before loading R7, BK AUTOBA ; Will force yet more UDI.	FAKOUT: CLR IN.USK ; BUT IN THE KIGHT MODE; MOV #\$6TACK,SP ; And without running out of JMP UDT ; stack, either.	.SBTIL POWERUP-Subroutine to initialize vectors  ###################################	# resture the vector area in the event that an invalid boot block # was read into low memory.  VECSET::  MOV #\$\$\$BHK,@#140
	177340	*		000140 000142 000160 000102
	170424	177334 167644 000142		170000 000340 170006 000340
	012767 012767 000423	005067 012706 000167		012737 012737 012737 012737
	170406	170424 170424 170430		1 170440 1 170440 1 170440 1 170454 1 170454
. おおよりらからかどこうなかをごうないからいからいりらいかをごうとをとしてとごごごごごごごごごごごことできますますますます。				

39

40

41

42 43 170472

44 170472 012737 000032 177564

45 170500 005000

46 170502 077001

47 170504 077001

```
KXT11-A2 1K FIRMWARE
                    MACRO V04.00 5-0CT-81 22:56:27 PAGE 28
AUTOBAUD-SYNCHRONIZE WITH CONSOLE
                                        .SBTTL AUTOBAUD-Synchronize with Console
    2
    3
                                 ::::
                                                                                 ::::
                                                    AUTOBAUD MODULE
                                 ::::
                                                                                 ;;;;
                                 ;;;;
                                                                                 ::::
                                 10
    11
                                 ; Description:
    12
    13
                                        AUTOBAUD allows the FALCON to automatically synchronize its
    14
                                        console DLART to the baud rate of the console terminal.
    15
                                        On power-up, the user must type a carriage return character.
                                        Upon synchronization, AUTOBAUD will proceed to ODT where an 'e'
    16
   17
                                        character will be displayed on the console.
    18
   19
                                        Autobaud will loop indefinitely until synchronization is successful.
    20
    21
                                        The algorithm requires that the console terminal generates a
    22
                                        zero (space) for the eighth bit in the carriage return. This
    23
                                        will happen if the terminal is capable of sending eight-bit-
                                        no-parity or seven-bit-odd-parity characters.
    24
    25
    26
                                  ; Environment:
    27
    28
                                        Interrupts must be disabled for the algorithm to execute correctly
    29
                                        since time durations are critical and delays due to long
    30
                                        service routines may cause DLART overruns, which this routine
    31
                                        ignores but cannot tolerate.
    32
    33
    34
    35
                                  ; VT103/FALCON configurations leave garbage in the DLART long after the
    36
                                  ; powerup sequence has begun. We must delay a bit before clearing garbage
    37
                                  ; out of the DLARI, otherwise the garbage would arrive after the clear
```

; completed successfully.

RO.

RO,.

MOV

CLR

SGR

SOB

;

AUTUBA::

; (i.e., while polling for input). The "garbage" is an X-ON (<CINL-q>)

;Set 2400 baud ;Delay

seconds

; that the VT-100 hardware sends after its power-up diagnostics have

#BAUDRS,@#XCSRS1

41

KXT11-A2 1k FIRMWARE

```
MACRO V04.00 5-OCT-81 22:56:27 PAGE 29
AUTOBAUD-SYNCHRUNIZE WITH CUNSOLE
                                       ; AUTOBAUD proper:
     3 170506 105737 177562
                                       105:
                                              TSTB
                                                      @#REUF$1
                                                                              ; discard any garbage
     5 170512 105737 177560
                                       208:
                                              TSTB
                                                      @#RCSH$1
     6 170516 100375
                                                                              ; wait for input
                                              BPL
     7 170520 113700 177562
                                                      20s
                                              MOVB
                                                      ##KBUF$1, RO
     8 170524 012701 170550
                                                                              ; R0 = input character
                                              MOV
                                                      *INBYTE, R1
     9 170530 120021
                                                                              ; Ri -> scrambled char table
                                      30$:
                                              CMPB
                                                      RO, (R1)+
    10 170532 001411
                                                                              ; in the table?
    11 170534 020127 170556
                                              BEQ
                                                      HVBAUD
                                                                              ; yes
                                              CMF
                                                      R1, #1NBYTS
    12 170540 001373
                                                                             ; end of table reached?
                                              BNE
                                                      308
    13 170542 005000
                                                                              ; not yet
                                              CLR
                                                      R0
    14 170544 077001
                                                                             ; uh oh, wait for DLART to clear out
                                      408:
                                              SOB
                                                      RO, 40$
    15 170546 000757
                                                                             ; wait for a while
                                              BR
                                                      108
                                                                             ; and try for another character
    17
                                      ; Table of what you would see if an octal 15 were sent at the following
    18
                                      ; baud rates.
    19
    20 170550
                                      INBYTE:
    21 170550
                 200
                                              BYTE
                                                     200
    22 170551
                                                                             ; 300
                 170
                                              .BYTE
                                                    170
    23 170552
                                                                             ; 600
                 346
                                              .BYTE 346
    24 170553
                                                                             ; 1200
                 015
                                              .BYTE
                                                     15
    25 170554
                                                                             ; 2400
                 362
                                              .BYTE
                                                     362
    26 170555
                                                                             ; 4800
                 377
                                              .BYTE 377
    27 170556
                                                                             ; 9600, 19200, 38400
                                      INBYTS:
    28
    29
                                      ; we have a match. Set baud rate into DLART.
    30
   31 170556
                                      HVBAUD:
   32 170556 162701 170551
                                             SUB
                                                      #INBYTE+1, R1
   33 170562 006301
                                                                             ; turn pointer into bit mask
                                             ASL
                                                      R1
   34 170564 006301
                                             ASL
                                                     R1
   35 170566 005201
                                             INC
   36 170570 006301
                                                     R1
                                                                             ; turn on XC.PBE
                                             ASL
   37 170572 010137 177564
                                                                             ; set the baud rate
                                             MOV
                                                     R1, @#XCSR$1
   38 170576 005000
                                                                             ; into CSR
                                             CLR
   39 170600 077001
                                                                            ; delay .24 seconds for rest
                                             SOB
                                                     RO,.
```

; Fall into ODT.

; of char. at slo baud rates

KXT11-A2 1K FIRMWARE

```
MACROODT-INTRODUCTION
                                           .SBTTL macroODT-Introduction
    2
                              ;;;;
                              ;;;;
                                                  macroODT
                                                                         ;;;;
                              ;;;;
                                                                         ;;;;
                              ; macroODT is the user interface to the functions contained
                              ; in the KXT11-A2 firmware product. It interprets commands
                              ; entered via the console terminal keyboard (see tables pelow)
                              ; to permit the user to load a program into memory, execute
                              ; it and debug it.
   17
                                 COMMAND
                                 1- Slash (/)
                                    a-OPEN MEMORY LOCATION
   19
                                    b-OPEN GENERAL REGISTER
   20
                                    C-OPEN STATUS REGISTER
   21
                                 2- Carriage return (<CR>)
   22
                                    a-CHANGE AND CLOSE MEMORY LOCATION OR REGISTER
   23
                                    D-CLUSE WITHOUT CHANGE
   24
   25
                                 3- Line feed (<LF>)
                                    a- CHANGE AND CLOSE MEMORY LOCATION AND OPEN NEXT
   26
                                    b- CLOSE MEMORY LOCATION WITHOUT CHANGING AND OPEN NEXT
   27
   28
                                 4- Go (G)
   29
                                 5- Proceed (P)
                                 6- Execute I/O diagnostics (X)
   30
   31
                              ; 7- Execute bootstraps (D)
```

MACRO V04.00 5-OCT-81 22:56:27 PAGE 30

10 11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29 30

31

32

33

34

```
; SYNTAX OF COMMANDS LISTED ABOVE, SHOWING CONSOLE BEFORE,
; DURING AND AFTER THE TYPING OF THE COMMAND.
        Key: n-an octal integer typed by the user, only
               last 6 digits significant
             x-a single octal digit
             u-the digits 0 or 1
             all other characters are literals
    BEFURE
                  DURING
                                      AFTER
;1a #
                  @n/
                                      en/xxxxxx
;1b #
                  @RX/
                                      @Rx/xxxxxx
Jic e
                  #RS/
                                      @RS/XXXXXX
;2a @n/xxxxxx
                  @n/xxxxxx n<CR>
;2a @Rx/xxxxxx
                  @Rx/xxxxxx n<CR>
;2a @RS/xxxxxx
                  @RX/XXXXXX n<CR>
;2a xxxxx/xxxxxx xxxxx/xxxxxx n<CR> @
; 2b en/xxxxxx
                  @n/xxxxxx <CR>
;2b @Rx/xxxxxx
                  @RX/XXXXXX <CR>
;2b @RS/xxxxxx
                  @RS/xxxxxx <CR>
;2b xxxxx/xxxxxx xxxxx/xxxxx <CR>
;3a @n/xxxxxx
                  @n/xxxxxx n<LF>
                                     xxxxx/xxxxxx
;3a xxxxx/xxxxxx xxxxxx/xxxxxx n<LF> xxxxxx/xxxxxx
;3b @n/xxxxxx
                  @n/xxxxxx <LF>
                                     xxxxx/xxxxxx
;3b xxxxx/xxxxx xxxxx/xxxxx <LF>
                                    xxxxx/xxxxx
;4 e
                  €nG
;5 €
                  e P
;6 €
                  A.S
                                     XXXXXX
;7
                 @DDu
;7
                 eDXu
; 7
                 ₽DYu
:7
                 @DU<CR>
;7 e
                 @DX<CR>
;7 e
```

@DY<CR>

KXT11-A2 1K FIRMWARE MACRO VO4.00 5-DCT-81 22:56:27 PAGE 32 MACROODT-SAVE STATUS AND PRINT PROMPT

```
.SBTTL macroODT-Save status and print prompt
2
 3
                               7777
                                                                                 2:::
                               ;;;;
                                        SAVE CONTEXT, PRINT MESSAGES AND PROMPT
                                                                                 ;;;;
                               ;;;;
                                                                                 ::::
                               10
11 170602
                               ODT::
12 170602 105737 177562
                                      TSTB
                                             B#RBUF$1
                                                                   ;Clear out console garbage
13
14
                               ; Copy the restart type word into user area
15
16 170606 016767 177150 177160
                                      MOV
                                             R. TYPE, UDTWHY
17
18
                               ; Protect against stack timeouts, but save user's SP first
19
20 170614 010667 177140
                                      MOV
                                             SP, USERSP
                                                                   ; SAVE USERS STACK POINTER
21 170620 012706 167744
                                      MOV
                                             #ODTSIK, SP
                                                                   LOAD NEW SP
22
23
                               ; Save rest of user program's context
24
25 170624 016716 177130
                                             USERSP, (SP)
                                      MOV
                                                                   RESERVE LOCATION FOR R6
26 170630 010546
                                      MOV
                                             R5,-(SP)
                                                                   SAVE
27 170632 010446
                                      MOV
                                             R4,-(5P)
                                                                   ; ALL
28 170634 010346
                                             R3,-(SP)
                                      MOV
                                                                   ; OF
29 170636 010246
                                      MOV
                                             R2,-(SP)
                                                                      USER'S
30 170640 010146
                                      MOV
                                             R1,-(SP)
                                                                       GENERAL
31 170642 010046
                                      MOV
                                             RO,-(SP)
                                                                        REGISTERS
32 170644 010667 177106
                                      MOV
                                             SP, RPOINT
                                                                   POINTER TO RO
33
34
                               ; Determine whether "?" or PC message is appropriate, and print it
35
36 170650 005767 177106
                                      TST
                                             R.TYPE
                                                                   ;Did we get a HALT or BREAK?
37 170654 100004
                                      BPL
                                             CUDT
                                                                   ;NU-next question
                                                                   :YES-PRINT PC
39 170656 016700 177070
                                      MOV
                                             SAVPC, RO
                                                                   GET STOPPED PC
40 170662 004767
                000764
                                      CALL
                                             OCTSTO
                                                                   ; TYPE THE PC ON TERMINAL
41 170666
                               QODT:
42 170666 105767 177070
                                      TSTB
                                             R. TYPE
                                                                   ; SEE IF RESTART OCCURRED
43
                                                                   ; (NXM ONLY-BIT 7 SET)
44 170672 100003
                                      BPL
                                             KBDs
                                                                   ; TYPE PROMPT
45
46
                               ; Here's where the prompt gets printed, with or without leading "?"
47
48 170674
                               KBDQ:
49 170674 012700 171730
                                      MOV
                                             #MSGQ, KO
                                                                   ; GET ? ADDRESS
50 170700
         000402
                                      BR
                                             PRINT
                                                                   TYPE IN MESSAGE
51 170702
                               KBD$:
52 170702 012700 171731
                                      MOV
                                             #MSG$,RO
                                                                   GET PROMPT MESSAGE ADDRESS
53
54 170706
                               PRINT: CLR
         005067
                177050
                                             R.TYPE
                                                                   ;So reentry gives no error msg.
55 170712
                000300
         106427
                                      MTPS
                                             #PRI6
                                                                   ; Allow BREAKs to happen
56 170716 004767
                 000620
                                      CALL
                                             PUTSTR
                                                                   TYPE THE PROMPT ALKEADY
57 170722 005067 177022
                                      CLR
                                             ODTFLG
                                                                   CLEAR FLAG FOR NEW ENTRY
```

#### KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 33 MACROODT-GET ODT COMMAND

```
.SBTTL macroODT-Get ODT command
 3
                              ::::
                                                                               2222
                                         INTERPRET FIRST CHARACTER OF COMMAND
                              ::::
                                                                               1:::
                              ::::
                                                                               ::::
                              9
                              10
11
                              ; Note: Following CALL GETCHR, the character (7 bit ASCII)
12
                              ; appears in R2.
13
                              ; Note: Following CALL GETNUM, if carry is clear, the octal integer
14
                              ; was followed by a carriage return.
15
                              ; Note: On exit to LCSET or falling through to GO routine, RO contains
                              ; the address typed in.
16
17
18 170726 004767
                000556
                                     CALL
                                            GETCHR
                                                                 :...INPUT CHARACTERS
19 170732 120227
                000104
                                     CMPB
                                            R2.#"D
                                                                 ; BUOTSTRAPS?
20 170736 001002
                                     BNE
                                            16
                                                                 : NO
21 170740 000167
                001220
                                     JMP
                                            BUOTS
                                                                 :YES
23 170744 120227
                000130
                                     CMPB
                              15:
                                            R2, # "X
                                                                 ;DIAGNOSTICS?
24 170750 001002
                                     BNE
                                            2 $
                                                                 ; NO
25 170752 000167
                000776
                                     JMP
                                            DIAGNO
                                                                 ; YES
27 170756 120227
                000120
                              28:
                                     CMPB
                                            R2, # "P
                                                                 ;PROCEED?
28 170762 001430
                                     BEQ
                                            PCMD
                                                                 : YES
29 170764 120227
                000122
                                     CMPB
                                            R2.# "R
                                                                 ; REGISTER?
30 170770 001465
                                     BEQ
                                            RCMD
                                                                 ; YES
31 170772 120227
                000060
                                     CMPB
                                            R2, # "0
                                                                 ;OCTAL DIGIT?
32 170776 103736
                                     BLO
                                            KBDQ
                                                                 ; NO, ERRUR
33 171000 120227 000070
                                     CMPB
                                            £2.# 8
                                                                 ; VALID DIGIT?
34 171004 103333
                                     BHIS
                                            KBDQ
                                                                 ; NO, ERROR
35 171006 005000
                                     CLR
                                            RO
                                                                 ;ITS A DIGIT
36 171010 004767 000576
                                     CALL
                                            GETNUM
                                                                 GET REST OF THE DIGIT OR CMD
37 171014 103327
                                     BCC
                                            KBUQ
                                                                 ;CR WAS ISSUED, ERROR
38
39
                              ; The last character at the end of the number could be a valid command-
40
                              ; Let's check:
41
42 171016 120227 000057
                                     CMPB
                                            R2,#"/
                                                                 :EXAMINE LOCATION?
43 171022 001511
                                     BEQ
                                            LCSET
                                                                 ; YES
44 171024 120227
                000107
                                     CMPB
                                            R2, # 'G
                                                                 ; GO TO?
45 171030 001321
                                     BNE
                                            KBDQ
                                                                 ; NO, ERROR
```

3	; NO.	STATE	VALID INPUTS		COMMENT
4	; 1-	prompt @	0-7	>	
5	;		P		proceed.
6	;		R		register designator.
7	;		X		execute diagnostic
8	;		a		boot from device
9	; 2-	@175620	0-7		another digit.
10	;	(input digit)	/		examine loc.
11	;		G		go from loc n.
12	; 3-	@176000/000002	0-7		input new value.
13	;		LF	~~~~>	display next loc.
14	<b>;</b>		CR		close loc go to prompt
15	; 4-	@200/000023 12	0-7		input more digits.
16	;		LF	>	save data display next
17	;		CR	>	save data go to prompt
18	; 5 <b>-</b>	₽R	0-7		register number.
19	;		S	>	PS#.
20	; 6-	@R5	/	>	examine.
21	; 7-	@K5/000U24	0-7	>	input new value.
22	;		CR		close location.
23	; 8-	@R5/000024 16	0-7		more digits input
24	;		CR		save value go to promp

```
.SBTTL macrouut- Go and Proceed
                               ;;;;
                                                                                 ;;;;
                               ;;;;
                                          PROCESS GU AND PROCEED ODI CUMMANDS
                                                                                 ;;;;
                               ;;;;
                                                                                 ;;;;
                               11 171032 010067 176714
                                      VOM
                                             RO, SAVPC
                                                                  ; PUT SUPPLIED PC IN MEMORY LOCATION
12
13
                               ; Prepare the environment for the Go command
14
15 171036 000005
                                      RESET
                                                                  BUS INITIALIZE
16 171040 005067 176710
                                             SAVPS
                                      CLR
                                                                  CLEAR PSW
17
18
                               ; Entry point for the Proceed command
19
20
                               ; First, check for valid stack:
21
22 171044
                               PCMD:
24 171044 016600 000014
                                      MOV
                                             14(SP),R0
                                                                  ;User's stack pointer
25 171050 005740
                                      TST
                                                                  ; where SAVPS will go (see below)
                                             -(RO)
26 171052 000240
                                      NOP
                                                                  ; (in case of time out)
27 171054
         103403
                                      BCS
                                             15
                                                                  ; No good. Timed out.
28 171056
         005740
                                      TST
                                             -(RO)
                                                                  ; where SAVPC will go
29 171060
         000240
                                      NOP
30 171062 103004
                                      BCC
                                             25
                                                                  ;Sufficient stack.
31
32
                               ; EITHER Stack no good, so simulate a double bus trap without losing the
33
                                      user's context as stored in the ODT stack.
34
35 171064 012767 000201 176702 18:
                                      MOV
                                             #R.STAK!R.NXM, ODTWHY
                                                                  ;Sneaky! (R.TYPE untouched-
36
                                                                  ; only the user image of it)
37 171072 000700
                                      BR
                                             KBDQ
                                                                  Error prompt.
38
39
                               ; OR
                                      Stack is UK, so restore user's context.
40
41 171074 012600
                               25:
                                      VOM
                                             (SP)+,RU
                                                                  RESTORE
42 171076 012601
                                             (SP)+,R1
                                      MOV
                                                                  ; ALL
43 171100 012602
                                             (SP)+, £2
                                      MOV
                                                                  ; OF
44 171102 012603
                                             (SP)+,R3
                                      MOV
                                                                     USER'S
45 171104 012604
                                             (SP)+,R4
                                      MOV
                                                                       GENERAL
46 171106 012605
                                      MOV
                                             (SP)+,R5
                                                                       REGISTERS
47
48 171110 106427 000340
                                      MTPS
                                             #PRI7
                                                                  ; No BREAKS allowed until out of
                                                                  ; ODT!
50 171114 042716 000001
                                      BIC
                                             #BITO,(SP)
                                                                  ;Odd stacks are too odd for T-11
51 171120 011606
                                      MOV
                                             (SP),SP
                                                                  ; RESTORE USER SP
52 171122 005167 176636
                                      COM
                                             IN.USR
                                                                  ;Set user mode
53 171126 016746 176622
                                      MOV
                                             SAVPS .- (SP)
                                                                  RESTORE PC AND PS TO ...
54 171132 016746 176614
                                      MOV
                                             SAVPC .- (SP)
                                                                  ...STACK WHERE RIT WILL LOOK
55 171136 000006
                                      RTT
                                                                  ; RETURN TO USERS PROGRAM
56 171140 000655
                               HKBDQ: BR
                                             KBDQ
                                                                  HELP IN BR
57 171142 000657
                               HKBDs: BR
                                             KBD$
                                                                  HELP IN BR
```

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 36 MACROODT-REGISTER AND PS COMMAND

```
.SBTTL macroDDT-Register and PS command
2
                              ;;;;
                             ;;;;
                                          PROCESS ODT REGISTER COMMANDS
                                                                             ;;;;
                             1111
                                                                             1111
                             10
11
                              ; Entry point for Rx and RS commands
12
13 171144
                              RCMD:
14 171144 052767 000200 176576
                                    BIS
                                           #RFLAG, UDTFLG
                                                               SET REGISTER FLAG
15 171152 004767 000420
                                    CALL
                                           ONENUM
                                                               GET REGISTER NUMBER
16 171156 103246
                                    BCC
                                           KBDQ
                                                               A VALID CMD DID NOT FOLLOW
17 171160 120227
                000123
                                    CMPB
                                           R2, # 'S
                                                               ; IS IT THE RS?
18 171164 001412
                                    BEQ
                                           SWCMD
                                                               :YES, BRANCH
19 171166
        120227
                000057
                                    CMPB
                                           £2.#"/
                                                               FEXAMINE?
20 171172
         001240
                                    BNE
                                           KBDQ
                                                               : NO. ERROR
21 171174
         020027
                000007
                                    CMP
                                           RO.#7
                                                               :>7?
22 171200
         101235
                                    BHI
                                           KBDQ
                                                               :YES.ERROR
23 171202
         001013
                                           RCMD1
                                                               IS IT EXACTLY SEVEN
                                    BNE
         012700
               167752
24 171204
                                    MuV
                                           #SAVPC, RO
                                                                :YES.GET PC ADDRESS
25 171210
         000413
                                    ьR
                                           REGOUT
                                                               :DISPLAY
26
27
                              ; Status register (PS) selected:
28
29 171212
                              SWCMD:
30 171212 004767 000272
                                    CALL
                                           GETCHR
                                                               ; WHAT YOU WANT TO DO WITH RS?
31 171216 120227
                000057
                                    CMPB
                                           R2,#"/
                                                               :EXAMINE?
32 171222
         001224
                                    BNE
                                           KBDQ
                                                               ING. ERRUR
33 171224 U12700
                167754
                                    MOV
                                           #SAVPS.RU
                                                               GET ADDRESS WHERE PS IS
34 171230
         000403
                                    BR
                                           REGOUT
                                                               GO AND DISPLAY
35
36 171232 006300
                              RCMD1: ASL
                                                               SHIFT FOR OFFSET IN MEMORY
37 171234 066700 176516
                                           RPOINT, RU
                                    ADD
                                                               ; GET EXACT ADDRESS OF REG.
38 171240 010067 176502
                              REGOUT: MOV
                                           RO, ODTLUC
                                                               STURE LUCATION
39 171244 000402
                                    BR
                                           LOCDSP
                                                               ; DISPLAY
```

```
.SBTTL macroODT-Examine and Deposit
 2
                               ;;;;
                                                                                  ;;;;
                               ;;;; PRUCESS UDT MEMORY AND REGISTER EXAMINE/DEPOSIT
                                                                                 ;;;;
                               ;;;;
                                                                                  ;;;;
                               9
                               {
10
11
                               ; ODTLUC points to register or memory location
                               ; Following CALL GETNUM, if carry is clear, CR followed digit.
12
13
                               ; ODTFLG: If register bit set indicates register is being examined
14
15
                               JENTRY FROM CMD ROUTINE AFTER LOC. VALUE IS GIVEN
16
17 171246 010067 176474
                               LCSET: MOV
                                              RU, ODTLUC
                                                                   SAVE NEW LOCATION
18 171252 011000
                               LUCDSP: MOV
                                              (RO).RO
                                                                   GET DATA
19 171254 000240
                                      NOP
                                                                   ;So next inst. does not execute
                                                                   ;if we time out.
21 171256 103730
                                      BCS
                                              HKBDQ
                                                                   ;Print "?" if we timed out
22 171260 004767
                 000372
                                      CALL
                                              OCTSTR
                                                                   ;PRINT IT
23 171264 112702
                 000040
                                      MOVB
                                              *SPACE.R2
                                                                   Print a space after the data
24 171270
         004767
                 000226
                                      CALL
                                              PUTCHR
25 171274
         004767
                 000210
                                      CALL
                                              GETCHR
                                                                   ;GET NEXT CHARACTER
26 171300
         120227
                 000015
                                      CMPB
                                              R2,#CR
                                                                   :FINISH
27 171304
         001716
                                      BEQ
                                              HKBDS
                                                                   ; YES, CLOSE LOCATION
28 171306 120227
                 000060
                                      CMPB
                                              R2, # 0
                                                                   :DEPOSIT?
29 171312 103450
                                      BLO
                                              45
                                                                   ING. CHECK LF
30 171314 120227 000070
                                      CMPB
                                              R2,#"8
                                                                   :MAYBE!
31 171320 103307
                                      BHIS
                                              HKBDQ
                                                                   ; NO, FORGET IT
32 171322 005000
                                      CLR
                                              R0
                                                                   ; YES
33 171324 004767 000262
                                      CALL
                                              GETNUM
                                                                   GET REST OF NUMBER
34 171330 103006
                                      BCC
                                              15
                                                                   CR FOUND, STORE NEW VALUE
36 171332 120227 000012
                                      CMPB
                                              R2.#LF
                                                                   ; Not CR, must be LF
37 171336 001300
                                      BNE
                                                                   ;Print error message
                                              HKBDQ
38 171340 105767 176404
                                      TSTB
                                              ODTFLG
                                                                   ; If LF, cannot be register
39 171344 100675
                                      BMI
                                              HKBDQ
                                                                   (Error exit)
40
41
                               ;T-BIT FILTER. The T-bit can be set from the keyboard via ODT.
42
                               ;This can either be useful for debugging or disastrous. So, you can
43
                               ;do it only if you first set FILT.T in O.CNTL (BIT 15).
45 171346 022767 167754 176372 18:
                                      CMP
                                              #SAVPS, ODTLOC
                                                                   :Are we diddling the PS?
46 171354 001021
                                      BNE
                                              3 $
                                                                   ; No, we're not.
47 171356 042700 177400
                                      BIC
                                              **C<377>,R0
                                                                   :PS is not a word.
48 171362 005767 176404
                                      TST
                                              O.CNTL
                                                                   ; Is BIT 15 (FILT.T) SET?
49 171366 100402
                                      BMI
                                                                   ; Yes, the filter's disabled
                                              28
50 171370 042700 000020
                                      BIC
                                              #T.BIT.RO
                                                                   KILL THE T-BIT
51
52
                               :28:
                                                                   ;Fall thru to Priority 7
53
                                                                   ; Filter
```

1 2 3					;actua	ally set		7 (BIT 7) in O.CNTL is set, you cannot 7 using OuT from the keyboard. This
5	171374	105767	176372		28:	TSTB	O.CNTL	;ODT control word
6	171400	100407				BMI	38	;Do nothing-filter disabled
7	171402	105700				TSTB	RO	;Intended new PS
	171404	100005				BPL	3\$	;Do nothing-Priority < 4
	171406	032700	000100			BIT	#BIT6,RO	Check again
	171412	001402				BEG	38	;Do nothing-Priority < 6
	171414	042700	000040			BIC	#BIT5,RO	LOWER THE BOOM
	171420	010077	176322		38:	MOV	RO, OODTLOC	STORE NEW VALUE
	171424	120227	000012			CMPB	R2,#LF	;Go on to next location?
14	171430	001407				BEO	5\$	;Sure, why not.
15	171432	000643				BR	HKBDS	GO TO PROMPT
16								
17	171434	120227	000012		45:	CMPB	R2,#LF	; IS A LF ISSUED
18	171440	001237				BNE	HKBDQ	; NO, ERROR
19	171442	105767	176302			TSTB	ODTFLG	IS REGISTER FLAG SET
20	171446	100634				BMI	HKBDQ	YES, LF NOT PERMITTED
21	171450	112702	000015		5\$:	MOVB	#CR.R2	TO LINE UP CURSOR
22	171454	004767	000042			CALL	PUTCHR	SEND IT
23	171460	062767	000002	176260		ADD	#2,ODTLOC	GET ADDRESS OF NEXT LUC.
24	171466	016700	176254			MOV	ODTLOC, RO	GET NEXT ADDRESS VALUE
25	171472	004767	000160			CALL	UCTSTR	AND PRINT IT
26	171476	112702	000057			MOVB	#*/,R2	; SEND A SLASH BEFORE
27	171502	004767	000014			CALL	PUICHR	SHOWING THE CONTENTS
28	171506	000661				BR	LOCDSP	OF THE LOCATION

1 2	.SBTTL macroup1-Get and ec	ho character
3	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
4	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
5	1;;;	
6		7111
9	;;;; CHARACTER INPUT AND ECH	
,	;;;;	;;;;
8	<i>;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</i>	1111111111111111111111111
9	<i>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</i>	111111111111111111111111
10		
11	; Get a character from the console	keyboard and echo it back
12	; exactly as received including par	
13	; character in R2, eighth bit (and	
14	, and deter in the capital bit (dile	might byce, belot
15 171510	GETCHR:	
16 171510 105737 177560	TSTB ##RCSR\$1	CHARACTER READY?
17 171514 100375	* · · · · · · · · · · · · · · · · · · ·	
18 171516 113702 177562	BPL GETCHR	BRANCH IF NOT AND KEEP TRYING
	MOVB @#RBUF\$1,R2	TRANSFER CHARACTER
19 171522	PUTCHR:	
20 171522 105737 177564	TSTB @#XCSR\$1	;PRINTER READY
21 171526 100375	BPL PUTCHR	; NO, TRY AGAIN
22 171530 110237 177566	MOVB R2,0#xBUF\$1	YES, XMIT CHARACTER
23 171534 042702 177600	BIC #^C<177>,R2	CLEAR PARITY
24 171540 000207	RETURN	CONTINUE

# KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 40 MACROODT-TYPE ASCII STRING

1 2			4	.SBTTL	macroODT-Type	ASCII stri	ng	
3			;;;;;;;		,,,,,,,,,,,,,,,,	:::::::::::	;;;;;;;;;	;;;;;;;;;
4			1111111	11111111	1111111111111111	;;;;;;;;;;;;	1111111111	1111111111
5			7777					7777
6			7777		MESSAGE PRINT	T SUBROUTIN	E	7777
6 7			7777					7777
8				:::::::	,,,,,,,,,,,,,,,			
8 9					,,,,,,,,,,,,,,,			
10			******					
11			: Print	message	starting with	character	pointed to	by RO and
12								(this character
13				t printe				
14			,					
15 17154	2		PUTSTR:					
	2 112002			MOVB	(RO)+,R2		GET ASCII	CHAR
17 17154				BMI	DONE			END MARK?
18 17154		177750		CALL	PUTCHR		; NO. PRINT	
19 17155		• • • • • • • • • • • • • • • • • • • •		BR	PUTSIK		MORE	
20							,	
21			:ENTRY	FOR CARR	IAGE RETURN			
22			,					
23 17155	4		PUTCLF:					
24 17155		000015		MOVB	#CR,R2		PRINT CR	
25 17156				CALL	PUTCHR		,	AND PRINT LF
26							,	
27			; ENTRY	FOR LF				
28			,					
29 17156	4 112702	000012	PUTLF:	MOVB	*LF,R2		PRINT LF	
30 17157		177726		CALL	PUTCHR		,	
31 17157		• • •	DONE:	RETURN				
J- 1/1J			501121					

## KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 41 MACROODT-GET OCTAL DIGITS

1 2				.SBTTL	macroODT-Get	octal digits	
3 4 5			;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	• • • • • • • • • • • • • • • • • • • •	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
7			7777		NUMERIC IN	PUT ROUTINE	;;;;
8			7777				;;;;
9			,,,,,,	;;;;;;;;	,,,,,,,,,,,,,,,	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;;
10			;;;;;;	;;;;;;;;	,,,,,,,,,,,,,,	7777777777777777777777777	,,,,,,,,,,
11							
12			; On ex	1t, RO 6	contains the bi	nary representation	of the number entered
13			; If th	e carry	pit is clear,	a <cr> followed numb</cr>	er
14			; If th	e carry	bit is set, so	me other character f	ollowed the number,
15			; possi	bly a co	ommand.		
16 171576							
17 171576	005000		ONFNUM:				
18 171600	003000			CLR	RO	CLEAR AC	CUMULATOR
19 171600	004767	177704	NEXNUM:				
20 171604		177704 000015		CALL	GETCHR		T OR TERMINATOR
21 171610		000012		CMPB	R2,#CR		RRY AND RETURN
22 171612	001412			BEQ	SRET	;IF <cr></cr>	WAS TYPED
23 171612	160700	000000	GETNUM:				
24 171612		000070 000010		SUB	**8,R2		TO BINARY
25 171622		000010		ADD	#'8-'0,R2		EST IF OCTAL OR NOT
26 171624		·		BCC	NOCT	; NUT VALII	
27 171626				ASL	RÚ		M FOR NEW DIGIT
28 171630				ASL	RO	;DITTO	
29 171632				ASL	RO	;DITTO	
30 171634				BIS	£2,R0	;PUT IT II	N PLACE
30 1/1034	000/61			BR	NEXNUM	GET NEXT	
32 171636	000044						
			SRET:	CFC		CLEAR CAI	RRY
33 171640 34	000207			RETURN		; CONTINUE	
	060703	000000					
35 171642		000060	NOC1:	ADD	#"0,R2		ASCII BECAUSE
36 171646				SEC			LE COMMAND
37 171650	000207			KETURN		; CONTINUE	

## KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 42 MACROODT-OCTSTR--TYPE BINARY IN RO AS ASCII

1 2				.SBTTL	macroODT-OCTSTR	type binary in R	RU as ASCII
3			:::::::			;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
4						: : : : : : : : : : : : : : : : : : : :	
5			1111				1111
6			1111		NUMERIC OUTPU	T ROUTINE	1111
7			1111				;;;;
8						,,,,,,,,,,,,,,,,,,	
9						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
10							
11			; Prints	s, as a	6-digit octal in	teger, the value o	f the binary
12			; number				
13							
14 171652	004767	177676	OCTSTO:	CALL	PUTCLF	; NEED CRL	F AT ODT ENTRY
15 171656			OCTSTR:				
16 171656	010046			MOV	RO,-(SP)	;SAVE VAL	.0E
17 171660		000006		MOV	#6,-(SP)	; NO. OF C	HARACTERS
18 171664				CLR	R2	;OUTPUT H	IOLD
19 171666			5\$:	ROL	RO		B INTO LSB
20 171670	006102			ROL	R2	,	
21 171672	062702	000060		ADD	**0, £2	;MAKE A D	IGIT
22 171676	004767	177020		CALL	PUTCHK	;OUTPUT A	CHARACTER
23 171702				DEC	(SP)	COUNT	
24 171704	001406			BEQ	10\$	; DONE	
25 171706	005002			CLR	R2	; NEXT	
26 171710	006100			ROL	RO	GET NEXT	DIGIT INTO
27 171712	006102			ROL	R2	;R2	
28 171714	006100			ROL	RO	;FIRST TW	O BITS
29 171716	006102			ROL	R2	, n n n n	
30 171720	000762			BR	5\$	CONTINUE	
31 171722	005726		10\$:	TST	(SP)+	CLEAR CO	UNT
32 171724	012600			MOV	(SP)+,R0	; ORIGINAL	VALUE
33 171726	000207			RETURN	•		

1 2					.SBTTL	macroODT-Output mes	sages	
3				;;;;;;;	,,,,,,,	,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,	;;;;;
4				;;;;;;;	;;;;;;;	,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	777777
5				;;;;				3777
6				;;;;		MESSAGES		;;;;
7				1777				;;;;
8				;;;;;;;;	;;;;;;;	,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;;;;;;
9				;;;;;;;	;;;;;;;	,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;;;;;;
10								
11					.NLIST	BEX		
12 171730	077			MSGQ:	.ASCII	•3•	; ERROR MESSA	36
13 171731 14	015	012	100	MSG8:	.ASCII	<cr><lf>'@'&lt;200&gt;</lf></cr>	; PROMPT	
15					LIST	BEX		

#### KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-01 22:56:27 PAGE 44 DIAGNOSTICS-FOR SLU2 AND PPI

```
.SBTIL DIAGNOSTICS-for SLU2 and PPI
2
                             3311
                                                                            ;;;;
                             ;;;;
                                               DIAGNOSTIC MODULE
                                                                            ;;;;
                             ::::
                                                                            ;;;;
                             11
                             ; Diagnose PPI in mode 0 with loopback connectors installed.
12
                             ; Diagnose SLU2 internal circuitry (maintenance mode) and
                             ; SLU2 drivers/receivers (with external loopback connector).
13
14
15
                             ; List of error bit definitions to return to user.
16
17 171736 000100
                                    . WORD
                                          E.EXT
18 171740 000010
                                    .WORD E.INT
19 171742
                             ERRBIT:
20
21
                             ; List of masks to put in XCSR$2. Perform internal loopback
22
                             ; test first, then external loopback test.
23
24 171742 000000
                                    . WORD
25 171744 000002
                                    . WORD
                                                               ; 300 baud
                                          XC.PBE
26 171746 000006
                                    . WORD
                                          XC.PBE ! XC.MNT
                                                               ; 300 baud and maintenance
27 171750
                             INITS:
28
29
                             ; List of pattern bytes to loop around.
30
                             ; All bits on, alternating bits, all bits off.
31
                             ; Note: last byte must be U.
32
33 171750
           377
                  252
                             PATERN: .BYTE 377, 252, 0
34
                                    .EVEN
35
36
                                    .ENABL
                                          LSB
37 171754
                             DIAGNO:
38 171754 012737 000221 176206
                                    MOV
                                           *MODE, @ *PP.CWR
                                                               ; set proper PPI mode- LED
39 171762 012737 000017 176206
                                    MOV
                                           #LEDOFF, @#PP.CWR
                                                               ; must immediately be turned
40
                                                               ; off as a consequence.
41
42 171770 005000
                                    CLR
                                           RO
                                                               ; assume success
43
44
                             ; Perform parallel port diagnostic
45
46 171772 005001
                                    CLR
                                                               ; R1 = loop pattern
47 171774 000405
                                           ARGUN2
                                    BR
                                                               ; SKIP OVER THE ENTRY POINT
```

.

```
HARDWARE ENTRY POINT

1
2
3
172000
4 172000
5 172000
5 172000
5 172000
5 172000
5 172000
5 172000
7 172004
6 172004
7 172004
7 172004
7 172004
8 172004
9 172004
9 172004
9 172004
9 172004
9 172004
9 172004
9 172004
9 172004
9 172004
9 172004
```

```
KXT11-A2 1K FIRMWARE
                        MACRO V04.00 5-0CT-81 22:56:27 PAGE 46
DIAGNOSTICS-CONTINUED
                                                        -SBTTL DIAGNOSTICS-Continued
      2 172010
                                        ARGUN2:
      3 172010 110137 176202
                                                MOVB
                                                        R1, @#PP.B
                                                                                ; send it out port B
                                        16:
      4 172014 123701
                                                        G#PP.A, R1
                       176200
                                                CMPB
                                                                                ; check input in port A
      5 172020 001402
                                                BEQ
                                                        28
                                                                                ; branch if same
      6 172022 052700
                       000001
                                                BIS
                                                        #E.PAR. RO
                                                                                ; else set error flag
      7 172026 077110
                                        28:
                                                SUB
                                                        R1. 18
                                                                                ; loop for all values
                                        ; Perform SLU 2 diagnostic
     1.0
     11 172030 012702 171742
                                                MOV
                                                        #ERRBIT, R2
                                                                                ; R2->error flags
     12 172034 012701
                       176540
                                                MOV
                                                        #RCSR$2, K1
                                                                                ; R1 -> SLU2
     13 172040 016146
                        000002
                                                MOV
                                                        2(R1), -(SP)
                                                                                ; ignore garbage, make temp
     14 172044 012704
                        171750
                                                MOV
                                                        #INITS, R4
                                                                                ; R4->initial XCSR value
     15 172050 014461
                        000004
                                        3s:
                                                MOV
                                                        -(R4), 4(R1)
                                                                                ; init XCSR
     16 172054 001436
                                                BEQ
                                                        115
                                                                                ; branch if done
     17 172056 005742
                                                TST
                                                        -(R2)
                                                                                ; R2->next error flag
     18 172060 012716
                        000010
                                                        #8., (SP)
                                                                                ; (SP)=baud rate counter
                                                MOV
     19 172064 012703
                        171750
                                        45:
                                                MOV
                                                        *PATERN, R3
                                                                                ; R3->patterns
     20 172070 005005
                                                CLR
                                                                                ; init timeout counter
                                        5$:
                                                        R5
     21 172072 105761
                        000004
                                        6s:
                                                TSTB
                                                        4(R1)
                                                                                ; loop pattern around
     22 172076 100402
                                                BMI
                                                                                ; branch it ready
                                                        78
     23 172100 077504
                                                SOB
                                                        R5.68
                                                                                ; else bump timeout counter
     24 172102 000422
                                                                                ; branch if timeout
                                                BR
                                                        108
     26 172104 111361
                        000006
                                        75:
                                                MOVB
                                                        (R3), 6(R1)
     27 172110 005005
                                                CLR
                                                        R5
                                                                                ; initialize timeout counter
    28 172112 105711
                                        : 28
                                                TSTB
                                                        (R1)
     29 172114 100402
                                                        98
                                                BMI
                                                                                ; branch if ready
     30 172116 077503
                                                SOB
                                                        R5, 8$
                                                                                ; else pump timeout counter
     31 172120 000413
                                                BR
                                                                                ; branch if timeout
                                                        105
     32
     33 172122 126113
                        000002
                                        95:
                                                CMPB
                                                        2(R1), (R3)
                                                                                ; come back OK?
     34 172126 001010
                                                BNE
                                                                                ; no, set error bit & exit
                                                        10s
     35 172130 105723
                                                TSTB
                                                        (R3)+
                                                                                ; done all bit patterns?
     36 172132 001356
                                                BNE
                                                        58
                                                                                ; no
     37 172134 005316
                                                DEC
                                                        (SP)
                                                                                ; yes, done all bauds?
     38 172136 001744
                                                BEQ
                                                        38
                                                                                ; yes
     39 172140 062761
                       000010 000004
                                                ADD
                                                        #10, 4(K1)
                                                                                ; no, to next baud rate
     40 172146 000746
                                                BR
     42 172150 051200
                                        10S:
                                                BIS
                                                        (R2),R0
                                                                                ; set error bit
     43 172152 005726
                                        118:
                                                TST
                                                        (SP)+
                                                                                ; rid of temp
     44 172154 004767 177472
                                                        OCTSTO
                                                CALL
                                                                                ; print error flags
     45 172160 000167 176516
                                                JMP
                                                        KBD$
                                                                                ; and just get out.
                                                .DSABL
                                                       LSB
```

000000

10 11

12

14

15

16 17

18 19

20

21 22

23 24

25

26

27

28 29

30

31 32

33

34 35

36

37

38 39

.REPT 0

This is a short bootstrap program designed to handle floppy disks or TU58 tape cassettes in either our standard bootable format or in the stand-alone volume format (RT-i1 ".SAV"-structured files).

The bootstrap sequence is as follows:

- Since entry is effected by typing D in response to ODT prompt, get next character (D, X or Y). Get optional device number next (default is 0).
- 2. If floppy boot is selected:
  - a. Attempt to read 512 bytes from specified unit of the floppy disk, starting from logical block zero, into memory locations starting at 0 at the density of the medium present in the drive at the time.
  - b. If the drive is not ready or does not contain a bootable medium, go back to UDT.
- 3. If TU58 boot is selected, read the first block from the selected drive into locations starting at 0.
- 4. If the first byte read into RAM is 240 octal, jump to it. If the first byte is 260 octal, execute the stand-alone volume loader, using the selected device as input.

.ENDR

```
KXT11-A2 1K FIRMWARE
                     MACRO V04.00 5-UCT-81 22:56:27 PAGE 48
BOOTS-DESCRIPTION
                                    ;;;;
                                                                                       ::::
                                    1;;;
                                                 EQUATES USED ONLY BY BOOTSTRAPS
                                                                                       ;;;;
                                    1111
                                                                                       ;;;;
                                    .SBTTL BOOTS-RX Controller Definitions
    10
    11
                                    ; RX01/KX02 (RXV11,RXV21) Register Definitions
    12
    13
              177170
                                    RXCS=
                                           177170
                                                                        Control and Status
    14
              177172
                                    RXD8=
                                           RXCS+2
                                                                        :Data Buffer
    15
    16
                                    ; RX Control and Status Bits
    17
    18
              100000
                                    RX$$ER= 100000
                                                                        #Error
    19
              040000
                                    RX68IN= 040000
                                                                        ; Initialize controller
    20
              030000
                                    RX$$XA= 030000
                                                                        Extended address bits
    21
              004000
                                    kX$$02= 004000
                                                                        ;1 1f RX02; 0 1f RX01
    22
              003000
                                    RX$$XX= 003000
                                                                        :Unused bits
    23
              000400
                                    RX$$DE= 000400
                                                                        ;Density (1=double,0=single)
    24
              000200
                                    KXSSTR= 000200
                                                                        Transfer function
    25
              000100
                                    RX$$IE= 000100
                                                                        ;Interrupt enable
    26
              000040
                                    RX$$DN= 000040
                                                                        :Done
    27
              000020
                                    RXSSUN= GO0020
                                                                        :Unit select
    28
              000016
                                    RX$$FN= 000016
                                                                        ; Function select
    29
              000001
                                    RX$$GD= 000001
    30
    31
                                    ; RX Function Codes (in RX$$FN) with GO bit preset
    32
    33
              000001
                                    RXSFIL= 0+2+RXSSGO
                                                                        ;Fill buffer
    34
              000003
                                    RXSEMP= 1*2+RXSSGO
                                                                        ; Empty buffer
    35
              000005
                                    RXSWRT= 2*2+RXSSGO
                                                                        ; write sector
    36
              000007
                                    RXSRED= 3+2+RXSSGO
                                                                        ;Read sector
    37
              000011
                                    RXSSTD= 4*2+RXSSGD
                                                                        ;Set media density
    38
              000013
                                    RX$RST= 5#2+RX$$GD
                                                                        :Read status
    39
              000015
                                    RXSWDD= 6+2+RXSSGO
                                                                        ; write sector with deleted data
    40
              000017
                                    RXSHEC= 7#2+RXSSGO
                                                                        ; kead error code
    41
    42
                                    ; RX Error Codes
    43
    44
              000400
                                    RXESUN= 000400
                                                                        ;Unit selected
    45
              000200
                                    EXESUR= 000200
                                                                        ;Drive ready
    46
              000100
                                    RXESDD= 000100
                                                                        ;Deleted data
    47
              000040
                                    RXESON= 000040
                                                                        ;Drive density
    48
              000020
                                    RXESDE= 000020
                                                                        Density error
    49
              000004
                                    RXESID= 000004
                                                                        ;Initialize done
    50
              000001
                                    RXESCR= 000001
                                                                        ;CRC error
    51
    52
                                    ; Miscellaneous Definitions
    53
    54
              000010
                                    RETRY= 8.
                                                                        Number of retries
    55
    56
                                           .SBTTL BOUTS-TU58 Definitions and Protocol Equates
```

## KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 48-1 BOOTS-TU58 DEFINITIONS AND PROTOCOL EQUATES

58		; Absolute address definitions	i
59			
60	000002	FILNAM = 000002	;Address of RAD50 filename for
61			; stand-alone program loading
62	001000	DIRBUF = 001000	Start of 512. word buffer used
63			; for RT-11 directory operations
64			; in stand-alone loading
65			
66		; TU58 Address definitions	
67			
68	176540	TI\$CSR = RCSR\$2	;DL receiver control and status
69	176542	TISBER = RBUFS2	;DL receiver data buffer
70	176544	TOSCSR = XCSRS2	;DL transmitter control and status
71	176546	TOSBER = XBUES2	;DL transmitter data buffer
72	2.0010		you cranomized and bares
73			
74		; TU58 Radial Serial Protocol	codes
75		, 1000 Madada Belada 11000002	
76		; Flag Byte Definitions:	
77		, rady byte bearingtoner	
78	000001	R\$\$DAT = ^B<00001>	;Data message flag
79	000002	R\$\$CTL = ^B<00010>	Control message flag
80	000004	R\$\$INT = ^B<00100>	;Initialize flag
81	000020	R\$\$CUN = ^B<10000>	;Continue flag
82	000023	R\$\$XOF = ^B<10011>	XOFF
83		K44X0F - D<10011>	, AUF E
84		; Control packet operation cod	lae •
85		, control packet operation cou	
86	000000	R\$NDP = 0.	;No-operation
87	000001	RSINIT = 1.	;Initialize
88	000002	RSREAD = 2.	;Read operation
89	000003	RSWRIT = 3.	;write operation
90	000004	RSCOMP = 4.	(Compare (NOP on TU58)
91	000005	R\$POSI = 5.	Position operation
92	000006	RSABRT = 6.	;Abort (NOP on TUS8)
93	000007	RSDIAG = 7.	;Diagnose
94	000010	RSGETS = 8.	;Get status
95	000011	RESETS = 9.	;Set status (NOP on TU58)
96	000012	RSGETC = 10.	Get characteristics
97	000013	RSSETC = 11.	;Set characteristics (NOP on TU58)
98	000100	RSEND = *B<01000000>	;*END message
99	000100	WACHD - B40100000	) TEND MESSAGE
100		; END packet success codes:	
101		, pur backer success codes.	
102	000000	S\$NORM = 0.	;Normal success
103	000001	S\$KETR = 1.	;Success but with retries
104	177776	SSPART = -2.	;Partial operation (end of medium)
105	177770	SSUNIT = -8.	;Invalid unit number
106	177767	SSCART = -9.	;No cartridge
107	177765	S\$WPRT = -11.	;Cartridge write protected
108	177757	SSDCHK = -17.	;Data check error
109	177740	S\$SEEK = -32.	;Seek error (block not found)
110	177737	SSMOTR = -33.	;Motor stopped
iii	177720	SSOPCD = -48.	;Invalid operation code
112	177711	SSRECN = -55.	;Invalid record number
113	.,,,,,	D4RECH = -55,	ATHABITA LECOLA HAMBEL
114		.SBTTL BOOTS-RT11 Defi	nitions and Equates
•••		. COLID COLD-KILL DELL	mereans and sidness

115			
116		; RT-11 Directory Structure De	finitions
117			
118	001000	SEGALO = DIRBUF	; Number of segments allocated
119	001002	NXTSEG = DIRBUF+2	; Number of next logical segment
120	001004	HGHSEG = DIRBUF+4	;Highest segment in use
121	001006	XTRBYT = DIRBUF+6	; Number of extra bytes per entry
122	001010	STRBLK = DIRBUF+10	;Starting block# for files
123		· · · · · · · · · · · · · · · · · · ·	; in this segment
124	000016	ENTSIZ = 7+2	;Size of a directory entry
125	000010	D.FLEN = 10	Offset to file length in entry
126	000400	TENTAS = 000400	;Flag for tentative file entry
127	001000	EMPTYS = 001000	;Flag for empty area entry
128	002000	PERMFS = 002000	; rlag for permanent file
129	004000	ENDSGS = 004000	;Flag for end of segment
130			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
131		; RT-11 System Communications	Area Definitions
132		•	
133	000040	RTSSTA = 000040	;Start address for program
134	000042	kT\$ISP = 000042	;Initial stack pointer
135	000044	RT#JSW = 000044	Job status word
136	000046	RT\$USR = 000046	;USR load address
137	000050	RT\$HGH = 000050	;Job high memory limit
138	000052	RTSEMT = 000052	;(Byte) EMT error code
139	000053	RT\$UER = 000053	;(Byte) User error code
140	000054	RTSRMN = 000054	; Base address of resident monitor
141	000056	RTSFCH = 000056	; (Byte) Console fill character
142	000057	RTSFCT = 000057	;(Byte) Console fill count

#### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:5b:27 PAGE 49 BOOTS-PROGRAM ENTRY POINT

```
.SBTTL BOOTS-Program entry point
                               ;;;; BOOTSTRAP INITIALIZATION AND COMMAND INTERPRETER ;;;;
                               1:::
                               9
                               10
11
                               ; A 'D' was entered in response to the ODT prompt, so we get
                               ; here and expect "D", "X" or "Y" next, followed by a CR or a
12
13
                                ; unit number. we set bits up in B.CNTL as follows:
14
15
                                    BIT 7: 0 = TU58
16
                                           1 = RX01/02
17
                                           Used by stand-alone volume loader to select proper
                                           read routine.
18
19
                                    BIT 0: Device number
20
                               ; Note: if no memory was found at 000000, bit 15 of B.CNTL.
21
22
                                   called "NO.LOW" will be set and the bootstraps will be
23
                                   disabled.
24
25 172164
                               BOOTS::
26 172164 012737 000072 176544
                                       MOV
                                              #TUBAUD, @#TO$CSR
                                                                   ;Set TU58 Baud Rate
28
                               ; Jump here with ODT if booting TU58's at other than default baud rate
29
30 172172
                               STTUBD::
31 172172 010667 175566
                                      MOV
                                              SP, IN. USR
                                                                    ; Permit HALTs and BREAKS
32
                                                                   ; by making IN.USR non-zero
33 172176 005004
                                                                   : Assemble new B. CNTL here
                                      CLR
                                              R4
34 172200 004767 177304
                                              GETCHR
                                       CALL
                                                                   ; Keyboard character in R2
35 172204 120227
                 000104
                                       CMPB
                                              R2, # L
                                                                   :DD = TU58 cassette
36 172210 001412
                                       BEQ
                                                                   ;R4 is clear for DD
                                              1 5
37 172212 012704
                 000200
                                                                   ;R4 bit 7 is set for DX, DY
                                       MOV
                                              *DEVBIT.R4
38 172216 020227
                 000130
                                       CMP
                                                                    ;DX = kX01 \text{ or } RX02
                                              R2.#"X
                                                                   :DY = RXU1 or RXU2, the code's
39 172222 001405
                                       BEQ
                                              1 S
40 172224
         020227
                 000131
                                       CMP
                                              R2.#"Y
                                                                   ; the same- it knows both den-
41 172230
         001402
                                       BEQ
                                                                    ; sities, DMA, non-DMA
42 172232
                                       ABORT
                                              <Illegal device name>
44 172236 004767
                 177246
                               15:
                                       CALL
                                              GETCHR
                                                                    :Get device number or CR
45 172242 022702
                 000015
                                       CMP
                                              #15, K2
                                                                    ; Is it CR?
46 172246 001410
                                       BEQ
                                              3 s
                                                                    ;CR means drive 0
47 172250 162702
                 000060
                                       SUB
                                              # 'U, k2
                                                                    ;Drive 0?
48 172254 001405
                                       BEG
                                              3$
                                                                    ;Yup.
49 172256 005302
                                                                    ;Drive 1?
                                       DEC
                                              R2
50 172260 001402
                                              2 s
                                                                    ;Yes, skip the ABORT
                                       BEQ
51 172262
                                       ABURT
                                              <Illegal unit number>
53 172266 005204
                               25:
                                      INC
                                                                    :For unit 1.
54 172270 110467 175474
                                       MUVB
                                              R4.B.CNIL
                               35:
                                                                    ;Set device, unit information.
55 172274 005767 175470
                                       TST
                                              B. CNTL
                                                                   :Test NO.LOW
56 172300 100002
                                       BPL
                                              45
                                                                   ; we have low memory
57
                                                                   ; we don't, so go to UD1
```

## KXT11-A2 1K FIRMWARE MACRO VO4.40 5-OCT-81 22:56:27 PAGE 49-1

58 59	172302					ABORT	' <no can'<="" low="" memory,="" th=""><th>'t boot&gt;</th></no>	't boot>
60								
61								ous timeout trap vector, enable
62								bus. We do a delay (see
								stack so the stand-alone booter and
63								the information they need passed
64					; to the	em in Ko	and k1 (see ChK240,	below).
65	470200							
	172306		172370		45:	MOV	#BADBUT, @#4	;If we time out, we want to re-
	172314		000300	000006		MOV	#PRI6,0#6	;initialize everything.
	172322	000005				RESET		; For now, init. the bus.
69								
70					;	Note: t	the previous instructi	lon also screws up some devices
71					;	which p	erform a long initial	lization sequence, such as RX02's,
72			(		;	which o	io an automatic boot i	from drive 0. The long delay below
73					;	is nece	essary in order to ass	sure drive 1 is ready if a boot
74					;	is desi	red from it.	•
75					•			
76	172324					DELAY	RO,R1,9.	;Delay 2 seconds
77	172336	012706	167644			MOV	#SSTACK,SP	;Initialize the stack.
78	172342	010667	175430			MOV	SP.TRAP4	;Set up trap-to-4 emulation
79								by making TRAP4 non-zero
	172346	012716	037776			MOV	#37776,(SP)	Some boots need a memory-top
81							*377707(017	; address here, so 8k will do
	172352	010402				MUV	R4,R2	;Boot control word here
	172354		177776			BIC	#^C <devnum>,R2</devnum>	; Want only unit no. in R2
	172360		111110			MOV	R2,-(SP)	;And we'll save it too.
85		010240				HUV	R2,-(0F)	; And we il save it too.
	172362	405704					n.4	- D. C D D D D D D
						TSTB	R4	;Bit 7 set for RX01/02
	172364					BMI	RXBOOT	;Go to floppy boot
	172366	000436				BR	TUB001	;Go to TU58 boot
89								
	172370				BADBOT:			
	172370	012706	167644			MOV	#\$\$TACK,SP	Restore the stack
92	172374					ABORT	<pre><unexpected pre="" timeout<=""></unexpected></pre>	during boot>

1 2				.SBTTL BOOTS-RX01	/RX02 Bootstrap
3 4 5 6 7 8 9 10 11 12			;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	FLOPPY BUOTS'	######################################
14 172400 15 172400 16 172404 17 172410 18 172412 19 172416 20 172420 21 172422	012746 005737 000240 012701 005000 005004 004767	177170 177170 001000	RXBOOT:  MOV TST NOP MOV CLR CLR CALL	#RXCS,-(SP) @#RXCS #512.,R1 R0 R4 DREAD	;Need floppy CSR for CHK240;If not there, time out via 4;to ST173 and reset the world;Byte count;Starting block number;RAM buffer address = 000000;LOAD IT ALL IN

```
.SETTL BOOTS-Distinguishing type of boot block
2
3
                           1111
                                                                        ::::
                                   DISTINGUISH STANDARD FROM STAND-ALONE FROM
                           ::::
                                                                        ::::
                                           NUN-BOOTABLE VOLUMES.
                           ;;;;
                                                                        ::::
                           ::::
                                                                        ;;;;
                           10
                           11
                           ; The CHK240 routine will repeat powerup sequence if location 0 does not
12
13
                           ; contain a valid secondary pootstrap (i.e., does not have a 240 or 260
                           ; in it). It starts execution of the booted program if there's a 240,
14
15
                           ; and goes to the stand-alone program loader if there's a 260.
16
17 172426
                           CHK240:
18 172426 022737 000240 000000
                                  CMP
                                        #240,0#0
                                                           ;Did we read a valid bootstrap?
                                  BEQ
                                        15
19 172434 001410
20 172436 022737 000260 000000
                                  CMP
                                        #260,0#0
                                        STANDB
                                  BEQ
                                                            ;Stand-alone volumes start with 260
21 172444 001447
                                                           ; Restore wiped-out vectors
                                        VECSET
22 172446 004767 175766
                                  CALL
23 172452
                                        <No poot block on volume>
                                  ABORT
24
25 172456 012601
                            18:
                                  MOV
                                        (SP)+,R1
                                                            :Unit CSR address
26 172460 012600
                                  MOV
                                        (SP)+,R0
                                                           dnit number
                                        PC
                                                            ;Standard secondary boots
27 172462 005007
                                  CLR
```

```
BOOTS-TUSE BOOTSTRAP
                                                .SBTTL BOOTS-TU58 Bootstrap
    2
    3
                                  5
                                  ;;;;
                                                                                   1111
                                               TU58 TAPE CASSETTE BOOTSTRAP
                                  ;;;;
                                                                                   ;;;;
                                  1;;;
                                                                                   ;;;;
                                  10
                                         .ENABL LSB
    11
                                  TUBCOT:
    12 172464
    13 172464 012746 176540
                                         MOV
                                                *TISCSR,-(SP)
                                                                     ; CHK240 wants TU56 CSR
    14 172470 012701
                                                                     ;R1 -> output CSR for TU58 serial line
                    176544
                                         VOM
                                                *TOSCSR,R1
   15 172474
             005003
                                         CLR
                                                                     ;Set R3 = 0 (Two NULLs)
   16 172476 005211
                                         INC
                                                eR1
                                                                     ;Start transmitting BREAK to TU58
   17 172500 004767
                    001132
                                         CALL
                                                CHROUT
                                                                     ;Send eight NULLS
   18 172504 105711
                                  18:
                                         TSTB
                                                ek1
                                                                     ; Is transmitter ready again yet?
    19 172506 100376
                                         BPL
                                                15
                                                                     ;It PL no - wait
    20 172510 042711
                    000001
                                         BIC
                                                #XC.BRK, @R1
                                                                     ; Else stop sending BREAK now
    21 172514 012703
                                         MOV
                                                (PC)+,R3
                                                                     ;Get two INIT commands for TU58
                                         .BYTE
    22 172516
                004
                       004
                                                RSSINT, RSSINT
    23 172520 004715
                                         CALL
                                                eR5
                                                                     :And transmit them
    24 172522 005741
                                         TST
                                                -(R1)
                                                                     ;Dump any garbage char in TISBUF
    25 172524 105737
                    176540
                                  2$:
                                         TSTB
                                                @#TISCSR
                                                                     ; Is character available from the TU58?
    26 172530 100375
                                         BPL
                                                                     ; If PL, no - wait in loop
                                                2$
    27 172532 121127
                    000020
                                         CMPB
                                                eR1. #RSSCON
                                                                     ; If so, was it a CONTINUE flag?
   28 172536 001402
                                         REG
                                                                     ; If EQ, yes- go anead
    29 172540
                                         ABORT
                                                <TU58 initialization error>
    30
   31
                                  ; TU58 is now initialized. Prepare to read block #0.
    32
    33 172544 005000
                                  35:
                                         CLR
                                                R0
                                                                     ;Block number = 0
    34 172546 012701
                    001000
                                         MOV
                                                *512.,R1
                                                                     ;Byte count = one block
    35 172552 004767
                    000212
                                         CALL
                                                READZU
                                                                     ;Attempt to read the block
    36 172556 100323
                                         BPL
                                                CHK240
                                                                     ; If PL, read was successful
    37 172560
                                         ABORT
                                                <TU58 block 0 read error>
    38
                                         .DSABL LSB
```

## KXT11-A2 1K FIRMWARE MACRU VO4.00 5-DCT-81 22:56:27 PAGE 53 BOOTS-STAND-ALONE VOLUME BOOTSTRAP

1 2						.SBTTL BOOIS-Stand	d-alone volume bootstrap
3				::::::		**************	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
4							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5				7777			1111
6				7777		STAND-ALONE-VOLUM	
7				3711			;;;;
8				;;;;;;	;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1111111111111111111111111111
9							1111111111111111111111111
10							
11				; This	routine	loads stand-alone	programs (assumed to be in RT-11 .SAV
12				; file	format)	from an RT-11 file	structured TU58 cartridge. It is
13				; invok	ed if t	he first word in blo	ock 0 of the cartridge is a 260.
14							
	72564			STANDB:			
		012700	000001		MOV	#1,R0	;Set directory segment #1
	72570	006300		1\$:	ASL	K0	;Two blocks per segment
	72572	022020			CMP	(RO)+,(RO)+	;Add 4 to RO, as directory starts
19	70574	040704					; in block#6
20 1	723/4	012701 012704	002000		VOV	#1024.,R1	Prepare to read two blocks
		012704			MOV	#DIRBUF,R4	;Into the directory buffer
			000162		CALL	READU	;Read the segment
	72612	100002			BPL	28	; If PL, read was successful
		012704	001010	244	ABORT	<directory en<="" read="" td=""><td></td></directory>	
26	12010	012/04	001010	2\$:	MOV	#STRBLK,R4	;Else prepare to pick up
	72622	012400			MOV	(R4)+,RU	; starting block
		010403		38:	MOV		;R0 = starting block for files ;Save pointer to current entry
		032724	002000	34.	BIT	*PERMF*,(R4)+	; Is this a permanent file?
		001010	***************************************		BNE	46	; If bit set, yes - check if it matches
		022744	004000		CMP	#ENDSGS,-(R4)	;Else is this the end-of-segment
32						TERODOCT, (Re)	; marker?
	72640	001015			BNE	5\$	; If NE, no - go skip this entry
		013700	001002		MOV	@#NXTSEG,RO	;Else get number of next segment
	72646				BNE	15	; If NE, there is one - go read it
36 1	72650				ABORT	<file found="" not=""></file>	yet hay anote to one go tead to
37							
		012705	000002	4\$:	MOV	#FILNAM,R5	Point to RAD50 name of desired file
39 1	72660	022425			CMP	(R4)+,(R5)+	;Check file name, first word
40 1	72662	001004			BNE	56	; If NE not desired file
41 1	72664	022425			CMP	(R4)+,(R5)+	Check second word of filename
		001002			BNE	5\$	; if NE not desired one
		022425			CMP	(R4)+,(R5)+	;Finally, check extension
	72672	001410			BEQ	LOAD	; If EQ, got it - go load this
45			*				; one into memory
		010304		5\$:	MOV	R3,R4	;Get entry pointer back
47 1	72676	062704	000010		ADD	*D.FLEN,R4	;Advance to file size of entry
		062400			ADD	(R4)+,R0	;Update current file base
		022424			CMP	(R4)+,(R4)+	;And skip to next file entry
	72706	063704	001006		ADD	@#XTRBYT,R4	;Plus any extra bytes in each entry
51 1	72712	000744			BR	3\$	;Continue file search

1 2						.SBTIL BOUTS-Load	Stand-Alone Program File
3	172714	011401		LOAD:	MOV	@R4,R1	;R1 = size of file in blocks
4	172716	000301			SWAB	R1	; * 256. = word count
5	172720	006301			ASL	R1	; * 2 = byte count
6	172722	004767	000042		CALL	RŁADZU	;Read the program file into memory
7	172726	100002			BPL	1\$	; If MI, error in read-ABORT
8	172730				ABORT	<stand-alone file<="" td=""><td>read error&gt;</td></stand-alone>	read error>
9	172734	013705	000040	18:	MOV	e#RT\$STA,R5	;Get program start adrs
	172740	032705	000001		BIT	#1,R5	;Is adrs even?
	172744	001402			BEQ	STARTS	;If EQ yes - okay
	172746				ABORT	<li><li><li><li><li>transfer</li></li></li></li></li>	address>
13							
	172752			STARTS:			
	172752	012601			VOM	(SP)+,R1	; Pass the CSR address
	172754	112600			MOVB	(SP)+,R0	;Get unit number booted
	172756	013706	000042		MOV	##RTSISP,SP	;Load program's stack pointer
	172762	005067	175010		CLR	TRAP4	;Disable trap to 4 feature
	172766	000115			JMP	9R5	;Go start program execution
20							
	172770			READZU:			
	172770	005004			CLR	R4	;Load at 0
	172772	016602	000004	READU:	MOV	4(SP),R2	;Get unit number
24	172776	000407			BR	ARQUN3	; SKIP OVER THE ENTRY POINT

KXT11-A2 1K FIRMWARE MACRO V04.00 5-UCT-81 22:56:27 PAGE 55 173000G ENTRY POINT

1						.SBTTL 17300	OG ENTRY	POINT
3		173000			.=173000	)		
4	173000			5T173::				
5	173000	106427	000340		MTPS	*PKI7		; Can't assume anything here.
6	173004	000005			RESET			But PWRSUP usually does.
7	173006	005000			CLR	RO		DELAY for the sake of DLART.
8	173010	077001			SOB	RO.		; (Maint. bit cleared by RESET
9						•		just a little too long).
10	173012	000167	175242		JMP	PWRSUP		

```
KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 57 BOOTS-RX01/RX02 READ ROUTINES
```

```
.SBTTL BOOTS-kX01/RX02 Read routines
2
3
                               1:::
                                                                                  ;;;;
                                              FLOPPY DISK READ ROUTINES
                               ;;;;
                                                                                  ::::
                               ;;;;
                                                                                  ::::
                               10
                               ; with registers set up as below, read the appropriate number of
11
12
                               ; full sectors from the floppy, at either density, with either
13
                               ; RXV21 DMA or RXV11 Programmed I/O interface.
14
15
                               ; RO: Starting block number for transfer.
16
                               ; R1: Byte count for transfer
17
                               ; R2: Unit number
18
                               ; R4: Address of buffer to receive data
19
                               .ENABL LSB
21 173030 010446
                               DREAD: MOV
                                              R4,-(SP)
                                                                    ;Save buffer address
22 173032 010046
                                       MOV
                                              RO,-(5P)
                                                                    :Save starting LBN
23 173034 010146
                                       MOV
                                              R1.-(SP)
                                                                    Save byte count
24
25
                               ; Check status and media density of selected drive
27 173036 012701 177172
                                       MOV
                                              #RXDB,R1
                                                                    ;Set up R1 for benefit of RXGD
28 173042 005000
                                       CLR
                                              RO
                                                                    ;Initialize current unit/density word
29 173044 006002
                                       ROR
                                              R2
                                                                    ;Bit 0 set = unit 1
30 173046 103002
                                       BCC
                                              15
31 173050 052700
                 000020
                                       BIS
                                              #RX$$UN,RO
                                                                    ;Set unit 1
32 173054 004567
                                                                   ;Start a read status operation
                 000312
                               is:
                                       JSR
                                              R5.RXGO
33 173060
         000013
                                       . WORD
                                              RXSRST
                                                                    ; to determine status and density
34 173062 111102
                                       MOVE
                                              @R1,R2
                                                                    ;Pick up low byte of status
35 173064 100402
                                       BMI
                                              2$
                                                                    ; If PL, drive not ready
36 173066
                                       ABORT
                                              <Floppy drive not ready>
37 173072 032702
                 000040
                               28:
                                       TIE
                                              *RXESDN. K2
                                                                    ;Check media density
38 173076 001411
                                       BEG
                                                                    ; If EQ, single density
39
40
                               ; Double density.
41
                               ; Logical sector number = logical block number * 2
42
                               ; Sector count = byte count/256.
43
44 173100 052700
                 000400
                                       BIS
                                              #RX$SDE,RO
                                                                    ;Set double density in command
45 173104 012602
                                       VOM
                                              (SP)+,R2
                                                                    Byte count
46 173106 000302
                                       SWAB
                                              R2
                                                                    ;Divide by 256
47 173110 012603
                                       MOV
                                              (SP)+,R3
                                                                   ; LBN
48 173112 006303
                                       ASL
                                              R3
                                                                    ; Multiply by 2
                                              #128.,R4
49 173114 012704
                 000200
                                       MOV
                                                                    ; words per sector
50 173120 000410
                                       BR
51
52
                               ; Single density.
53
                               ; Logical sector number = logical block number * 4
54
                               ; Sector count = byte count/128.
55
56 173122 012602
                               38:
                                       MOV
                                              (SP)+,R2
                                                                    ;Byte count
57 173124 000302
                                       SWAB
                                              R2
                                                                    ;Divide by 256
```

#### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 57-1 ----> HALT AT PC=173070 INDICATES "FLOPPY DRIVE NOT READY"

```
58 173126 006302
                                            ASL
                                                                           ; And multiply by 2
59 173130 012603
                                                   (SP)+,R3
                                            VOM
                                                                           ; LBN
60 173132 006303
                                            ASL
                                                   R3
61 173134 006303
                                            ASL
                                                   R3
                                                                           ; Multiply by 4
62 173136 012704 000100
                                            VON
                                                   #64.,R4
                                                                           ; words per sector
64
                                   ; Set up stack as follows:
65
                                    ; O(SP) = Logical Sector Number
66
                                   ; 2(SP) = Sector count
67
                                   ; 4(SP) = words per sector
68
                                   ; 6(SP) = Bufter address
69
70 173142 010446
                                   48:
                                            NOV
                                                   R4,-(SP)
                                                                           ; words per sector
71 173144 010246
                                                   R2,-(SP)
                                            MOV
                                                                           ;Sector count
72 173146 010346
                                           MOV
                                                   R3.-(SP)
                                                                           ;Logical Sector Number
73
74
                                   ; Start the read operation.
75
                                   ; This is the top of the loop.
77 173150 004567 000216
                                            JSR
                                                   R5,RXGO
                                                                           ;Start a sector read
78 173154 000007
                                            . WORD
                                                   RXSKED
79
80
                                   ; Convert Logical Sector Numbers to Physical tracks and sectors.
81
82 173156 011603
                                            MOV
                                                    esp,R3
                                                                           Get Logical Sector Number
83 173160 012702
                   000010
                                            MOV
                                                    #8.,R2
                                                                           :Loop count
84 173164 022703
                   006400
                                   68:
                                           CMP
                                                   #26.#200.R3
                                                                           ;Does 26 go into dividend?
85 173170 101002
                                           BHI
                                                   78
                                                                           ;Branch if not, C clear (BHI => BCC)
86 173172 062703
                   171400
                                           ADD
                                                   #-26. #200. R3
                                                                           ;Suptract 26 from dividend (C set)
87 173176 006103
                                   75:
                                           ROL
                                                   R3
                                                                           ;Shift dividend and quotient
88 173200 005302
                                           DEC
                                                   R2
                                                                           ;Decrement loop count
89 173202 003370
                                           BGT
                                                   68
                                                                           ; Branch till divide done
90 173204 110302
                                            MOVB
                                                   R3.R2
                                                                           ;Copy track number
91 173206 105003
                                            CLRB
                                                   R3
                                                                           Remove track number from remainder
92 173210 000303
                                           SWAB
                                                   R3
                                                                           :Get remainder
93 173212 022703
                   000014
                                           CMP
                                                    #12.,R3
                                                                           ;C=1 1f 13<=R3<=25, else C=0
94 173216 006103
                                           ROL
                                                                           ;Sector*2 (2:1 interleave)
                                                   R3
                                                                           ;(+1 (C) if sector 13-25)
96 173220 006302
                                            ASL
                                                   R2
                                                                           ; Double the track number
97 173222 060203
                                            ADD
                                                   R2, K3
                                                                           ;Skew the sector
98 173224 060203
                                            ADD
                                                   R2,R3
                                                                           ; by adding in
99 173226 060203
                                                                           ; 6 * track number
                                            ADD
                                                    R2.R3
100 173230 006202
                                                                           :Undouble the track number
                                            ASR
                                                    R2
101 173232 005202
                                                                           ; and make it 1-76 (Skip track 0
                                            INC
                                                    R2
102
                                                                           ; for ANSI)
103 173234 162703
                   000032
                                   85:
                                            SUB
                                                   #26.,R3
                                                                           ;Put sector
104 173240 002375
                                            BGE
                                                   8 $
                                                                           ; into range
105 173242 062703 000033
                                            ADD
                                                   #27.,R3
                                                                           : 1-26
106
107
                                   ; Read the sector
108
109 173246 010311
                                                   £3.0R1
                                                                           :Set sector number
110 173250 004514
                                           JSR
                                                   R5, @R4
111 173252 010211
                                            MOV
                                                   £2,0k1
                                                                           ;Set track number
112 173254 004514
                                            JSK
                                                   R5, 484
                                                                           ;Perform a sector read
113 173256 100002
                                           BPL
                                                   95
                                                                           ; If MI, error
114 173260
                                                   <Floppy read error>
                                           ABURT
```

## KXT11-A2 1K FIRMWARE MACRO VO4.00 5-DCT-81 22:56:27 PAGE 58 ----> HALT AT PC=173262 INDICATES "FLUPPY READ ERROR"

1 2					; Empty	RXV11/	RXV21 buffer into RAP	•
3	173264 173270	004567 000003	000102		98:	JSK . WDRD	R5,RXGO RXSEMP	start empty buffer function
	173272	032737	004000	177170		BIT		; and wait for TR
	173300	001407	004000	1//1/0		BEO	#RX\$\$02,@#RXCS 10s	;Is DMA available?
7	1/3300	001407				BEG	108	; If Eu no - handle as RXO1
. 8						DMA Ope		
9					, KAUZ	DHA OPE	ration	
	173302	016611	000004			MOV	4(SP), #R1	filse load word count
	173306	004514				JSR	R5, @R4	; wait for TR
	173310	016611	000006			MOV	6(SP), #R1	; And load Current bus address
	173314		***************************************			JSR		
	173316					BR	R5,@R4	; wait for DONE
15	1,3310	000410				DR	12\$	
16					- 5764			
17					; KXUI	Program	med I/O Operation	
	173320	016603	000004		108:	MOV	4/60) 63	Talk hand talks
	173324	006303	000004		1091	ASL	4(SP),R3 R3	Get word count
	173324		000006					Turn word count into byte count
			000006			MOV	6(SP),R2	Get starting bus address
		111122			116:	MOVB	@R1,(R2)+	; Move one byte from buffer to memory
	173334					JSK	R5,@R4	; Wait for TR or DONE
	173336	077303				SOB	R3,11\$	;Loop for all bytes in first sector
24								
25	.9				; Loop	back if	not yet finished	
26								
	173340	016603	000004		128:	MOV	4(SP),R3	;Get word count
	173344	006303				ASL	R3	;Turn into byte count
	173346	060366	000006			ADD	R3,6(SP)	;Update bus address
	173352	005216				INC	esp	;Update Logical Sector Number
	173354	005366	000002			DEC	2(SP)	Decrement Sector Count
32	173360	001273				BNE	5\$	;Read another sector
33	173362	062706	000010			ADD	#8.,SP	Pop the stack
34	173366	000257				CCC		Clear condition codes
35								; to show success.
36	173370	000207				RETURN		;All done
37	•				.DSABL			

```
; The main subroutine for sending disk commands and waiting for
 2
                                  ; their completion.
 3
                                  ; Register usage:
                                          RO = density bit ! unit select bit (proto for commands)
                                          R1 = RXDB address
                                          R4 = kXGO TR/DONE test routine pointer
10 173372 012504
                                  PXGO:
                                          MOV
                                                  (R5)+,R4
                                                                          ;Copy command word to use
11 173374 050004
                                                                          ;Set unit # and density
                                          BIS
                                                  RO,R4
12 173376 010437 177170
                                          MOV
                                                  R4,0#KXCS
                                                                          ;Start operation
13 173402 010704
                                          MOV
                                                  PC,R4
                                                                          ;Copy adrs for later calls
14 173404 005741
                                          TST
                                                  -(R1)
                                                                          ;R1 -> RXCS
15 173406 032711 000240
                                  16:
                                          BIT
                                                  #RXSSTR!RXSSDN,@R1
                                                                          ; wait for TR or DONE
16 173412 001775
                                          BEQ
                                                  18
                                                                          ; If EQ, neither are true yet
17 173414 005721
                                          TST
                                                  (R1)+
                                                                          ;Reset R1 => KXDB and check for errors
18 173416 000205
                                          RTS
                                                  R5
                                                                          ;Return to caller
19
```

39 173464 004715

#### KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 60 BOOTS-TU58 READ ROUTINES

```
.SBTTL BOOTS-TU58 Read routines
2
                             ::::
                                         TU58 DECtape II READ ROUTINES
                             1111
                                                                           2211
                             ;;;;
                                                                           1111
                             10
11
                             ; Starts a read operation on the TU58 by transmitting a command packet
12
13
                             ; Inputs:
14
                                    RO = starting block # for transfer
15
                                   R1 = byte count for transfer
16
                                   R2 = unit number
17
                                   R4 = address of buffer to receive data
18
                              Outputs:
19
                                   RO, R1, R2 unchanged
20
                              Destroys:
21
                                   R3. R4. R5
22
23
                             .ENABL LSB
24 173420 010446
                             TREAD: MOV
                                          R4,-(SP)
                                                              ;Save buffer address
25 173422 005004
                                   CLR
                                          k4
                                                              ;Init checksum
26 173424
        012703
               005002
                                    MOV
                                          #10. #400+R$$CTL_R3
                                                              ; Set command flag and length
27 173430 004767
               000206
                                                              joutput two chars and set R5
                                    CALL
                                          CHZOUT
28 173434 012703
               000002
                                          #R$REAU, R3
                                                              ;Send read command and modifier=0
                                    MOV
29 173440
         004715
                                    CALL
                                          PR5
30 173442
        010203
                                          R2.R3
                                    MOV
                                                              :Then unit number and switches=u
31 173444
         004715
                                    CALL
                                          eR5
32 173446
        005003
                                    CLR
                                          R3
                                                              ;Plus a zero sequence number
33 173450
         004715
                                    CALL
                                          eR5
34 173452
        010103
                                    MOV
                                          R1, R3
                                                              ; followed by the byte count
        004715
35 173454
                                    CALL
                                          eR5
36 173456
         010003
                                    MOV
                                          RO.R3
                                                              ; And the block number
37 173460
         004715
                                    CALL
                                          eR5
38 173462
        010403
                                    MOV
                                          R4.R3
                                                              ; Finally, transmit the checksum
```

eR5

CALL

## KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 61 BOOTS-TU58 READ KOUTINES

1 2			; NOW 1	ready to	accept data messages fr	om the TUS8
3 173466	013600			MOV	(SP)+,R0	.DA -> data buddan
4	012000		;	CLC	(DF)T/RU	;RO -> data buffer ;(CH2OUT leaves C clear)
5 173470	006001		•	ROR	Ri	;R1 = word count for transfer
6 173472		000116	18:	CALL	7s	Get first word of packet
7 173476	122703	000001		CMPB	#R#SDAT,R3	; Is this indeed a data message?
8 173502		00001		BNE	36	; If NE no - may be END message
9 173504	105003			CLRB	R3	
10 173506				SWAB	R3	;Else clear flags ;Move packet byte count to low byte
11 173510	106003			ROKB	R3	
12 173512				SUB	R3,R1	And convert to word count
13 173514				MOV		Remove from transfer count
14 173514	010303	000102	244		R3,R5 9s	;And copy for loop counter
15 173510	010320	000102	25:	CALL MOV	• •	;Get next two words
16 173524	077504			SOB	R3,(R0)+ R5,28	Store in buffer
17 173526	004767	000044		CALL	5\$	;Loop for entire data message
18 173532	005701	000044		TST	R1	Get checksum and compare
19 173332	003/01			101	RT.	;Have all data records been
20 173534	001356			BNE		; transferred?
21 173536	001330	000052		CALL	1\$ 7\$	; If NE no
22 173336	004/6/	000032		CMPP	18	;And get prospective
23 173542	004767	000056	38:	CALL	95	; END packet start
24	004/6/	000038	30:	CALL	78	;Get opcode/success bytes
25 173546	122703	000100		CHEC	ADAEAD DO	; of END packet
26 173552	122703 001402	000100		CMPB Beq	#R\$END,R3	; Is this an END packet?
27 173554	001402				4\$	; If NE no - ABORT
28 173560	010300		48:	ABORT MOV	<tu58 end="" missi<br="" packet="">R3,R0</tu58>	
29 173562	010300	000032	49.	CALL	85	;Save success code in Ru
30 173566	004767	000004		CALL	5\$	Read remainder of END packet
31 173572		000004		SWAB	RO	;And check its checksum
32 173574		9			KŲ	;Set CC's on success code of transfer
33	000207			RETURN		Return to caller
34 173576	004767	000064	5\$:	CALL	CH2IN	affect the charkens but as
35 173602		000004	28:		R4,R3	;Get two checksum bytes
36 173602	020403			CMP		;Does it match calculated value?
	001402			BEQ	6\$	; If NE no - ERROR
37 173606				ABORT	<tu58 checksum="" error=""></tu58>	
38 39 173612	00000			1) 5 5 11 5 11		
40	000207		6\$:	RETURN		Else return with success
41 173614	005004		78:	A1 D	R4	ATOMA abackana
42 173616			/4:	CLR		;Init checksum
43	000402			BR	9\$	;And get the first word
44 173620	004717		044	C11.	ADC	speed & wands
45 173622			8\$;	CALL	ePC	;Read 4 words
46 173624		000036	98:	CALL	ePC Ch2IN	spend next two butes
47 173630	060304	440030	70 .			Read next two bytes
48 173632				ADD ADC	R3,R4	Add into checksum
49 173634					R4	; with end-around carry
50	000207		06491	RETURN		; And back to caller
,			.DSABL	nop		

#### KXIII-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 62 ----> HALT AT PC=173610 INDICATES "TU58 CHECKSUM ERROR"

```
; CH2OUT -- Write two bytes to the TU58
 2
                                   ; Writes two bytes to interface and updates checksum.
                                   ; Inputs:
                                           R3 = two bytes to be output; low byte first
                                           k4 = current checksum word
                                   ; Outputs:
                                           R3 unchanged
10
                                           R4 updated to new checksum
11
                                           R5 pointing to CH2OuT routine for easier future CALLs
12
13 173636
                                   CH8OUT:
14 173636 004717
                                           CALL
                                                    @PC
                                                                            sentry point to output 8 characters
15 173640
           004717
                                           CALL
                                                    ePC
16 173642
                                   CH2OUT:
17 173642
           010705
                                           MOV
                                                    PC,R5
                                                                            ;Set R5 to following routine adrs
18 173644
           060304
                                           ADD
                                                    R3,R4
                                                                            ; Update checksum word
19 173646 005504
                                           ADC
                                                                            ; with end-around carry
                                                    R4
20 173650 004717
                                           CALL
                                                    PPC
                                                                            ;Repeat for both characters
21 173652 105737
                   176544
                                   18:
                                           TSTB
                                                    @#TOSCSR
                                                                            ; Is interface ready for output?
22 173656 100375
                                           BPL
                                                    1 8
                                                                            ; If PL no - wait
23 173660 110337
                   176546
                                           MOVB
                                                    R3, @#TOSBFR
                                                                            ;Else transmit character to TU58
24 173664 000407
                                           BR
                                                    CHRET
                                                                            ; Merge with other routine to return
25
26
                                   ; CH2IN -- Read two bytes from the TU58
27
                                   ; ChIN -- Read a single byte from the TU58
28
29
                                   ; Inputs:
30
                                           none.
31
                                   ; Outputs:
32
                                           R3 = character(s) read
33
34 173666 004717
                                   CH2IN: CALL
                                                    ePC
                                                                            ;Read two, not one
35 173670 105003
                                   CHIN:
                                           CLRB
                                                    R3
                                                                            ; And zero out space for new one
36 173672 105737
                                                    @#TI$CSR
                   176540
                                           TSTB
                                   18:
                                                                            ; Is a character available?
37 173676 100375
                                           BPL
                                                                            ; It PL no
                                                    1 $
38 173700 153703
                   176542
                                                                            ;Else set into register
                                           BISB
                                                    @#TISBFR,R3
39 173704 000303
                                   CHRET: SWAB
                                                    R3
                                                                            ; Move current character over
40 173706 000207
```

; And return to caller

RETURN

END.

SBITL END STATEMENT

00000

D-69

KXT11-A2 1K FIRMWARE Symbol table	MACRO V04.00 5-0CT-81	22:56:27 PAGE 63-1		
ARGUN2 172010	E.PAR = 000001	PP.BI6= 000014	RT\$USR= 000046	R.PC = 167766 G
AROUN3 173016	FAKOUT 170424	PP.BI7= 000016	RXBOOT 172400	R.STAK= 000001
AUTOBA 170472 G	FILNAM= 000002	PP.C = 176204	RXCS = 177170	R.TYPE= 167762 G
BADBOT 172370	GETCHR 171510	PP.CHI= 000010	RXDB = 177172	R.STRT 170036 G
BAUDRs= 000032	GETNUM 171612	PP.CLO= 000001	RXESCR= 000001	SAVPC = 167752 G
BD.003= 000000	HGHSEG= 001004	PP.CWR= 176206	RXESDD= 000100	SAVPS = 167754 G
BD.006= 000010	HKBDQ 171140	PP.DRA= 000020	RXESDE= 000020	SEGALO= 001000
BD.012= 000020	HKBD\$ 171142	PP.DRH= 000002	RXE\$DN= 000040	SPACE = 000040
BD.024= 000030	HVBAUD 170556	PP.MDA= 000040	RXE\$DR= 000200	SRET 171636
BD.048= 000040	INBYTE 170550	PP.MDB= 000004	RXE\$ID= 000004	STANDB 172564
BD.096= 000050	INBYT\$ 170556	PP.MU2= 000100	RXE\$UN= 000400	START 172000 G
BD.192= 000060	INITS 171750	PP.MOD= 000200	RXGO 173372	STARTS 172752
BD.384= 000070	IN.USR= 167764 G	PRINT 170706	RX\$EMP= 000003	STRbLK= 001010
BITO = 000001	KBDQ 170674	PRI6 = 000300	RX\$FIL= 000001	STTUBD 172172 G
BIT1 = 000002	KBD\$ 170702	PRI7 = 000340	RX\$REC= 000017	ST173 173000 G
BIT10 = 002000	LCSET 171246	PUTCHR 171522	RX\$RED= 000007	SWCMD 171212
BIT11 = 004000 BIT12 = 010000	LEDOFF= 000017	PUTCLF 171554	RX\$RST= 000013	S\$CART= 177767
BIT13 = 020000	LF = 000012 LOAD 172714	PUTLF 171564	RX\$STD= 000011	S\$DCHK= 177757
BIT14 = 040000	LOAD 172714 LOCDSP 171252	PUTSTR 171542	RX\$WDD= 000015	S\$MOTR= 177737
BIT15 = 100000	MODE = 000221	PWR\$UP 170260 G	RX\$WRT= 000005	S\$NORM= 000000
BIT2 = 000004	MSGQ 171730	QODT 170666 RAMBOT= 160010	RX\$\$DE= 000400	S\$OPCD= 177720
BIT3 = 000010	MSG\$ 171731	RAMTOP= 167776	RX\$\$DN= 000040	S\$PART= 177776
BIT4 = 000020	NEXNUM 171600	RBUF\$1= 177562	RX\$\$ER= 100000 RX\$\$FN= 000016	S\$RECN= 177711
BIT5 = 000040	NOCT 171642	RBUF\$2= 176542	RX\$\$GD= 000001	S\$RETR= 000001 S\$SEEK= 177740
BIT6 = 000100	NO.LUW= 100000	RB.BRK= 004000	RX\$61E= 000100	SSUNIT= 177770
BIT7 = 000200	NXTSEG= 001002	RB.ERR= 100000	RX\$\$IN= 040000	S\$WPRT= 177765
BIT8 = 000400	OCTSTR 171656	RB.FRM= 020000	RX\$\$TR= 000200	TENTAS= 000400
BIT9 = 001000	OCTST0 171652	RB.DVR= 040000	RX\$\$UN= 000020	TISBFR= 176542
BOOTS 172164 G	ODT 170602 G	RCMD 171144	RX\$\$XA= 030000	TISCSR= 176540
BRKN00 170010 G	ODTFLG= 167750 G	RCMD1 171232	RX\$\$XX= 003000	TOSBER= 176546
B.CNTL= 167770 G	ODTLOC= 167746 G	RCSR\$1= 177560	RX\$\$02= 004000	TOSCSR= 176544
CHIN 173670	ODTSTK= 167744 G	RCSR\$2= 176540	R\$ABRT= 000006	TRAP4 = 167776 G
CHK240 172426	ODT#HY= 167774 G	RC.ACT= 004000	R\$COMP= 000004	TREAD 173420
CHRET 173704	ONENUM 171576	RC.DUN= 000200	R\$DIAG= 000007	TUBAUD= 000072
CH2IN 173666	O.CNTL= 167772 G	RC.1EN= 000100	RSEND = 000100	TUBOOT 172464
CH2OUT 173642	PATERN 171750	READU 172772	R\$GETC= 000012	T.BIT = 000020
CH80UT 173636 CR = 000015	PBR0 = 000010	READZU 172770	RSGETS= U00010	USERSP= 167760 G
CR = 000015 DEVBIT= 000200	PBR1 = 000020 PBR2 = 000040	REGOUT 171240	R\$INIT= 000001	VECSET 170440 G
DEVNUM= 000001	PBR2 = 000040 PCMD 171044	RESTAR 172004 G	R\$NOP = 000000	XBUF\$1= 177566
DIAGNO 171754	PERMFS= 002000	RETRY = 000010 RFLAG = 000200	R\$POSI= 000005	XBUF\$2= 176546
DIRBUF= 001000	PP.A = 176200	RPOINT= 167756 G	R\$READ= 000002	XCSR\$1= 177564
DONE 171574	PP.B = 176202	RTSEMT= 000052	R\$SETC= 000013 R\$SETS= 000011	XCSR\$2= 176544
DREAD 173030	PP.BIC= 000000	RTSFCH= 000056	RSWRIT= 000003	XC.BRK= 000001 XC.IEN= 000100
D.FLEN= 000010	PP.BIS= 000001	RTSFCT= 000057	R\$\$CON= 000020	XC.MNT= 000004
EMPTY\$= 001000	PP.BIO= 000000	RTSHGH= 000050	R\$\$CTL= 000002	XC.PBE= 000002
ENDSG\$= 004000	PP.BI1= 000002	RT\$ISP= 000042	R\$\$DAT= 000001	XC.RDY= 000200
ENTSIZ= 000016	PP.812= 000004	RT\$JSw= 000044	RSSINT= 000004	XTRB1T= 001006
ERRBIT 171742	PP.BI3= 000006	RTSRMN= 000054	R\$\$XOF= 000023	\$\$TACK= 167644 G
E.EXT = 000100	PP.BI4= 000010	RTSSTA= U00040	R.HALT= 100000	\$\$\$BRK 170000 G
E.INT = 000010	PP.815= 000012	RT\$UER= 000053	R.NXM = 000200	\$\$\$LTC 170006 6

<sup>.</sup> ABS. 174000 000 000000 001 ERRORS DETECTED: 0

KXT11-A2 1K FIRMWARE MACRU V04.00 5-OCT-81 22:56:27 PAGE S-1 CROSS REFERENCE TABLE (CREF V04.00 )

SSSBRK	14-16#	27-35					
SSSLTC	14-20#	27-37					
SSTACK	13-30#	24-13	27-17	49-77	49-91		
AROUN2	44-47	46-2#					
AROUN3	54-24	56-2#					
AUTOBA	27-13	28-43#					
B.CNTL	13-14#	26-49*	49-54+	49-55	56-3		
BADBOT	49-66	49-90#					
BAUDR\$	9-14#	28-44					
BD.003	7-21#						
BD.006	7-22#						
BD.012	7-23#						
BD.024	7-24#	9-14					
BD.048	7-25#						
BD.096 BD.192	7-26# 7-27#						
BD.384	7-28#	9-18					
BITO	5-5#	7-43	8-29	8-47	10-5	10-13	35-50
BIT1	5-6#	7-36	8-27	6-38	8-40	8-42	8-44
BIT10	5-15*	7-30	0-21	0-30	0-40	0-42	0-44
BIT11	5-16#	6-16	6-37				
BIT12	5-17#	0-10					
BIT13	5-18*	6-35					
BIT14	5-19#	6-32					
BIT15	5-20#	6-30	10-3	10-9			
BIT2	5-7#	7-30	8-25	8-38	8-39	8-42	8-43
BIT3	5-8#	7-15	8-23	8-38	8-39	8-40	8-41
BIT4	5-9#	7-16	8-21	9-34			
BIT5	5-10#	7-17	8-18	38-11			
BIT6	5-11#	b-23	7-8	8-17	38-9		
BIT7	5-12#	6-19	7-3	8-15	9-32	10-4	10-11
BITS	5-13#						
BIT9	5-14#						
BOOTS	33-21	49-25#	_				
BRKNOO	14-18	14-26#	21-17				
CH2IN	61-34	61-46	62-34#				
CH2OUT	60-27	62-16#					
CHBOUT	52-17	62-13#					
CHIN	62-35#	E0-36					
CHK240 CHRET	51-17# 62-24	52-36					
CR	5-25#	62-39# 37-26	38-21	40-24	41-20	43-13	
D.FLEN	48-125#	53-47	36-21	40-24	41-20	43-13	
DEVBIT	10-11#	49-37					
DEVNUM	10-13#	49-83					
DIAGNO	33-25	44-37#					
DIRBUF	48-62#	48-118	48-119	48-120	48-121	48-122	53-21
DONE	40-17	40-31#	,				
DREAD	50-21	56-4	57-21#				
E.EXT	10-17#	44-17					
E. INT	10-18#	44-18					
E.PAR	10-19#	46-6					
<b>EMPTYS</b>	48-127#						
ENDSG\$	48-129#	53-31					
ENTSIZ	48-124#						
ERRAIT	44-19#	46-11					

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE S-2 CROSS REFERENCE TABLE (CREF V04.00 )

FAKOUT	27-12	27-15#									
FILNAM	48-60#	53-38									
GETCHR	33-18	36-30	37-25	39-15#	39-17	41-19	49-34	49-44			
GETNUM	33-36	37-33	41-22#								
HGHSEG	48-120#										
HKBD\$	35-57#	37-27	38-15								
HKBDQ	35-56#	37-21	37-31	37-37	37-39	38-18	38-20				
HVBAUD	29-10	29-31#									
IN.USR	13-16#	14-17	14-31*	19-36*	20-31	21-11*	22+13*	27-16*	35-52*	49-31*	
INBYTS	29-11	29-27#									
INBYTE	29-8	29-20#	29-32								
INITS	44-27#	46-14									
KBUS	32-44	32-51#	35-57	46-45							
KBDQ	32-48#	33-32	33-34	33-37	33-45	35-37	35-56	36-16	36-20	36-22	36-32
LCSET	33-43	37-17#									
LEDOFF	9-10#	26-27	44-39			=					
LF	5-24*	37-36	38-13	38-17	40-29	43-13					
LOAD	53-44	54-3#									
LOCDSP	36-39	37-18#	38-28							* *	
MODE	9-5#	24-20	44-38								
MSG\$	32-52	43-13#									
MSGQ	32-49	43-12#									
NEXNUM	41-18#	41-30									
NO.LOW	10-9#	26-49									
NOCT	41-25	41-35+									
NXTSEG	48-119#	53-34									
O.CNTL	13-10#	37-48	38-5								
OCTSTO	32-40	42-14#	46-44								
OCTSTR	37-22	38-25	42-15#								
ODT	14-32	22-19	27-18	32-11#							
ODTFLG	13-26#	32-57*	36-14*	37-38	38-19						
ODTLOC	13-27#	36-38*	37-17*	37-45	38-12*	38-23*	38-24				
ODTSTK	13-29#	13-30	32-21								
ODTWHY	13-7#	32-16*	35~35*								
ONENUM	36-15	41-16#									
PATERN	44-33#	46-19	7 04	• • •							
PBRO PBR1	7-15# 7-16#	7-22	7-24 7-24	7-26	7-28						
PBR2	7-17#	7-23 7-25	7-24	7-27 7-27	7-28						
PCMD	33-28	35-22#	7720	1-21	7-28						
PERMES	48-128#	53-22									
PP.A	8-6#	46-4									
PP.B	8-7#	46-3*									
PP.BIO	8-45#	40-34									
PP.BI1	8-44#										
PP.BI2	8-43#							*	6 ,		
PP.BI3	8-42#										
PP.BI4	8-41#										
PP.BI5	8-40#										
PP.BI6	8-39#										
PP.BI7	8-38#	9-10									
PP.BIC	8-48#										
PP.BIS	8-47#	9-10									
PP.C	8-8#										
PP.CHI	8-23#										
PP.CLO	8-29#	9-5									

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE S-3 CROSS REFERENCE TABLE (CREF V04.00 )

PP.CWR	8-5#	24-20*	26-27*	44-38*	44-39#							
PP.DRA	8-21#	9-5		4. 50								
PP.DRB	8-27#											
PP.MD2	8-17#											
PP.MDA	8-18#											
PP.MDB	8-25#											
PP.MOD	8-15#	9-5										
PRI6	9-27#	27-11	32-55	49-67								
PRI7	9-28#	27-36	27-38	35-48								
PRINT	32-50	32-54#	27-30	33-48	55-5							
PUTCHR	37-24		38-27	30-10-	30-64	40.40	40.05					
PUTCLE	40-23#	38-22	38-21	39-19#	39-21	40-18	40-25	40-30	42-22			
PUTLE	40-29#	42-14										
PUTSTR	32-56	40-15#	40-19									
PWRSUP	24-12#	45-5	55-10									
			55-10									
QODT	32-37	32-41#										
RSSCUN	48-81#	52-27										
RSSCTL	48-79#	60-26										
RSSDAT	48-78#	61-7										
	48-80#	52-22	52-22			_						
RSSXOF						•						
RSABRT	48-92#											
RSCOMP												
RSDIAG	48-93#	2 4 24 1		1.3								
RSEND	48-98#	61-25										
	48-96#											
RSGETS	48-94#											
RSINIT	46-87#											
RSNOP	48-86#											
RSREAD	48-86#	60-28										
RSSETC	48-97#											
RSSETS	48-95#											
RSWRIT	48-89#											
R.STRT	19-11#	45-7										
R.HALT	10-3#	14-29	21-46									
R.NXM	10-4#	19-34	22-18	35-35								
R.PC	13-15#	21-35*	21-39*	21-41								
R.STAK	10-5#	20-11	35-35									
R.TYPE	13-18#	14-29*	19-32	19-34*	20-11*	20-17*	21-46*	22-18*	32-16	32-36	32-42	32-54#
RAMBOT	9-22#	25-19										
RAMTOP	9-23#	25-24				4.				V 197		
RB.BRK	6-37#									V 19		
RB.ERR	6-30#											
RB.FRM	6-35#											
RB.OVR	6-32#											
RBUF\$1	6-6#	24-35	29-3	29-7	32-12	39-18						
RBUF\$2	6-10:	48-69					4 1					
RC.ACT	6-16#											
RC.DUN	6-19#	24-36										
RC.IEN	6-23#	24-36										
RCMD	33-30	36-13#										
RCMD1	36-23	36-36#										
RCSR\$1	6-5#	24-36	29-5	39-16				1000				
RCSR\$2	6-9#	46-12	48-68	J								
READU	53-22	54-23#	••									
		34-504										

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE S-4 CROSS REFERENCE TABLE (CREF V04.00 )

READZU	52-35	54-6	54-21*						
REGOUT	36-25	36-34	36-38#						
RESTAR	21-27	45-6#							
RETRY	48-54#								
RFLAG	9-32#	36-14					•		
RPOINT	13-22#	32-32*	36-37						
RTSEMT	48-138#								
RTSFCH	48-141#		•						
RTSFCT	48-142#								
RTSHGH	48-137#								
RT\$ISP	48-134*	54-17							
RT\$JSW	48-135#								
RTSRMN	48-140#								
RTSSTA	48-133#	54-9							
RTSUER	48-139#								
RTSUSR	48-136#								
RX\$\$02	48-21#	58-5							
RX\$\$DE	48-23#	57-44							
RXSSDN	48-26#	59-15							
RXSSER	48-18#								
RXSSFN	48-28#								
RX\$\$GO	48-29#	48-33	48-34	48-35	48-36	48+37	48-38	48-39	48-40
RXSSIE	48-25#								
RXSSIN	48-19#								
RXSSTR RXSSUN	48-24# 48-27#	59-15							
		57-31							
RXSSXA RXSSXX	48-20# 48-22#								
RXSEMP	48-34#	58-4	-0.						
RXSFIL	48-33#	30-4				*			
RXSREC	48-40#								
RXSRED	48-36#	57-78							
RXSRST	48-38#	57-33							
RXSSTD	48-37#	0, 00							
RXSWDD	48-39#								
RXSWRT	48-35#								
RXBOOT	49-87	50-14#							
RXCS	48-13#	48-14	50-15	50-16	58-5	59-12*			
RXDB	48-14#	57-27			• •				
RXESCR	48-50#								
RXESDD	48-46#								
RXESDE	48-48#								
RXESON	48-47#	57-37							
RXESDR	48-45#								
RXESID	48-49#								
RXESUN	48-44#								
RXGD	57-32	57-77	58-3	59-10#					
SSCART	48-106#								
SSDCHK	48-108#								
SSMOTR	48-110#								
SSNORM	48-102#								
SSOPCD	48-111#						17 . 3 1		
S\$PART S\$RECN	48-104# 48-112#		,						
SSRETR	48-112#		-						
SSSEEK	48-109#								
SOSEK	40-1034								

KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-91 22:56:27 PAGE S-5 CROSS REFERENCE TABLE (CREF VO4.00 )

SSUNIT	48-105#							
SSWPRT	48-107#							
SAVPC	13-25#	14-27*	21-37*	27-12*	32-39	35-11*	35-54	36-24
SAVPS	13-24#	14-28*	21-36+	27-11+	35-16#	35453	36-33	37-45
SEGALO	48-1180						••••	• • • • • • • • • • • • • • • • • • • •
SPACE	5-26#	37-23						
SRET	41-21	41-32#						
57173	55-40							
STANDB	51-21	53-15#						
START	45-40							
STARTS	54-11	54-14#						
STRBLK	48-1228	53-25						
STTUBD	49-30#							
SWCMD	36-18	36-29#						
T.BIT	9-34:	37-50						
TENTAS	48-126#							
TISBFR	48-691	62-38						
TISCSR	48-681	52-13	52-25	62-36				
TOSBER	48-71#	62-23*		-				
TOSCSR	48-70#	49-26*	52-14	62-21				
TRAP4	13-5#	22-11	49-78+	54-18+				
TREAD	56-5	60-24#						
TUBAUD	9-18#	49-26						
TUBOOT	49-88	52-12#						
USERSP	13-20#	32-20+	32-25					
VECSET	26-46	27-340	51-22					
XBUF 81	6-8+	39-22+	••••					
XBUF 6 2	6-12:	48-71						
XC.BRK	7-43#	52-20						
XC.IEN	7-8#							
XC.MNT	7-30+	44-26						
XC.PBE	7-368	9-14	9-18	44-25	44-26			
XC.RDY	7-30	24-39	- 10		44-80			
XCSR\$1	6-74	24-32+	24-39	28-44*	29-37+	39-20		
XCSR\$2	6-118	48-70		*******	29-314	3,-20		
XTRBYT	48-121#	53-50						
WILDII	-0-111	33-30			•			

57-114

57-36

•					
				** ,	
				•	

## APPENDIX E MACRO-ODT ROM LISTING FOR KXT11-A5 OPTION

Appendix E provides the user with the program listing of the KXT11-A5 Macro-ODT firmware option.

```
13. COPYPRENT NOTIFIE FOR A STATE OF THIS TOWN TO THE STATE OF THE STATE OF THIS TOWN TO THE STATE OF THIS TOWN TO THE STATE OF THE STA
```

4	2023	143080G ENTRY POINT
56.	5644	001011V0011V000
57-	8756	BOOTS-REGIVERS READ BOUTINES
57.	2483	THEFT AT DOBLOGO INDICATOR TRIBODY DOTAIN DRANGE
57-	2161	FEFFOR TALL AT DOBLING INDICATOR SELECTED OF AN INDICATOR
-69	2221	BOOTS-TUSS READ BOUTINES
61-	2287	THEFT Y TALL AT DOMEN'S AND TOTAL STANTAGE
61-	2297	**************************************
63-	2359	BOOTO-PROGRAM ENTRY POINT
63-	5499	11111 TALT AT DOBLOGOTO INDICATOR STIFFOLD STOLE NAMES
63-	2441	THEFT YAND TO DESCRIPT AT DESCRIPTION OF THE PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF THE P
63-	8772	TITLET Y DOMINOUS TO TOUR THE STATE OF THE BOOM
63.	7676	HALT AT DEBINATE TITLET TO THE TENEVISION OF THE COLUMN DOOR
9 4	2497	BOOTS-BOLD AND BOLTINE
44	2580	100000 HALT AT BEHINDARY INDICATES HINDALIC BOOK BLOCKE
-99	2629	LOCAL DATA
67-	2643	2 C - 1 1 00015 T 2 D 2 D 2 D 2 D 2 D 2 D 2 D 2 D 2 D 2
72.	72- 3083	PATENTAL CAMPACATION CAMPACATI

SENIT HISTORYS

\*\*\*

E-7

	SOTT ROUNTED																							ILINE FEED	JCARRIAGE RETURN	BAACE	
	88	•		*																		E.S.					
PAGE 5					-	~	•	9	8	9	199	200	903	1000	2000	9697	10000	20000	40000	169666		ASCII CHARACTER EQUATES		12	15	2	
13150			BIT EQUATES										•									CHARA					
MACRO M1266 64=107=83 13156			1 BIT E		B170	9111	8172	BIT3	8174	8115	8176	9117	8118	8179	81719	81711	81712	BIT13	81714	81118		, ASCII		<u>.</u>	85	SPACE	
M1280																											
MAC M																											
KXTHILLAS IK PIRRELARFINGLATES					898881	200000	90000	P 0000	888828	000000	989199	00000	999409	00100	00200	505750	019990	05050	949999	100000				600012	000015	0.000	
<u> </u>																											
CXT11-A	9		42	4	77	45	97	47	67	64	50	51	52	53	24	55	56	57	5.8	29	69	61	8	63	99	65	99

-	
13158	
-	
-	
-	
8 · · ·	
8.	
•	
84-NOV-83	
-	
-	
86.6	
-	
41233	
MACRO	
•	
10.	
601125	
	ł
AS IK PIRMWARE	į
	•
	ı
	۱
	١
10200	
8558	
	١
Erdinar.	1
SHOWN.	۰
0.000	
800 Sept.	ı
B0884:	۱
HOUSE.	•
0.000.000	
3.00mm	,
	i
NUMBER OF	
10	
10000	
SHOW !	

90				SBITL GENERAL DLART EQUATES	JATES
9.		1 DLART	DLART EQUATES		
72	177560	2000		17756	SELUI PRESTATE CAR
73	177562	RBUFF1		177562	
7.4	177564	XCSR \$1	•	177564	
7.5	177566	XBUF S.1		177566	
4,	176540	PCSR S2		176540	19LU2 RECEIVE COR
11	176542	ABUF \$2		176542	
7.8	176544	XC88 \$2		176544	
79	176546	XBUF \$2		176546	SOLUZ XMIT BUFFER
50					
C		, OLART	1 OLART RECEIVE CSR BITS	CSA BITS	
2 .			,		
O 80	5.55	- V - V		1111	SETTING PERSONAL DESIGNATION OF THE PERSON O
. SO					PECEIVED.
9	808000	RC.DUN		8177	PRECEIVER DONE (R/O). A
87	i	•			, CHARACTER HAS BEEN COMPLETEL
99					PRECEIVED AND NOW RESIDES
89					IN RBUF.
5.0	888188	RC. IEN	•	9116	PRECEIVER INT, ENABLE (R/W).
					I WHEN SET, ENABLES "KEYBOARD"
~					INTERRUPTS, COING VECTOR
۳) ج د د					. 60
		TAR IG	RECEIVE	. DIART RECEIVE BUFFER BITS (8/0)	
9					
16	100000	RH.EPP		BIT15	PERROR. FRAMING ERROR OR
٠,					1 OVERRUN HAS OCCURRED.
66	000000	88.0VR		81714	
8 -					TRECEIVED BEFORE PREVIOUS ONE
	200	1 0 0		11111	. 12 LA TINO. . 10 LA LA TINO DE LA LA LA DATAB
103			ı	7-1-1	9 BIT WAS DETECTED.
104	004760	RB.BRK		81711	POREAK DETECT, SET MHEN BREAK
195		,			I IS DETECTED, RESET WHEN NEXT
106					S OTART BIT ARRIVES.

150 000001	2222	1 4 4 W 09090N	137 137 149 151 151	135		132			128 000000	126			122 566616	120	0 00		115 999199		112		110 000200	9 9	 CALIFORNIA DA MINISTERA
															•	,							MACRO M1200
XC. BRX		XC.PBE	HN4 C.	30. 142		4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		80.006	80.993	, PBR0-2	PBR 2	10 D	T (P)	PROGRA	•		XC. IEN				XC.ROY	) DLART	94-NOV-83 13:50
•		•	•		•	• •		•	•	SET BAU	•		•	MMABLE B			•					TRANSMIT	3150 PA
31 T G		BIT1	8172		でのおとしてあれる	10 0 X		T (5,20)	3	PBR0-2 SET BAUD RATES AS FOLLOWS:	8175	8174	8113	PROGRAMMABLE BAUD RATE BITS			BIT6				B117	DLART TRANSMIT COR PITS	PAGE 7
PRANSENT BROKER (R/E). RETRE PORT, STRIKE CONTROL 18 A PORTIZODUS BROKE.		SAMIN TAME AND THE SAME SAME SAME SAME SAME SAME SAME SAM	PAINTENANCE (R/W). WIEN SET, CREATES AN INTERNAL W.COP- DEACH SETHERN THE TRANSMITTER AND RECEIVER. ALSO DIS- CONNECTS THE EXTERNAL	SOACO RATE B 19866	BATE	30ACD TATE # 40000	7 A T E	RATE	PRAUD RATE . 300						VECTOR AT 64	STIME SMT, MEABLES SCOUGOLM	STRANGETT MATE MENABLE (R/E)	P A SME DAW.	PAST CHARACTER WAS COMPLETELY	P WHEN SET, INDICATES THAT THE	TRANSMITTER READY (R/O).		

KXTI1-AS IK FIRMWARE MACRO M1200 R4-NOV-63 13:50 PAGE 9 Program-specific Equates

PAGE 10
_
w
4.9
0.84
-
-
•
-
70
100
•
- T
30 I
•
- 2
100
_
· Cu
_
•
1000
all all the
3
-
_
•
w >
<b>=</b> =
100
3 L
at a second
SEC.
40000
·
W 444
• •
<b>U</b>
(5
Market State
XXT11-45 1X FIREMARE MACRO MIROR DATEON 13150

R. MALT B BITIS STALT OR BREAK OCCUBRED P. NX B BITT STACKESSED NON-EXISTENT MEMORY C. STAK B BITO SOUGHE-BUS ERROR	TROOT CONTROL MORD BITS		DEVBIT B BITT 11 B RKBI/82 FLOPPY	DEVNUM B BITS IUNIT NO. (8 OR 1)	end and the addition .
10000000000000000000000000000000000000		199999	98266	10000	

SBITL MACRO DEFINITIONS

THIS MACRO WILL INSERT ABORTS INTO THE CODE WHICH WILL HALT THE PROGRAM, EXIT TO COT WITH THE PC PRINTED ON THE CONSOLE, AND GENERATE WAS THE PRECEDUALION. HALT AT PCH"PCS INDICATES ""TEXT" MACRO DEFINITIONS ٠, PRALT PORT . MACRO SOTTL ENDR . ENDM 

0 T O T O T O T O T O T O T O T O T O T	IS . 23	PRODUCES 1998 SECON	A OFLAY WHOSE	DURATION C.	TACRO PRODUȚES A OFLAY MIDSE DURATION (EMEN RUNNING IN KKILLEAR. IS "NISON SPICONOS."
Z.	244	T IS MORE	EFFICIENT TO	USE THE FOL	LOWING CODE:
	a)	Z		311	44.6
	808	ž			239861.76
	1808	 2 7 0 0		11	239861.76]
<u>.</u>	MACRO G	ENEGATES	THE MACRO GENERATES CODE LIKE THE FOLLOWINGS	FOLLOWINGS	
	> ¥	48.8		30.	49.7
1 2 1	ວ	œ œ		3	22.042
	SOB	R. 6.		***	49. N. 4 N
	<b>8</b> 08	BA. ZS		3	4 M 4 S
				•	
	* I U O O A A > A C A C C A S C C C A S C C C C A S C C C C	O DELAY BN.A B.	A. B. N. 7L		

			JENABLES TRAPATORS EMULATION	TONERSTANDANCE CODY OF A 14PE	TABLE IN RESTART ROUTINE, JODT CONTROL WORD, SET BIT 15 JTO DISABLE THEN TELLER, SET	SELLICATION STRUCTURE CALCULATION SHOOT CONTROL WORD	STEERS PROJECT OF CALCES	SAESTAND SAESTANDS - ZERO	S ARGIANT ROUTINE. SUGED BY OPT TO STORE THE USER'S	TOTAL STATES OF THE STATES OF	TOUR TAILED BO THAN TO THE STATE OF THE STAT	SCHOOL STORY OF STATE	CURRENTLY OPEN. PROTTOM OF DOT'S STACK PEOTTOM OF DEFAULT USER STACK
	SETTL RAM DEFINITION												_
7 P A G F 1 S	SRTTL RAY	AREA	177776	177774	177772	977771	17776	177762	177760	177756	177754	177753	177744 05787K-198
e .		T Q	:			:		:	:	:		: : :	* * *
900000000000000000000000000000000000000		SCRATCH RAM AREA	TRAPE	DOTHHY	O.CNTL	E. C.	0 2	A,TYPE	@ 88 E B 80 D	RPOINT	90	00776	00787K
TACKO HIKSO 64+NOVIOS 15456 PAGE 19													
			177776	177774	177772	877771	177766	177762	177769	177756	177754	177758	177744
ATILED IN TEXTERS	310		314	316	8 6 8 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	322	324	326	2 2 2 3 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3	2 E E	335	335	M M M M M M M M M M M M M M M M M M M M

MARE MACRO MIZES SENOV-83 13159 PAGE 14	
ANTII-AS IK FIRMARE RAM DEFINITION	341

SOUTH MACP BUFFIRE ARRA	IBUFFER FOR READ DATA	PACKET ENVELOPE	SOUFFER FOR RESPONSE PACKET FROM UDA	PACKET ENVELOPE	SEUFFER FOR COMMAND PACKET TO UDA	JINTERRUPT FLAGS JHOST COMMUNICATION AREA
SATTL MSCP	256.	,	48.	•		, , ,
. 1000		. BLKW	. 9LKB	. 8LKW		. BLK*
•	BUFFER: .BLKW	•	1984 &	•	RCMD2: .BLKB	
984199						
N N N N N N N N N N N N N N N N N N N			350 002004 351	-	_	356 357 #82156 358 #82154 359

MASCP BUFFER AREA  1562 1563 1564 1565 1565 1566 1566 1566 1566 1566	MACPO W1288 04-NOV-83 13150 PAGE 15		SHINITION DAILONATIONATE THEO.		CONTIN TABONOMAN INVOLER			CALLES DANILOS DANILOS DE CALLES DE				CODE THE TAX DEATH COD. SI THE TERMS TO COD.	98 X X O O	THEOCES NOS OF MAKE OFFICE.	LOO AS CHARLES SATURE I	DIAGNORAL, POSENCE PAGE 1 THE GOODS	SE INTERRUPTED, THOUGH.	MOV (SB)+,8AVPC	MOV (SP)+, SAVPS	100 TO ON TAIL 100 ON TO TO ON THE T	CLR IN.USR REF OUT OF USER MODE	
	M1288																					
XT11-AS 1K FIRM LARE 36-3 36-4 36-4 36-4 36-6 36-6 37-1 37-1 37-1 37-1 37-1 37-1 37-1 37-1	HACPO											997769						887736	907734	100001	987732	
SCT   1	A A A A	170000										79454	801001	6 6 5				412667	0.12667			
	XT11-AS 1K FIR BCP GUFFER ARE	362	202	365	366	368	370	371	373	375	376	377 178888				1 6 4 1 6 4				398 178828	392 170026	

N-78	
M1288	
MACRO	
3	
Ē	
3	
Ē	
Ξ	
Ē	
Ξ	
3	
ì	
3	
IN PIRMAIRE MI	

	SRITL RESIART-INTRODUCTION
	RESTANT TO THE PROPERTY OF THE
	THE PURPOSE OF THE RESTART BOUTINE IS TO RESTORE THE FALCON TO A TIME PURPOSE OF THE FALCON TO A THE PURPOSE OF STREET AND SETTING THE SETTING THE CURRENT MANDEAUSE A PROGRAM SCOUNTER, THE SETTING THE PART OF STACKING THE CURRENT POW AND SETTING THE PART OF STACKING THE CURRENT POW AND SETTING THE PART OF STACKING THE TOWN TO SET STACKING THE TABOUT STACKING THE TOWN TO SETTING THE PART OF STACKING THE TOWN SETTING THE STACKING STACKING THE STACKING THE PROGRAM TO SETTING THE STACKING STACKING THE PROGRAM TO SETTING THE STACKING STACKING THE STACKING STACKING THE STACKING STACKING STACKING THE STACKING STACK
	FOR A START LOCATION OF 172989, THUS RESTARTS JUNE TO 172884, 11468E ARE SEVERAL DIFFERENT WAYS IN WHICH RESTART PERFORMS ITS FUNCTION, DEPENDING ON THE VALUE OF IN-USR, TRAFA, THE CONTENTS OF THE LOCATION THE SP POINTS TO, AND ONE BIT (R,SIAK) IN R,TYPE,
	IR-IVPE, THE RESTART TYPE MORD, IS RESTART'S OUTPUT TO ODT.
r.	*+  THE GOAL IS TO MAXIMIZE POP-11 SOFTWARE COMPATIBILITY AND TO PROVIDE FUSEFUL DEBUGGING INFORMATION TO THE PROCRAM DEVELOPER.  **

P. SIRT   ENTER VIA HARDMARE HECHANIST,   PLAG SETA   MITH (PS) BAG   PLAG SETA   PLAG SETA	A SAREAY DOES TIIS.  I NO SETUCIAN
---	------------------------------------

<b>*</b> •	
	TOP STACK TRAKE
m or i	SET DUSTED PC.
m en	
	TEST KORD PRI
n. n	2
~ ~	
~ ·	0000 43 43 43 44 643 45 45 45 45 45 45 45 45 45 45 45 45 45
	TAN A
	XXX4+106 010 00
· ·	
• • •	SET HALT F
•	
	- (
n, m	STOPPERSON -
	EMLATION
~ ~	E NABLEOT
	· · · · · · · · · · · · · · · · · · ·
	100000000000000000000000000000000000000
••	
•	**************************************
~ ~	DI KIND LUN
	ONTO STACK
•	

EXIT BIT		NAME	# # # # # # # # # # # # # # # # # # #
			************************************
60	ž.	A	TALLY INSTRUCTION IN USER CODE=BESTARY POPS STACK, NOTE=BREAK ALSO SETS TAIS BIT (SEE THE TRAPS COMPATISHILY.
		_	
100	7.	_	DESERVED
80		_	DE GRACES
TRAP	~		2月の作みくだっ
10	=		DESERVED
FOUR	61	_	PROFRED
_	•		あれる西なくにつ
	601		
			TIMEDOL DOMING CORR ACCEDS OF NON-FRIGHTAL
	4		
	o un		
_	<b>J</b>	_	PROFINED
	<u>~</u>		PESERVED
	~ -		TEGER (ED
			PROPERTY OF THE CARTES A SECTION AND A SECTION ASSESSMENT OF THE CARTES AND ASSESSMENT OF THE CARTES AN
•	•		SOCIAL TOUR STREET THE STREET
-			COL STITUTE THE SOLLOWING OF
_			TY OF THE STACK POINTER.
-			PARLANCE, TH
	_		

								111111111111	1111111111	GONLY BESTART	STACK IS ALWAYS	N IN-USER MODE.		TXIDID THE STACK TEST FAILT	SCHOOL GO TO NEXT TRUST	10. TAIN FORCEN "3" TROM OF BRIEN OF BRIEN TEN TO THE BRIEN
-ENTRY POINT	TRY POINT				IF THE REGILARY ROUTINE CAUGED THE REGILARY GO TO OOT AND PRINT "?"	CALCACTOR CAN BE CAUGED BY ACCIDENT OF STATE OF				R.TYPE WILL HAVE BEEN CLEARED PRIOR TO ENTERING ANY ODT COMMAND. AG. IF THE STACK BIT IS SET. ONLY BESTART	TRAP. SINCE THE	ACK MEANS WE ARE I	PHIN-ROM-111	TOTOIX	S TONIX E	TO OLINE INTER
. SOTTL RESTART-ENTRY POINT	RESTART ENTRY POINT				TE REGILAT ACCITNE CAUGED THE	STEED TO CAN BE CAUSED ON BE CA		111111111111111111	11111111111111111	L HAVE BEEN CLEARE	LO HAVE CAUSED THE	N-ROW MODE, BAD ST	STATE: XEDON'T CARE, UBUSER, REIN-ROMETER	R. TYPE	ER.NXY, R. TYPE	© 00 00 00 00 00 00 00 00 00 00 00 00 00
		1111	R. STRT 1:		1111		1111	11111111111		ANY ODT CO	1 ITSELF COUL	, VALID IN I	STATE: X=DO!	151	9 8 1 S	410 8
															047710	
													₹/	987789	889289	901100
														995767	981486	995967
			178836											170036	170044	170052

XXXXII-45 1X FIRMMAR MACRO HINGS 84-NOV-43 13:50 PAGE 21 RESTART-SEE IF STACK EXISTS

のこのことに としょこの にこ いかのうしなるしからな しししゅの。		STACK VALIDITY TEST			997674 198 BIS 60.STEK, R. TYPE SKIIF AE TIMEOUT, ME KANT RESTART	TO JOY OF THE TOWN		TOT A(GP) SX CENT IN TOO CLOSE TO TOP OF	#10 > + * a		3-4-0 FOX:27 FT LT -7x3:-x4-03x 3-50°			WOOD SECRET IN THE PROPERTY SECRET	SSSS OR, GO BACK TO COT IN A BREAK WITH NO LOW MEMORY SSSS				IN. USR HE IN	35 JULYE8-60 TO	TOO   COD   TOO   TOO	FEATURE A FRONT CO.	+(00) *+(05)		Se CHESTER TO THE	SALL DALENG ALARDY OF SALL SALL SALL SALL SALL SALL SALL SAL
					100000			****	397656										997654						200000	
					191250	695716	000000	995766	995967										191500	001001	995716	500100	022626	20000	992500	200000
					170060	70066	19878	179672	179166										170104	170110	170112	170114	170116	179120	170122	655 170126
615	- 8	65.0	170	623		626 627	-	629		632	634	635	637	638	60 4	641	219	64 4 64 4	-		649					655 -

25	
O.	
-	
77	
=	
•	
1	
•	
S	
-	
1	
•	
m	
84-NOV-83 13158 PAGE	
÷	
5	
¥	
•	
- 1	
2	
-	
•	
N	
-	
I	
0	
œ	
u	2
- 2	č
•	=
	-
	Ξ
	3
	2
	=
=	2
-	
	•
	•
	ĕ
	C
	u
	w
×	=
-	4
	L
-	ï
	۰
	0
	ĕ
-	
TII-AS IN FIRMMARE MACRO MI288	

170172 162767 000002 007566 SUB #2,R,PC JRISET POINTER TO LAST WORD FETCHED

AKTII-AS IK FIRHLARG REGIART-EKIIS 790	REFRE	14680 +	41299	**************************************	13150	PAGE 23	GE 23 SPITE RESTART-EXITS
91.							
712				==			EXIT APPROPRIATELY 1111
71 E	•						
716							
718 170222	PB5767	407550		189	181	TRAPA	-
719 170226	991497				950	7.5	
728 179238	995167	907538			COR	IN. CS	A TOTAL ONE MODE
721 179234	A13746	900000			<b>70H</b>	- 1980	
722 170240	013746	20000			۸0×	044, - (80)	COD) TARTION (COD)
723 170244	200004				ıμα		
725 170246	952767	200200	887586	16 751	818	N. N.	M. P.TYPE JRIFLAG NXM ERROR
726 170254	999167	525000			Q X	5	100 01 09181

FOLLOKING THESE TESTS, THE ON-BOARD RAM IS WRITTEN MITH THE DEFAULT VALUES OF CERTAIN CONTROL MOROS, AND, IF THERE IS MEMORY IN THE VECTOR REGION (I.e., NEAR 8080808), THE BREAK AND CLOCK VECTORS ARE SET UP. IF NOT, A BIT IS SET IN THE BOOT CONTROL MORD TO DISABLE THE BOOTSTRAPS. THIS MODULE CONTAINS A SERIES OF ROUTINES WHICH PERFORM
TESTS ON THE ON-SOARD RAM AND THE CONSOLE DLART, THESE
TESTS ARE PRECEDED BY THE LIGHTING OF THE LED ON THE
KXXIII-AA BOARD, AND FOLLOWED BY ITS EXTINGUISHING, SHOULD
THE LED FAIL TO EITHER LIGHT OR GO OUT, THERE MAY BE A
DEFECT IN THE BOARD OR ITS CONFIGURATION, . SBTTL POWERUP . INTRODUCTION POWER-UP MODULE SOUTH TO SOU

E-27

KXTII-AS IK FIRMWARE HACRO MI200 04-751 752 753 754 755 756 757 756 757 756 757 756 757 757	04=NOV=83 13150 PAGE 25	SBITL POWERUP-TURN ON LED		TURN ON LED			T - d D S & M d	MOV MENTACK, OF THE PLINITIAL INC. MOLINIER	* BECAUSE A MODE-SETTING COMMAND AUTOMATICALLY CLEARS ALL THE INTERNAL BECIATES IN THE BOT. AND CIFABING BORT C. ALT 7 TIBNS ON THE 180. ALL	INC. HAVE TO DO IS SET THE MODE, WHICH IS PORT A AND LO HALF OF C. AS I INDUT, PORTS B AND HI MALF OF C. AS OUTPUT.	MOV #HODE, BAPP, CMM 18ET PROPER PPI MODE					CHECK THE CONSOLE DLART			"SPECIAL TELEX MINEROLOS PORTOS PORETA PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS PORTOS PORTO	SET BEAR GOLD THE TO DETAIL TO DETAIL	TOT SERBUTS! STAKE OUT THE TRAGE.	RANC, IENING, DUNY, CRECKASI		GANG CITCHES CONTRACTOR OF THE CANAL	- 12 - 14 km - 4
8 E E E E E E E E E E E E E E E E E E E											176206											177568		0.000	2
6 k k kw ror	HACRO							177644											177564		177562	000300		1175411	100
EXECUTION ON THE PORT OF THE P	THARE LED																		885837		995737	932737		991377	881377
	TURN ON						170260	179268			170264								170272		170276	170302		170316	170320
	KXT11-AS POWERUP-	751	157	756	758	750			765 765	767	769	171	773	770	27.	777	. 778	779		784			787		799

GF 24	}
6	
-	
M1200	AGE MAM
MACRO	1/0-6
	5
KXT11-A5 1K	POWERUP-TEST
	KXT111-AS 1X FIREMARE MACRO MINOG GGENOVIBE 13,550 DACE OF

792						SBITL POWERUP.	SBITL POWERUP-TEST AND SET. UP I/O-PAGE RAM
794 795 795							
797						I/O PAGE RAM TEST	
40						AITINI ONA	124110N 11191
8 8 8 1 1							
802							
803				S MRITE	THE LOCA	TION'S ADDRESS	WRITE THE LOCATION'S ADDRESS INTO THE LOCATION AND READ IT BACK.
9 9				1 00 T	IS FOR AL	DO THIS FOR ALL I/O PAGE RAM LOCATIONS.	.OCATIONS.
806					16414	AICH TRAIL FOOL	
1987				TIN THE	PROCESS	CLEAR ALL OF	I IN THE PROCESS, CLEAR ALL OF THIS RAM, NOTE THAT THE DEFAULT
9 4				1 VALUE	OF MOST	OF THE CONTROL !	IND FLAG MORDS IS ZERO.
818	818 170322		177600		¥0.	ARAMBOT. BO	MAG FO REFERENCE PROFECT.
811	170326	919919		181		88.(88)	
812	170330	929919				(00)	
813	179332			251	BNE		THURST PATTERS TOOM
917	170334					+(64)	SCHEAD AND GO ON 40 NEXT - DIA110N
815	170336	029027	200000			Se santioned	TINITE NO MODE TO TEST
816	816 170342	691371					

XT11-AS	XTII-AS IK FIRMWARE OMERUP-TURN OFF LED	MWARE F LED	MACRO 41288	M1200	2 2 2	84-NOV-83 13158		PAGE 27	
9 2								SBITL POWERUP-TURN OFF LED	
85.0					-	11111111			
822								## ## ## ## ## ## ## ## ## ## ## ## ##	
950							9	N. 1	==
826									
827					•				
8 0 8 0 8 0	170344	247598			-	٠ ا	or or		27.00
838		977001			7 27			TAILVENOUS OF THE STORE	FOR TEST
831	170352	077001			· •		808	AC. 55	OF HENO
9 2 2 2		811001			•	981	£	Roles 1 LENO BELOW	
934					-	I UNDER NO	CTRC	CIRCUMSTANCES CAN RO BE ALTERED UNTIL "LOW CORE" TES	ORE" TEST
935									,
836									
838					-				
839					_			TURN OFF LED	
9 4						1111			
0 C									
F) 4 4 4 60 6	47016	7775	7	174294	4	¥	2		
9 4 5					•		:		
9 7 7 7								.SBTTL POWERUP-TEST FOR "LOW CORE"	
9 60					•				
9					-				
80 80 80 70						===		TEST FOR MEMORY AT 866668	
952					-				=
80 SE						11111111			11111
85.55					•				
856							10RY 1	READ MEMORY AT 000000, DISCARD RESULT. IF THIS FAILS, EXIT TO	S, EXIT TO
80.00					•				
850		992719				<b>~</b>	TST	(64)	
60 60 60 60 60 60	170366	800246				ž	<u>.</u>	NWAN MEDUNIN JULY WITH	TON TIME
800		103403				8	BCS		T SET VI
8 6 6 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	170372	994767	886842			ة <i>د</i>	7 T T T T T T T T T T T T T T T T T T T	VECSET 11ME DOT, NO GO	NO.LOW FI
86 66 66	170400	952767	188888	997362		751 8]	818	#NO.LOW, B.CNTL SOID TIME OUT,	
867								1 SO LET THE WORLD KNOW,	JALD KNOW

28	
PAGE 28	
13150	
94-NOV-83 13158	
M1230	
MACRO	
KXT11-AS IK FIRMWARE	
¥	:
=	>
711-AS	2 - O   B 37
×	ć

### ##################################							.SBITL POWERUP-EXIT	
### ##################################								
17424							EXIT FROM POWER-UP	
TAKOUT:   MOV								
177644 177644 188176K*,SP 197644 197644 197646 19771111111111111111111111111111111111		912767 912767 988433	179424	007348 997330	55 60	>	RPRISONAVEGE RETAKTOUTS GENEVEC	IF P IS TYPED IN REPONSE TO SOLD PROMPT BEFORE LOADING RING PILL FORCE YET MORE DOT.
### SATTL POWERUP=SURROUTIN  ###################################		005067 012706 900167	987334 177644 988162		FAKOUT	-	17.000 2661 2661 201	BUT IN THE RIGHT MODE!  AND WITHOUT RUNNING OUT (
							SATTL POWERUP-SURR	OUTINE TO INITIALIZE VECTORS
### ##################################							INTERPRETATION TO THE TABLE OF	0.80
1 NOTE: THIS SUBROUTINE IS ALSO USED BY   1 RESTORE THE VECTOR APEA IN THE EVENT TI   1 MAS READ INTO LOW MEMORY,   1 NOS READ READ INTO LOW MEMORY,   1 NOS READ READ READ READ READ READ READ READ								
CONTACT   CMP   #340, ex142   CMP   #340, ex142   CMP   VIO2   VIO2   VIO2   CMP   WSSSER, ex140   CMP   WSSSER, ex100   CMP   WSSER, ex100   CMP   WSSER, ex100   CMP   WSSER, ex100   CMP   CMP   WSSER, ex100   CMP   CMP   WSSER, ex100   CMP   CM			ψ.		NOTE:	THIS SO	FECTOR AREA IN THE EVI	D BY THE BOOTSTRAP MODULE, TO ENT THAT AN INVALID BOOT BLOCK
170000 000140 NOV #5558R, e#140 000340 000142 NO #PRIT; e#142 000340 000102 V102: CMP #540; e#142 170006 000100 NOV #551C; e#100 000340 000100 NOV #551C; e#100		022737	988340	909142	VECSET	_	#340,0#142	SVECTOR 149 SET UP
170006 000100 MOV #555LTC.0#100 300340 000102 MOV #PRIT,0#102 OUT: RETURN		001496 012737 012737 022737	170000 000340 000340	989148 866142 966192	V 1021	0 > > 0.0 W O O I I W I I U O	<pre>/ 190 # 190 # 190 # 190 # 190 # 190 # 190  </pre>	IF YES ISET UP THE BREAK-DETECT VECTOR 100 SET UP ?
	79474 178592 178510	012737 012737 012737 000207	1700A6 908340	999188 999182	1100	2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4685LTC. 04100 4PRI7. 04102	SET UP THE LINE TIME CLOCK 1 VECTOR.

KXT11-A5 1K FIRMWARE

958 170522 077001

959 170524 077001

```
AUTOBAUD-SYNCHRONIZE WITH CONSOLE
   913
                                             .SBTTL AUTOBAUD-SYNCHRONIZE WITH CONSOLE
   914
   915
                                     916
                                     917
                                     1111
   918
                                                           AUTOBAUD MODULE
                                     1111
                                                                                           1111
   919
                                     1111
                                                                                           1111
   920
                                     921
                                     922
   923
                                     : DESCRIPTION:
   924
                                             AUTOBAUD ALLOWS THE FALCON TO AUTOMATICALLY SYNCHRONIZE ITS
   925
                                             CONSOLE DEART TO THE BAUD RATE OF THE CONSOLE TERMINAL.
   926
   927
                                             ON POWER-UP, THE USER MUST TYPE A CARRIAGE RETURN CHARACTER.
   928
                                             UPON SYNCHRONIZATION, AUTOBAUD WILL PROCEED TO ODT WHERE AN "OF
   929
                                             CHARACTER WILL BE DISPLAYED ON THE CONSOLE.
   930
   931
                                             AUTOBAUD WILL LOOP INDEFINITELY UNTIL SYNCHRONIZATION IS SUCCESSFUL.
   932
   933
                                             THE ALGORITHM REQUIRES THAT THE CONSOLE TERMINAL GENERATES A
   934
                                             ZERO (SPACE) FOR THE EIGHTH BIT IN THE CARRIAGE RETURN. THIS
   935
                                             WILL HAPPEN IF THE TERMINAL IS CAPABLE OF SENDING EIGHT-BIT-
   936
                                             NO-PARITY OR SEVEN-BIT-ODD-PARITY CHARACTERS.
   937
   938
                                     : ENVIRONMENT:
   939
                                             INTERRUPTS MUST BE DISABLED FOR THE ALGORITHM TO EXECUTE CORRECTLY
   940
   941
                                             SINCE TIME DURATIONS ARE CRITICAL AND DELAYS DUE TO LONG
   942
                                             SERVICE ROUTINES MAY CAUSE DLART OVERRUNS, WHICH THIS ROUTINE
   943
                                             IGNORES BUT CANNOT TOLERATE.
   944
   945
   946
   947
                                     1 VT103/FALCON CONFIGURATIONS LEAVE GARBAGE IN THE DLART LONG AFTER THE
                                     , POWERUP SEQUENCE HAS BEGUN. HE MUST DELAY A BIT BEFORE CLEARING GARBAGE, OUT OF THE DEART, OTHERWISE THE GARBAGE WOULD ARRIVE AFTER THE CLEAR
   948
   949
                                     1 (I.E., WHILE POLLING FOR INPUT). THE "GARBAGE" IS AN X-ON (<CTRL-Q>) THAT THE VT-100 HARDWARE SENDS AFTER ITS POWER-UP DIAGNOSTICS HAVE
   950
   951
   952
                                     , COMPLETED SUCCESSFULLY.
   953
   954
   955 170512
                                     AUTOBA::
   956 170512 012737 000032 177564
                                             MOV
                                                     #BAUDRS, ##XCSR$1
                                                                            ISET 2400 BAUD
   957 170520 005000
                                             CLR
                                                                            1DELAY
                                                     Re
```

Ra.,

RO.

SECONDS

SOB

SOB

MACRO M1200 04-NOV-83 13:50 PAGE 29

AXTIII	######################################	100175 100175 100175 100175 100175 100175 100175 100175 100177 10	AUTOBAUD-SYNCHRONIZE MITH CONSOLE 961 962 17852 108737 177562 964 965 178532 108737 177562 965 17854 965 17855 966 17855 966 17855 966 17855 967 17855 967 17855 968 17856 973 17856 973 17856 973 17856 973 17856 989757 976 988 17856 989757 976 988 178576 989757 976 988 178576 989757 986 178576 989757 986 178576 989757 986 178576 9898	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	200 - 23 13250 PAGER:  201 - 2	BBUTS1. ROSES1. ROSES1	I DISCARD ANY GARBAGE I HAIT FOR INPUT I RO M INPUT CHARCTER I RI —N SCRABBED CHAR TABLE I IN THE TABLE? I NOT VET I UH OH, WAIT FOR DLART TO CLEA I MAIT FOR A WHILE I AND TRY FOR ANOTHER CHARACTER I AND TRY FOR ANOTHER FOLLOWING I AND TRY FOR ANOTHER FO
966	179576	_	₹/	HVBAUDI	£		
\$ 6 6 6 6			R.	Z .	VE A MAT		INTO DLART.
999		162701	178571	HVBAUD	<b>a</b>		SALE CHARLES OF STREET
993			1/64/1		SUB ASL	RINBYTE+1, AI	A TORN TOINIER INTO BLY MAGE
7 0 0 0	170604	996301			ASL	~ c	
966		_			) N	æ 0	STATE THE DATE
997			177564		¥ 0 E		TAK DAG TAK
000		_	100/1		2 0	∴ .	FATE BOTH SCHOOLS AND DIST
6		_			80.00	0 G	OF CIAS, AT SECUROUS SAUD SAUDS
1999	•				;		
1001				1 FALL	, FALL INTO ODT.	•	

E-34

1835		78.	SYNTAX OF COMMAND	OF COMMANDS LISTED ABOVE, SHOWING CONSOLE	ING CONSOLE BEFORE,
1037		-	A 1 2 4 2 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	COLUMN AND APPEND THE TABLES OF THE COLUMN OF THE PROPERTY AND THE PROPERTY OF	DATES CARD. ON A
1038		•	6 V	LAST A DISTIN SIGNIFICANT	
1839			X	X-A SINGLE OCTAL DIGIT	
1040		-	C-1H	U-THE DIGITS @ OR 1	
1041		-	ארר ט ארר	OTHER CHARACTERS ARE LITERALS	LITERALS
1942		-			
M 200		-	BEFORE	DUB I NG	AFTER
7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		-			
1945		1 1 A	•	\Z.	•N/XXXXX
1046		118	•	•RX/	ORY/XXXXX
1047		110	•	*RS/	•RS/XXXXX
1648		12A	ON/XXXXX	BN/XXXXX NACRA	•
1649		1 2 A	** XXXXXX	ORX/XXXXX NACRA	•
1858		12A	ers/xxxx	PRXXXXXX NACRY	
1051		1 2 A	XXXXX/XXXXX	XXXXXXXXX NACR>	•
1052		128	*XXXXX/NO	PN/XXXXX ACRY	•
1053		128	•RX/XXXX	********* *CR>	•
1054		128	OPS/XXXXX	PRG/XXXXX ACRV	•
1055		128	XXXXX/XXXXX	XXXXX/XXXXX 4CR>	•
1056		134	ON/XXXXX	PN/XXXXX NCLF>	XXXXX/XXXXX
1057		134	XXXXX/XXXXX	XXXXXX/XXXXX Nelf>	xxxxx/xxxxx
1058		138	en/xxxxx	ON/XXXXXX CLF>	XXXXX/XXXXX
1059		138	XXXXX/XXXXX	XXXXX/XXXXX 4LF>	xxxxx/xxxxx
1360		7 6	•	970	
1961		7.	•	<b>a</b>	
1062		9.	•	ו	XXXXX
1063	8	-			•
1964		17	•	0000	
1065		1.1	•	0 x 0	
1866		17	•	0 A O	
1867		17	•	●004CR>	
1068		.,	•	• DX < CR >	
1969			•	-01/2C	

PAGE 33	
1 13150 PA	
34-NOV-83	
	IND PRINT PROMPT
KXT11-AS 1K FIRMWARE	_

US AND PRINT PROMPT		SAGES AND BROKET		ICLEAR OUT CONSOLE GARBAGE	USER AREA	**	BUT SAVE USER'S SP FIRST	SCAVE USERS STACK POINTER				1 1 4	10 6	8 E E E E E E E E E E E E E E E E E E E		SOUNTER TO SE	SAGE IS APPROPRIATE, AND PRINT IT		FOLD WE GET A HALT OR BREAK?		JOET STOPPED PC		ALVA THE TAIL A GRAD	TAPE BROKET	INTED, WITH OR WITHOUT LEADING "?"		STATE ACCORDING	SET PROMPT MESSAGE ADDRESS	SO REENTRY GIVES NO ERROR ASG.		SCHEAT FLAG FOR NEW ENTRY
SBITL MACROODT-SAVE STATUS AND PRINT		SAVE CONTEXT, BRINT MESSAGES AND PROMPT		STB SEABURS1	COPY THE RESTART TYPE WORD INTO USER AREA	MOV R. TYPE, DDTWHY	PROTECT AGAINST STACK TIMEOUTS, BUT		OF USER PROGRAM'S						(00) + "TO: NOW		NE WHETHER "?" OR PC MESSAGE	•	TST R. TYPE		MOV SAVPC, RO	444	,	SPL KBDS	WHERE THE PROMPT GETS PRINTED,			MOV RMGGS, RO	CLR R.TYPE		CLR ODTFLG
•				00711	, COPY T	•	1 PROTECT	••	SAVERE	•		. 4	•	•	•		1 DETERMINE				•	\$ T000	•	•	1 HERE'S	KB00:		X 00 % 1	PRINT	- `	, 0
						887148																									
				177562		887138		177120			011/00					997866			990100		98788	27.20					111135	171751	997938	999399	90400
				105737		916767		019667			1010	010446	010346	919246	919146	918667			7972767		016789	195767		199993			000405	012700	PA5067	196427	005067
				170622		178626		179634			7000	178652	170654	179656	179666	170664			178678		170676	170706		170712		179714		178722	178726		179742
1871	1073	1076	87.01	1000	9 9 6	1000	9 69 6	9 6 6	1092	100	1904	1997	1898	660	9911	1102	1103	1105	1106	1108	1100	1111	1113	1114			1120	1121	1124	1125	1127

3150 PAGE 34	
04-NOV-83 13150	
MACRO M1200	
(XT11-45 1K FIRMWARE	DEAMAGE TOO
X711-45 1K	ACROODT-6FT

SATTL MACGOODT-GET ODT COMMAND  11111111111111111111111111111111111	CALL GETCHR 1INPUT CHARACTERS CMPB R2,**D 180013TRAPS? BNE 18 1NO 1VES	15: CHPS P2.4°X JOIAGNOSTICS? BNE 25 9NO JAP DIAGNO 17ES	251 CMPB R2,4°P 19ROCEED?  CHPB R2,4°R 19FE 18FE 18FE 18FE 18FE 18FE 18FE 18FE 18	KADG  HRACTER AT THE END OF THE NU  R2.8°  R2.8°  R2.8°  R90
	000556 000104 173014	000130 001012	000120 000122 0000123 000010	766057
	894767 128227 881882 888167	120227 001002 000167	120227 001430 001430 001465 129227 103730 1129227 1173333 004767	165527 12627 1661511 16627 1661321
	179746 178752 178756 17876	170764 170770 170772	11111111111111111111111111111111111111	171634 171642 171644 171644
				74740000

KXT11-AS 1K FIRHWARE MACRO M1200 04-NOV-R3 13150 PAGE 35 Macroodt-get oot command

	COMMENT	01GIT.	PROCEED.	***** REGISTER DESIGNATOR.	EXECUTE DIAGNOSTIC	BOOT FROM DEVICE	ANOTHER DIGIT.	EXAMINE LOC.	THE GO FROM LOC N.	INPUT NEW VALUE.	DISPLAY NEXT LOC.	CLOSE LOC GO TO PROMPT.	HORE	***** SAVE DATA DISPLAY NEXT.	SAVE DATA GO TO PROMPT.	TITITION NUMBER.	ZOG ATTENT	***** EXAMINE.	INPUT NEW VALUE.	CLOSE LOCATION.	THEFT WORE DIGITS INDUT	SAVE VALUE GO TO PROMPT	
	VALID INPUTS	0-7	•	•	×	•	7-0	•	•	0-7	٠			<u>.</u>	ະ	6-7	•	•	•	•		-	
TABLE OF PERMISSABLE STATES	STATE	PROMPT .					0175620	[INPUT DIGIT]		•176999/999982			*200/000023 12			ϥ		• R 5	•R5/000024		** 5/000024 16		
1 TABLE OF P	02	• 1			•		1 2-	-	•	. P.	•	•	-7	•		, S•	-	• •		-	1 8	•	-
																		_					
1175	1177	1176	1179	1166	1101	1162	1163	1184	1185	1186	1187	1188	1189	1196	1191	1192	1193	7611	1195	1196	1197	1198	1199

36	
PAGE 36	
13150	
04-NOV-83 13150	
MACRO M1288	
CT11-AS 1K FIRMMARE	O AND PROCEED
×	
(T111-A5	LCROODT.

AND PROCEED	THE STATE OF THE STATE OF THE STATE OF TOWN AND STATE OF THE STATE OF		JPUT SUPPLIED PC IN MEMORY LOCATION	ENVIRONMENT FOR THE GO COMMAND	198US INITIALIZE ICLEAR PSW	COMMAND	ā		ANTAINE MONTH OF THE PROPERTY	TIMENT OF ALM OCT OF OCCUP.	PAO GOOD, TIMED OUT.	TOURS STACK.	STACK NO GOOD, SO SIMULATE A DOUBLE BUS TRAP WITHOUT LOSING THE USER'S CONTEXT AS STORED IN THE ODT STACK.		SERVICE STREET S	STACK IS OK, SO REGIORE USER'S CONTEXT.	JRESTORE	י ארך			REGISTERS	IND BREAKS ALLOWED UNTIL OUT OF	JODD STACKS ARE TOO ODD FOR T-11	TARBATORE COER GR	TATESTORE PC AND PS TO	SOUTH THE WILL LOOK	THE TO COURS TRUCKAN	THELP IN BR
MACROODT- GO AND PROCEED	OCESS GO AND P		PO, SAVPC	NVIRONMENT FOR	8 d v A &	ENTRY POINT FOR THE PROCEED COMMANS	FIRST, CHECK FOR VALID STACK:		14(SP), RS	(88)	18 - (RA)	52	NO GOOD, SO SI	#P.STAKIR.NXM, ODTWHY	800 ×	IS OK, SO PEST	(SP)+, RG	(SP)+, P1	50°+(dg)	70.4(00)	(SP)+, RS	#PRI7	#8IT@, (SP)	(SP), SP	SAVPS, = (SP)	SAVPC, = (SP)	KBDO	KADS
.SBTTL			¥ 0	PREPARE THE F	RESET CLR	UTRY POINT F	IRST, CHECK	10	> 1	- a. 0 ≥	30 18 18 18	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EITHER STACK USER'S	> •	<b>6</b>		_	> O I	2 2	) > E ¥	> O F	20 E	BIC	> 1 0 0	, A	> P 0 P 1 0		
				•		•	-	PCMDS					E .	181		80	251										HKBOG	HKBD\$:
														986662														
			986674		996679				900014			e,		000201								998348	00000	111100	90000	986574		
			010067		000005 005067				316699	000240	193493	103004		012767	999799		912600	012601	212692	912694	912685	196427	042716	911696	A16746	016746	999655	000657
			171852		171056			171964	171864	171072	171974	171192		171194	171112		171114	171116	171120	171124	171126	171130	171134	171140	171146	171152	171160	171162
1201	1203	1200	121	1213	522	1219	1229	1222	1224	1226	1227	1230	1232	1235	1237	1239	1241	1242	1040	1245	1246	1040	1250	1251	1253	1254	1256	1257

KXT11-AS 1K FIRMWARE MACRO M1230 04-NOV-63 13150 PAGE 37 Macrodot-Register and PS Command

SBITL MACROODI-REGISTER AND PS COMMAND  THE PROCESS ODT REGISTER COMMANDS  THE POINT FOR RX AND RS COMMANDS	RCHD: BIS MAFLAG, ODTFLG 19ET REGISTER FLAG CAL ONENUM GC KBDO CIPB R2, M'S 117 THE RST GEO SKEMP GNP R2, M'S 117 THE RST GEO SKEMP GNP R2, M'S 117 THE RST GEO SKEMP GNP R2, M'S 117 THE RST GNP R600 117 THE RST GNP R	SWITTEN CALL GETCHE STATE SWITT TO DO WITH ROW ON CAND WANT TO DO WITH ROW ON CAND WANT TO DO WITH ROW ON WANTER TO SWITT WANT TO DO WITH ROW ON WANTER TO SWITT WANTE SWITT WANTE SWITT WANTE	ACHDII ASL RO RPOINT, RA SET EXACT ADDRESS OF REG. REGOUT! MOV POSCOTIOC STATES LOCATION
	&	<b>- 6</b> 7	α α
	9889288 988123 988057 988887 177752	200272 200057 177754	886476
	052767 1012767 1012767 1012767 1012767 1012767 1012767 1012767 1012767 1012767 1012767 1012767 1012767	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	996399 966799 919967
	1711164 1711164 17111686 17111686 17111686 1711686 1711686 1711686 1711686 1711686 1711686	171232 171232 171236 171244 171244	171252
	,	200000000000000000000000000000000000000	25.00

	3.8	
	PAGE 3A	
	13:50	
	P4+NOV-83 13158	
	11239	
	11-45 IK FIRMMARE MACRO M1290	DEPOSIT
	MARE	CNA
1	I C L	AMINE
	<u>×</u>	*Ex
	11-45	R0001

SBTTL MACROODT-EXAMINE AND DEPOSIT  1)1)11)1)1)1)1)1)1)1)1)1)1)1)1)1)1)1)	SENTAY FROM CMD ROUTINE AFTER LOC, VALUE IS GIVEN	LCCDSP1 MOV R0,0DTLOC 158VE NEW LOCATION LCCDSP1 MOV (R0),R0 156T DATA NOP 150 NEXT INST, DOES NOT EXECUTE	BCS HKBDO PPRINT TO IF WE TIMED OUT CALL OCTSTR PPRINT IT ME TIMED OUT SOLVE WORDERFROM SOLVE AND THE DATA	BUTCHE GETOTE BOX 408	2 X GO S S S S S S S S S S S S S S S S S S	CMPB A2,#'8 14A0E1  9HIS HKBD0 14O,FORGET IT CLR RV 14E8 CALL GETNUM 1GET REST OF NUMBER 9CC 18	CMPB R2.4[F JNOT CR, HUST RE LF AND MESSAGE 1518 ODTFLG JF LF, CANNOT BE REGISTER BMI HKSOG 1(ERROR EXIT)	17-817 FILTER, THE T-817 CAN BE SET FROM THE KEYBOARD VIA ODT. 17HIS CAN EITHER BE USEFUL FOR DEBUGGING OR DISASTROUS. SO, YOU CAN 100 IT ONLY IF YOU FIRST SET FILT,T IN O.CNTL (BIT 15).	### ### ##############################	128:
		986454	300372 300343	999226 999219	649999	989858	006364		177754 177490 096364 000020	
		0110067 011003 000240	103738	994767	120227	128227 103387 805808 804767 103806	128227 881388 185767 188675		022767 001021 042700 005767 100402	
		171266 171272 171274	171276	171310	171324	171334 171348 171342 171344 171354	171352 171356 171369 171364		171366 171374 171376 171482 171486	
	312		200	323	325 326 326		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	M 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	1 M M M M M M M M M M M M M M M M M M M	7 2 2

KXT11-45 1K PIR-WARE MACRO M1200 04-NOV-43 13150 PAGE 39-MACRODDI-EXAMINE AND DEPOSIT

JPRIORITY-7 FILTER: UNLESS FILT.7 (BIT 7) IN O.CNTL IS SET, YOU CANNUT JACTUALLY SET THE PS TO PRIORITY 7 USING ODT FROM THE KEYBOARD. THIS JPROTECTS THE ABILITY TO BREAK.	TSTB 0,CNTL	35	-	32	#8176, A@	33	#8115,80	MOV RO, ODTLOC	CMPB R2, MLF	55 18URE,				HXBDO	00176	IKBDG	<b>6</b> 00₩	PUTCHR	#2,007L0c	001L0C, R@	OC1818	#*/.R2		
8 4 8	281							381					4 \$ 2				58 :							
																			856248					
	986352				000100		000000	006302	A00012				986612		886262		886615	20000	200000	996234	000160	000057	966914	
	105767	100401	195790	100005	032700	901402	042700	010077	120227	001497	80000		12021	001237	105767	100634	112702	864767	962767	916788	884767	112702	994767	888661
	171414	1420	1422	1424	1426	1432	1434	1440	1444	1450	71452		71454	1460	1462	1466	171470	1474	1500	71506	1512	1516	171522	1526
nan.																								
1354	135	135	135	2	136	136	136	136	136	136	136	136	136	137	137	137	137	137	137	137	137	137	137	138

- =
-
PAGE
. G
-
0.
•
€.
-
~
3 13150
•
7
~ ~
04-NOV-83
•
- 2
MACRO MI288
<u></u>
•
~
-
I a
W
0 -
80
U 4
4 0
12
- ī
ũ
. ·
_
₩. ∓
Z
2 2
<b>2</b> 9
E 2
~ <
-
×w
0
50 F
40
. 5
-6
- 2
XTII-45 IK FIRMMARE ACROODT-GET AND ECHO

SBITL MACROODI-GET AND ECHO CHARACTER  IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	2
177568	177564 177566 177600
100573 100573 1103705	105737 100375 110237 042702
71 100 100 100 100 100 100 100 100 100 1	71542 71542 71556 71556
	1 1 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6

7	
PAGE	
3 13150	
84-NOV-83	
M1288	
MACRO M128	STRES
TRMMARE	ASCII
1 X F	-TYPE
KXT11-AS 1K FIRMMARE	MACROOD

1407					.SBTTL	MACROODT-TYPE ASCII STRING	94
1409				111111	111111		
1410							
1 6 1 1				1111			1111
7 1 7 1				= :		THE PAINT OF THE P	
1414							
1415							
1416							
1417				PRINT	MESSAGE	PRINT MESSAGE STARTING EITH CHARACTER POINTED TO BY RG AND	POINTED TO BY RØ AND
1418				FNOIN	TITE S	TOOL CEARACTER EITE EIGH	ENDING AITH FIRST CTARACTER BITH BIT SET (THIS CHARACTER
1419				SI	IS NOT PRINTED).		
1421	171562			PUTSTR			
1422	-	112002		•	#0VB	(RØ)+,R2	JGET ASCII CHAR
1423		_			I W O	DONE	IIS IT THE END MARK?
1424	171566	0	177750		CALL	PUTCHR	INO. PRINT IT
1425	171572	806773			80	DC1812	PHORE
1426							
1427				SENTRY F	OR CARRI	FENTRY FOR CARRIAGE RETURN	
1429	171574			PUTCIF			
		112702	900015		MOVB	#CR.P2	PPRINT CR
	171600	964767	177736		CALL	PUTCHE	SFALL THRU AND PRINT LF
1432							
1433				SENTRY FOR LF	08 LF		
1435	171684	112702	000012	PUTLF	M0VB	#LF, P2	PPRINT LF
1436	171618	994767	177726			PUTCHR	
	101/1	102000		2000	2 2 2 3 2		

	^	1		
	3			
	ě			
	ā			
	SCHOOL BY 13:50 DAGE CO			
	S			
	_			
	-			
	3			
	é			
	-			
	0	ľ		
	6			
	2			
	I			
	0	•		
	ž			
	•			
		•	9	
	-		0	١
	3		7	
	ŝ		2	
	•		_	
	×			•
	5	•	•	
4	CKTILLAS IK FIRMARR MARRO M1200		5	
	7		Š	
	×		\$	

SBITL MACROODI-6ET OCTAL DIGITS  INTERPRETATION OF THE PROPERTY OF THE PROPERT	I ON EXIT, RP CONTAINS THE BINARY REPRESENTATION OF THE NUMBER ENTERED I IF THE CARRY BIT IS CLEAR, A 4CRY FOLLORED NUMBER IN THE CARRY BIT IS SET, SOME OTHER CHARACTER FOLLOWED THE NUMBER, I DOSSIBLY A COMMAND.	ONENUM: CLR RG. JCLEAR ACCUMULATOR	CALL GETCHP 1GET DIGIT OR TERMINATOR CHPS R2.4CR 1CLEAR CARRY AND RETURN BEG SAET	α. Ν.ο «	ASC NO SOLITO DIS NOVE NO SOLITO DIS NOVE NO SOLITO DIS NOVE NOVE DIS NOVE	2 0, 20
			177784 888615	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		8888
		89.5888	884767 128227 881412	10000000000000000000000000000000000000	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	962792 989261
		171616	71626	00000 00000 00000 00000	171658 171658 171658 171656	171662 171666 171678
O O O O O O O O O O O O O O O O O O O	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	44060	

F 12	
PAGE 43	
13150	
FILEAS IN FIRMMARE MACRO MIRRO DEENDV-83 13153	ASCII
66	SV 0
	z
MACM	SINARY
BELLER	Restype
F.	C131
11-45	8000T-0

•	TACACOCIONATA - 1 4 TE BINATA IN AG AG AGCIII					NUMBRIC DUTPUT ROLFINE					TATISTICS AND GEOTICIT OCTAR INTEGRA, THE VALUE OF THE GINERAL	•	PUTCLF INEED CRLF AT OUT ENTRY		RO (OB)		-	DO DINI NOB INTO LOS		# 0, RZ	ďI	•	_				90-11 0 0 3 1 1-90 2 1 1 5 6 7 1 5 6 7 1 5 6 7 1 5 6 7 1 5 6 7 1 5 6 7 1 5 6 7 1 5 6 7 1 5 6 7 1 5 6 7 1 5 6 7	R2	SS SCONTINUE	•	CR + + (65)	_
86161 68	11160.		111111111111							1	A NA "NINITA"	2	OCTSTO! CALL	OCTSTRE	>0 ¥	>01	S, C, R	58: ROL	ROL	400	כעור	DEC	950	610 610	<b>10</b> 8	401	ROL	- JOH	80	1001	>0#	RETURN
SINERY IN RG AS ASCII													177676			900000				99999	177620											
نيها													484767		910646	R12746	885085	996199	986192	062702	894767	305316	901406	88888	996188	996182	996198	P06102	999762	995726	912608	400201
001818													171672	171676	171676	171700	171704	171706	171710	171712	171716	171722	171724	171726	171730	171732	171734	171736	171740	171742	171744	171746
MACROODI-OCTSTRTYPE	1477	1478	1479	1489	1481	1482	1483	1484	1485	9871	1 4 8 7	9 9 7				1493	1671	1495	1496	1497	1498	1400	1500	1501	1502	1503	1564	1565	1506	1507	1508	1589

##CROODT=OUTPUT MESSAGES  1511 1512 1513 1514 1515 1515 1515 1516 1517 1516 1517 1516 1517 1516 1517 1517		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	TERROR LESSAGE
ESTITEAS IN FIRMERS MACRO MI288 64-NOV-85 13:58 PMCROODT-00TPUT MESSAGES 15:58 PMCROODT-00TPUT MESSAGES 15:59 PMCROODT-00TPUT MESSAGES 15:59 PMCROODT-00TPUT MESSAGES 15:59 PMCROOTT MESSAGES 15:59 PM	AGE 44	A L L L L L L L L L L L L L L L L L L L	8EX '7' 6C9>6LF>'8'6200>
XXXIII	83 13150 P	#	- HH - Z - H - C - C - C - C - C - C - C - C - C
XXT11445 1X FIRMWARE MACRO M1298 MACRODT-OUTPUT MESSAGES 1511 1512 1513 1514 1515 1516 1517 1518 1519 1519 1519 1519 1519 1521 1522 17175 1518 1524 1524 1527	- NON-10		
XXT1145 1X FIRMWARE MACRO MACRODT-OUTPUT MESSAGES 1511 1512 1513 1514 1515 1516 1516 1517 1518 1519 1521 1522 171756 1521 1522 171751 1522	M1290		
MACRODOT-OUTBUT HESSAG 1511 1512 1513 1514 1515 1516 1516 1516 1516 1516 1516 1516 1516 1516 1517 1518 1518 1521 1522 17175 1521 1522 17175 1521 1522 17175 1521 1522 17175 1522 17175 1717	ES		
MACRII-AS IX FIR MACRICAL IS IS 1511 1513 1513 1514 1515 1516 1516 1516 1517 1517 1518 15	MESSAG		
	14 F14		171750
	44CR0001		

2	
PAGE	
04-NOV-83 13150	
41200	
MACRO	T dd GNY
IXTII-AS IK FIRMMARE MACRO MI200	FOR S1 112
×	108.
KT11-A5	TAGNOST
•	-

SBITL DIAGNOSTICS-TOR SLUZ AND THE		DIAGNOSTIC MODULE			. DIAGNOSM PPI IN HODE & MITT LODBBACK CONNECTORS INSTALLED.	9 SLUZ DRIVERS/RECEIVERS (MITH EXTERNAL LOOPBACK CONNECTOR).	, LIST OF ERROR BIT DEFINITIONS TO RETURN TO USER.	080	TERRETT. PICTURE	I LIST OF MASKS TO PUT IN XCSRSZ. PERFORM INTERNAL LOOPBACK	" - HEAT FLAGRAN FRANKE LOOPERAN AREA	S ONC.		SORO XC. DBR . XC. INT 396 BALD AND KAINTRINAN	181148	LIST OF PATTERN BYTES TO LOOP AROUND.	ALL BITS ON, ALTERNATING BITS, ALL BITS OFF.		GOO PATERNI GOTE 377, 252, O	SNABL LSB	BR AROUNZ ISKIP OVER ENTRY POINT
																			252		
								000100	048018			999999	200000	99999					317		999495
								171756	171769			171762	171764	171766	171770				171770		1565 171774
1527	1529	1532	34	1535	1537	1539	1541	-		1546	1748	-		1552 1 1553		1556	1557	270		263	65.

	. SBITL HARDWARE ENTRY POINT			
PAGE 46	.9817L	99	G ⊃ 56	9
13150		.=172000	g X	OM!
MACRO MIZPO GENOV-63 13150 PAGE 46				ACO AP I
M 1 2 9 0				
44080			176254	176026
POINT		172000	1571 172000 000167 176254	999167
ENTRY PER		17299	172999	172094
AXPLINEAS IN FIGHTARE	1567	1569	1571	1573

-	
47	
PAGE	
13150	
84-NOV-83 13158	
M1238	
MACRO	
T11-AS 1K FIRMWARE	CHICATTACT
×	
	:
<	
<b>:</b>	2
-	ū
-	•

TINUED	SET PROPER PPI HODE" LED SHUGT INHEDIATELY BE TURNED	NOTE AN A CONDIDERNING NOBLE BUTCHING		TRI B LOOP PATIERN	TOTAL TANGENT A	BANCE IN GAIN	I LOOP FOR ALL VALUES		S R R R R R F L A GO	1 R1 -> SLU2	IGNORE GARBAGE, MAKE TEMP	TATALINIAL XOOR VALUE	## IL2408 .	1 ROTANIE ERROR FLAG	1 (SP) BBAUD RATE COUNTER		INITIATION CONTRA	BRANCH IF READY	POSENT TIMEOUT COUNTRY			I TATITATIVE LIMEGOL COONIER	I BRANCH IF READY		SERVICE IF TIMESOUT	COME BACK OK?		- NOW ALL BIT PATIENCS	TES, DONE ALL BAUDS?	- KES	1 NO, TO NEXT BALD RATE		SET ENDON BILL	PRINT ERROR FLAGS	1 AND JUST GET OUT.
. SBITL DIAGNOSTICS - CONTINUED	#100E, ewpp.Cxx	es cr	PERFORM PARALLEL PORT DIAGNOSTIC	a c	6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	58	D1, 18	2 DIAGNOSTIC		ARCSASS, R1	2(R1), =(SP)	オな 。のトログロオ	- (xt)	(82)	(SP)	ADATERN RY	202.2	37	P5, 65	95-	(R3), 6(R1)			10 TO	100	2(P1), (P3)	9 0	7 S S S S S S S S S S S S S S S S S S S	(98)	60	#10, 4(R1)		(R2), R0	001810	KBDS
AROUNZ 1	DIAGNOS MOV	CLR	PERFORM PARA	בר ה היים		90 0	251 508	PERFORM SLU	>0	¥0×	> 0 ¥		> C 10 60 61 61 61 61 61 61 61 61 61 61 61 61 61	3 t-			55.5		60 c	<b>K</b>	751 MOVB	AS: 1018		808	ex no	OS:	W 6	D 14.20	060	9	004	5	1651 818		JAP DSABL
	1762#6 1762#6		•	•	-		~	-				•	•			<b>寸</b> 1	n «	,			•	•				•					999994			•	
	006221			606761	176200		1 0 0 0 0 0		171762	176540	90000	171770	† 80 80 80 80 80 80	,	988918	171770	5 5 5 5				98886					200000					000010			177472	176516
	012737	99569		995991	123701	991402	836788 877110		912792			912794	014401	995742	012716		. 97.50				111361			_	888413		_	185725	005316	901744	962761		051200		
172010	172010 172010 172016	172024		172026	-		172046		172050	-	-	172064	-		-		172118				172124		172134		172148		172146			-	172168		172170		
1575	150	1562	1584	1586	1588	1589	1591	1592	1594	1596	1597	1598	1000	1601	1602	1693	9 6	1666	1687	1699	1610	1612	1615	1614	1615	1617	1618	101	1621	1622	1623	1625	1626	1628	1629

THIS IS A SHOPT BOOTSTRAP PROGRAM DESIGNED TO MANDLE FLOPPY DISKS OR TUSE TABE CASSETTES IN THE STANDFALONE VOLUME FORMAT OR IN THE STANDFALONE VOLUME FORMAT (RT-11 ".SAV"-STRUCTURED FILES), THE BOOTSTRAP ALSO MANDLES ROSI AND RXSO WHICH CONFORM TO THE MSCP FORMAT, RL01 AND RL02 DRIVES ARE SINCE ENTRY IS EFFECTED BY TYPING D IN RESPONSE TO ODT PROMPT, GET NEXT CHARACTER (D.X,Y,U,L). GET OPTIONAL DEVICE NUMBER NEXT (DEFAULT IS B). IF THE RL BOOT IS SELECTED, READ THE FIRST BLOCK FROW THE SELECTED DRIVE INTO LOCATION 9, THE BOOT PROGRAM IS THEN RUN FROM RAH LOCATION 8. ATTEMPT TO READ SIZ BYTES FROM SPECIFIED UNIT OF THE FLOPPY DISK, STARTING FROM LOGICAL BLOCK ZERO, INTO MEMORY LOCATIONS STARTING AT 8 AT THE DENSITY OF THE MEDIUM PRESENT IN THE IF RD/RX BOOT IS SELECTED, READ THE FIRST BLOCK FROW THE SELECTED DRIVE INTO LOCATIONS STARTING AT 8, THE BOOT PROGRAM IS THEN RUN FROM RAM LOCATION 8. IF THE FIRST BYTE READ INTO RAM IS 240 OCTAL, JUMP TO IT, IF THE FIRST BYTE IS 260 OCTAL, EXECUTE THE STAND-ALONE VOLUME LOADER, USING THE SELECTED DEVICE AS INPUT, TUSG BOOT IS SELECTED, READ THE FIRST BLOCK FROM THE SELECTED IF THE DRIVE IS NOT READY OR DOES NOT CONTAIN A BOOTABLE MEDIUM, GO BACK TO ODT. SPITE BOOTS-DESCRIPTION DRIVE INTO LOCATIONS STARTING AT 0. BOOTSTRAP MODULE THE BOOTSTRAP SEQUENCE IS AS FOLLOWS: IF FLOPPY BOOT IS SELECTED! DRIVE AT THE TIME. ALSO MADE BOOTABLE. REPT . : ~ ä 4 ; š 999999 1633 1635 1675 649 6532 656 666 672 1636 1638 1639 643 649 659 666 637 642 645 648 667 674 678 647

EQUATES USED ONLY 8Y 80015784PS   1711   1
--

-
~,
لعة
_
-
-
_
_
=
•
to I
-
_
•
·
•
_
-
E
5
õ
804
PR04
9804
PR07
0 9807
10 PROT
NO PROT
AND PROT
AND PROT
AND PROT
AND PROT
S AND PROT
NS AND PROTOCOL EQUATES
INS AND BROT
ONS AND PROT
TONS AND PROT
TONS AND PROT
TIONS AND PROT
TIONS AND PROT
ITIONS AND PROT
NITIONS AND PROT
INITIONS AND PROT
INITIONS AND PROT
FINITIONS AND BROT
FINITIONS AND BROT
EFINITIONS AND PROT
DEFINITIONS AND PROT
DEFINITIONS AND PROT
DEFINITIONS AND PROT
DEFINITIONS AND PROT
6 DEFINITIONS AND PROT
SO DEFINITIONS AND PROT
SO DEFINITIONS AND PROT
USB DEFINITIONS AND PROT
TOSG DEFINITIONS AND PROT
TUSS DEFINITIONS AND PROT
TUSS DEFINITIONS AND PROT
I-TUSS DEFINITIONS AND PROT
S-TUSS DEFINITIONS AND PROT
IS-TUSS DEFINITIONS AND PROT
TO-TUSE DEFINITIONS AND PROT
SOTS-TUSS DEFINITIONS AND PROT

742 743 801000 745		
	20 M M M M M M M M M M M M M M M M M M M	SOUTH THE TRANSPER TO THE TRAN
		FOR RT-11 DIRECTORY OPERATIONS 1 IN STAND-ALONE LOADING
17.	1 TUSB ADDRESS DEFINITIONS	
	-	
176542	CANCADA B CANCADA	JOE RECEIVER DATA BUPPER JOE TRANSMITTER CONTROL AND STATUS
1752 176546	*	JOL TRANSMITTER DATA BUFFER
	1 TUSS RADIAL SERIAL PROTOCOL CODES	
	; FLAG BYTE DEFINITIONS:	
	•	
760 230007		SCIPT TROUBLE TO SCIPT
400000	•	INITIALIZE FLAG
075500		SCONTINUE FLAG
526866	ATTERIOR IN ADMINI	L ADK
	, CONTROL PACKET OPERATION CODES,	
66666	. B W 002.00	, NO-OPERATION
000001	DENZING	PINITIALIZE
~ 600000 €		PREAD OPERATION
3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		COMPARE (NOP ON TUSB)
200000	S I DOGS	ADDITION OPERATION
2000		SOUNDE CONTRACTOR OF THE CONTR
969916		SORT STATUS
2000 2000 2000 2000		へのカント VD AOV) めつトメトの トリのこ のしかしかい かいしょうきゅうしゃ おくまし トルじゃ
800013	Second Control of the	SEET CHARACTERISTICS (NOP ON TUSB)
000100	RAMIND # PBARDIOGOGGA	THEND TENNAGE
	FEND PACKET SUCCESS CODES:	
	•	
2 - 2 2 2 3 2 3 2 3 2 3 2		かいこうしゅう コード・コード かんかいしん かんしん アー・コード かんかいしん
177776	*************************************	PARTIAL OPERATION (END OF MEDIUM)
177779	SOUNTY H - DO.	INVALID UNIT NUMBER
177767		SECONDARIOSE
C0///I	THE STATE OF	
177748		SEEK ERROR (BLOCK NOT FOUND)
177737		MOTOR STOPPED
177720		PINVALID OPERATION CODE
11///1	•	
	SBITL BOOTS-FILL DEFINITIONS AND EQUATES	S AND EQUATES

49+2	
PAGE	
13150	
84-NOV-83 13158	
MACRO MIZEB	SALVING CNA
KTII-AS IK FIRMMARE	
T111-15 1	1018-01:
-	C

144		11. H	* RT-11 UIRECTORY STRUCTURE DEFINITIONS	
		0.4004	4 3 4 4 4	200140 - 1 00043Ch0 40 0401121
	201100			מו פור פור פור פור פור פור פור פור פור פו
1666	200100	SMのF×2	# DIRBUF+2	PACKBER OF NEXT LOGICAL BEGRENT
1801	200.00	CHUICI	■ DIRBUF+4	MACH TANKERS TO THE TOTAL TO THE TOTAL THE
1802	20100	TABELX	# DISBUF+6	INCHESTS OF EXTRA SYTES DED SNIBY
1803	931919	X 100 €	E DIRBUF+19	
1884				TANK OMORAN
1805	999916	ENTOIZ	7.72	SSIZE OF A DIRECTORY ENTRY
1866	010000	O.FLEN		TOPPORT TO PILE LENGTH IN MITTH
1887	997696	TENTAS	887888	FLAG FOR TENTATIVE FILE ENTRY
1888	050100	RAPHAS	000	IFLAG FOR EMPTY AREA ENTRY
1809	00000	DEBIE	8 999999	IFLAG FOR PERMANENT FILE
1810	865788	FNOGGS	200303	FELAG FOR END OF SEGMENT
1911		· • .		
1812		1 RT=11	PATELL SYSTEM COMMUNICATIONS AREA DEFINITIONS	SICILIA
1813				
1814	00000	ATSSTA	570000 a	ISTART ADDRESS FOR PROGRAM
1815	20000	ON IN IN	B 000042	INITIAL STACK POINTER
1816	33660	おのつのしな	775666	JOB STATUS MORD
1917	9999	4000 E	970005	TUSR LOAD ADDRESS
1018	989999	TOISTE	* GBBB50	1008 HIGH MEMORY LIMIT
1819	280000	TE MOST OF	* 060052	1 (BYTE) EMT ERROR CODE
1820	200000	A TSUED	# GGGGS3	1 (BYTE) USER ERROR CODE
1821	200000	ZICO	# 500000 #	PRASE ADDRESS OF RESIDENT MONITOR
1822	909930	BISPCE	8 000056	1(BYTE) CONSOLE FILL CHARACTER
1823	70000	RTSFCT	* A00057	FIGHTE) CONSOLE FILL COUNT

	.SBTTL BOOTS-RD/AX CONTROLLER DEFINITIONS	9XOILI7
	; REGUIRED DEFINITIONS FOR RD/RXSØ BOOTSTRAP	900T8T8A9
	SUDA I/O PAGE ADDRESSES	
176158	UDAIPE176150 UDASABUDAIP+2	JADDRESS OF INITIALIZE AND POLLING REG.
	BIT DEFINITIONS FOR INITIALIZATION	
199999	FF 78 E 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	20 K K H W W W W W W W W W W W W W W W W W
88888 8888 8888 8888 8888 8888 8888 8888	6 Jan 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Made to the contract of the co
60 64 60 60 60 60 60 60 60 60 60 60 60 60 60	518884888 60888881 6787818888	STEP! 160 181EP INDICATOR
	THOST COMMUNICATIONS AREA DEFINITIONS	
169656	OM N = 1 000000	JOHNERSHIP OF PACKET, BEHOST, 18UDA
	SCOMMAND/RESPONSE PACKET DEFINITIONS	
900011 900011	OP.ONLE11	JON-LINE COMMAND OP-CODE
70000	0 - CN11184.	JUNIT NUMBER OFFISET INTO PACKET
919999	7,410745.6 9,090046.	JOP-CODE OFFICE INTO PACKET
666614 666612	D. DCN 4 5 1 2 . D . D . D . D . D . D . D . D . D .	JBYTE COUNT OFFSET INTO PACKET Jend Packet Status Offset
177774	D.CMN844.	JENGTH OF PACKET OFFBET
		SERITABLE MEMORY COAGE

51	
PAGE	
13150	
84-NOV-83 13158	
M1200	
MACRO M1288	•
TII-AS IK FIRMWARE .	STATES BOOTSTE
T11-45	OTS-BX6

5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
11000000000000000000000000000000000000

O.
io.
PAGE
3,50
-
E MACRO M1200 04=NOV=83 13150
M1288
MACRO PE OF
-
KKT11-45 1K FIRMARE BOOTS-DISTINGUISHING
E S
311
16
118
×

SATTL 800TS-DISTINGUISHING TYPE OF 800T BLOCK  1111 1111 1111 1111 1111 1111 1111	THE CHK240 ROUTINE WILL REPEAT POWERUP SEQUENCE IF LOCATION 0 DOES NOT CONTAIN A VALID SECONDARY BOOTSTRAP (1.E., DOES NOT HAVE A 240 OR 260 IN IT). IT STARTS EXECUTION OF THE BOOTED PROGRAM IF THERE'S A 248, AND GOES TO THE STAND-ALONE PROGRAM LOADER IF THERE'S A 248,	#240,040 A VALID BOOTSTRAP? 15	#2605.0#80 STAND-ALONE VOLUMES START WITH 260 WEESET AND BOOT RLOCK ON VOLUME>	SUBJET TO THE SUBJET OF THE SU
	THE CHKZ40 ROUTI CONTAIN A VALID IN IT), IT STAR AND GOES TO THE	CHK2401 CMP #2	_ <b>⊢</b>	90 AOM 881
			0 8 8 8 8	
			176162	
		022737 001410	2661447 001447 004767	912691 912699 995997
		172232		911 172262 1912 172264 1913 172266
	1969		10000	101

-	
š	
110.	
ä	
₹	
٠	
•	
Š	
=	
=	
77	
04-NOV-83 13150 PAGE 54	
7	
š	
ō	
Z,	
4	
ě	
_	
ĕ	0
N	•
=	5
77	ï
0	ě
œ	9
¥	à
ž	-
	Ŀ
	3
	-
w	¢
5	2
÷	ú
Ī	2
œ	¢
7	1
7	-
×	ć
7	1
5	i
•	٠
1	J
KXT11-45 IK FIRMWARE MACRO M1288	÷
•	¢
ž	5
-	4

11111111111111111111111111111111111111
ຕົ້ນຄົກ ກົດກົກກົດ ກົກກົດກົດ ກົດກົດ ກົດກົດ ກົດກົດ ກົດກົດກົດ ກົດກົດກົດ ກົດກົດກົດ

54-1	
PAGE 54-	
13150	E ON OI
MACRO M1288 84-NOV-63 13158	NOT FO
-70	3714
M120	CATES
MACRO	I INDI
RE	17245
FIRMMA	AT PCS
15 1K	4467
KXT11-45 1K FIRMMARE MAI	*****

201	1 172532	100002				1.5	JIF MI, ERROR IN READ-ABORT	
200	3 172540	8013705	9999	181	- - - - - - - - - - - - - - - - - - -	イン・カングラング アンドリング アンドリング アンドリング・カング・カング・カング・カング・カング・カング・カング・カング・カング・カ	ACTIONS TITE AND TAXONAL GLART ADROGRAM GLART ADROGRAM GLART ADROGRAM GLART ADROGRAM FANNS	
201	5 172550	901492				912419	IT EG YES . OKAY	
201	6 172552					AILLEGAL TRANSFER A	DORESS	
102	7 .72554			. 1016.				
201	9 172556	012681			۸ ا	14.+(60)	SPANS TE COS ADDRESS	
202	9 172560	112600			4078	30.+(80)	FORT UNIT NUMBER BOOTED	
202	1 172562	013786	900042		>0 M	TO . TO . W	ILOAD PROGRAM'S STACK POINTER	
202	2 172566	005067	P05204		CLR	TRAPA	IDISABLE TRAP TO 4 FEATURE	
202	3 172572	998115			O.E.D	10 at a	TOO START PROGRAM EXECUTION	
202	3							
202	5 172574			READZUS				
202	6 172574	200500			CL <sub>B</sub>	70	SLOAD AT @	
202	7 172576	916602	999994	READU	¥0	4(89), 82	JGET UNIT NUMBER	
202	8 172602	105767	995162		1818	9.CNT.		
292	9 172606	100503			BMI	DREAD	1817 7 SET FOR RXG1/RXG2	
283	0 172610	999167	988572		d I D	TREAD	PREAD FROM TAPE	
283	_							
203	~							
293						SHITL 173888G ENTRY POINT	LZHOG >	

KXTII=45 1K FIRMARE 17,50006 ENTRY POINT	MAARE	MACRO M1288	508	04-NOV-85 13:50 PAGE 55	13150	PAGE 55	
2035	173000				. = 173000	900	
2037 173000	106427	800348		16/11/6	00 L	49817	
2014 17306 00590 2014 17306 00590 2018 173010 077001	0000				- 4 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0	6 G	
2041	888167	175242			T T	0.00	•

JCAN'T AGGOLME ANYTHING MERE, JOUT PARSUP LOGUALLY DORG, JOELAY FOR THE GAME OF DELART, JUNIALY, GIT CHEARED BY RESEL

TILLAN IN FIRMARE MACRO MIRAS GALNOVERS 13150 PAGE 57		
TS-BEAGLAND DEAD BOLITAGE MIZES SENOVERS 13:50 PAGE	57	
111-45 IX FIRMHARE MACRO MIRAG GG-NOV-R3 13150	PAGE	
TS-BXG1/RXG2 BRACE MACRO MIRES G4=NOV-RX	13150	
TS-BEST AND BEST BEST OF THE STATE OF THE ST	. 83	
TSORESTAND BEAD BOLLTING	Š	
TOPERSTANDS DESCRIPTIONS	70	
TOPERSTAND DOTTEN	99	
TOPPE OF PERSONS OF THE PERSONS OF T	ï	
TOO CAME CAXOL SAND	ACRO	TARR
TS-DE IN FIRMARE	•	500
TS-AS IN PIRES	ARE	410
TS-Prol/PX	IRM	20
11-15	×	787
=======================================	5	0 x 0
	-:-	375

11111111111111111111111111111111111111		I WITH REGISTERS SET UP AS BELOW, READ THE APPROPRIATE NUMBER OF FULL SECTORS FROW THE FLOPPY, AT EITHER DENSITY, WITH EITHER I RXVZI DMA OR RXVII PROGRAMMED I/O INTERFACE,	FRO: STARTING BLOCK NUMBER FOR TRANSFER. FRI: BYTE COUNT FOR TRANSFER FRI: UNIT NUMBER FR4: ADDRESS OF BUFFER TO RECEIVE DATA	SEAD! MOV R4,=(SP) 15AVE BUFFER ADDRESS MOV R0,=(SP) 15AVE BUFFER ADDRESS MOV R0,=(SP) 15AVE BYTE COUNT	1 CHECK STATUS AND MEDIA DENSITY OF SELECTED DRIVE	 	AN ANGENTANA AN ANGENTANA ANGENTANA ANGENTANA ANGENTANA	25 AFLORPY DRIVE NOT READYN RAKESON, R2	) DOUBLE DENSITY. ) LOGICAL SECTOR NUMBER & LOGICAL BLOCK NUMBER & 2 ) SECTOR COUNT & RYTE COUNT/256.	BIS **X\$SDE, RO 18ET DOUBLE DENSITY IN COMMAND 10V (SP)+, R2 18YTE COUNT 5 RA 256 10V (SP)+, R3 10V (SP)+, R3 10V R120	ENSITY SECTOR
						177172	888828 888312	999949		000 000	
				9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		995999	998798 998798 1998798 11987 11987	100402 032732 001411		95000000000000000000000000000000000000	*
				173016 173020 173022		173024	73646	73452 173954 173869 173860		173066 173074 173074 173076 173100	
	11111111111111111111111111111111111111	FLORPY DISK READ ROUTINES	TOPPY DISK READ BOUTINES  111  111  111  111  111  111  111	FLOREY DISK READ BOUTINES  HITH REGISTERS SET UP AS BELOW, READ THE APPROPRIATE NUMBER OF FOLLS SET UP AS BELOW, READ THE APPROPRIATE NUMBER OF RAVEL SECTORS FROM THE FLOREY, AT EITHER OFFINES FROM THE FLOREY FROM THE READ THE APPROPRIATE NUMBER OF RAVEL SECTORS FROM THE FLOREY FROM THERE FOR TRANSFER.  REST STARTING BLOCK NUMBER FOR TRANSFER.  REST STARTING BLOCK NUMBER FOR TRANSFER.  REST STARTING BLOCK NUMBER FOR TRANSFER.	00000000000000000000000000000000000000	9 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 -	010446 010746 010146 01146 01270 01270 017172	### ##################################	######################################	######################################	######################################

JAND MULTIPLY BY 2	MULTIPLY BY 4	SECROS PER SECTOR						SECTION TO THE CHILD TO THE CHI		1 D E O			CATABLE A SECTION NEEDS		AUCHTRA CAA AXTAUL ATTACA CL ROMANIA	TOTAL TATE OF THE OFFICE OFFICE OF THE OFFICE OFFIC	SET LOGICAL SECTOR NUMBER	FLOOP COUNT	SOURCE NO GO INTO DIVIDENOS	SCHARLT VE FROM DIVIDEZO (C. SET)	TOMINT DIVIDEND AND GUOTIENT	JOECREMENT LOOP COUNT	CONTRACT TITL CIVICE CONTRACTOR C	PREMOVE TRACK NUMBER FROM BENAINDER		CONTROL OF THE MARKETS MINOR MINOR THE CONTROL OF T	SECTOR (REI INTERVE)	JOOUBLE THE TRACK NUMBER			TRACK NUMBER	1-76 (	SCHOOL STORY	MON 4 0 - 2 - 4	1 1-26			SET SECTOR NUMBER		CAMB BCFCFC A TBCCFCFC	
R2 (SP)+,R3		# OT D C	AS FOLLOWS:	LOGICAL SECTOR NUMBER			200	A4, e (SP)		(40) * *5*	8	TOP OF THE LOOP.	PS. BYGO	RXARED			-SP, R3		#26. #200, BU	かな。 のの、 のの、 のの、 のの、 のの、 のの、 のの、 のの	Pa Pa	20	63.63		<b>1</b>	#12.53	ń.	- A-	20,000	0 X 1 V 0		R2	10.40		#27,083	,	<b>t</b>	3,001	10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	100.50	i co
700 F	ASL	<b>¥</b> 0 <b>×</b>	UP ST	( dS)			ı	> 0 1	200	<b>&gt;</b>	START THE READ	IS THE	<b>a</b>	WORD.		אנצי רפיזי	<b>&gt;</b> 04	> 0 ¥ 0	E I	400	P.O.	060	0 2 3 3 8	CLRB	E V I	Q -	5	ASL	000		ASR	INC	<u>a</u>	90	40D	7		104	e a	9	96
			1 SET	•		. •	-	187			1 81	I I	28.5	3		-			681		181													}							
		999199											410000					0000010	986480	171490	•				:	999814							250000		000033						
006302 012603	006303	012784						010446	2122	W1 6340			745000	788888			011603	012702	922763	962793	906133	005302	4 1 9 4 9 7	105003	000303	922793	400102	996392	069203	2025	006202	905202	162791	962375	062703			010311	9.00	994514	10000
173114	17312	17312				4		173136	17313	1/313			92126	173142			173144	173146	173152	173160	173164	173166	171172	173174	173176	173200	1 / 368	173206	173210	173216	173216	17322	171222	173226	173230			173	1732	1732	
200	2 2	9:	==	=:	=:	:=	:=	=:	= :	- 2	: ~	2	7.7	2	20	2 2	2	~	<b>5</b> 10	7 7	1	2.	3 =	2	2	3 3	7 7	=	3 .	- 4	2	3	3 2	5	5	2 .	5 5	5		3.5	: =

							į	Ę :	M 100 100 100 100 100 100 100 100 100 10	SECT UR							
	18TART EMPTY BUFFER FUNCTION 1 AND WAIT FOR TR 11S DMA AVAILABLE? 11F EG NO - MANDLE AS RXF1		FELSE LOAD WORD COUNT	AND LOAD CURRENT BUS ADDRESS			GET MORD COUNT	GET STARTING BUS ADDRESS	MOVE ONE BYTE TROM BUFFIER TO MEMORY	LOOP FOR ALL BYTEM IN FIRM MECTOR		THEN THE BOTH COUNT	UPDATE BUS ADDRESS	IUPDATE LOGICAL SECTOR NUMBER Idecrement sector count	READ ANOTHER GECTOR	CLEAR CONDITION CODES	TO GLOCK GOLDEN
	0 HH		JEL	Z 4			96	- 5	Z Z	100		96	- 5	200	3.0	2	
TO RAM	ø.					20					E0						
* EMPTY RXVII/RXV21 BUFFER INTO RAM	ASSEND AXSEND PRXSSS2, BERXCS		8.0	1 4 4		F RXOI PROGRAMMED I/O OPERATION	, 83	, R2	R2)+	e e	BACK IF NOT VET FINISHED	, 83	SP)				
2163 FHRTY RAVILLARV21 B	RS, RKGO RKSEIP RRKSBR	*4110v	4(8P), 9R1	6(SP), eR1	123	ED 1/0	4(SP), R3	6(SP), R2	881, (R2)+	R 5, 118	NOT YE	4(SP), R3	R3,6(SP)	989 2(89)	55	•	
8xv11/8	388 9 ± 1080 9 € 10	FRKAZ DMA OPERATION	) N	) N 0	Œ	PROGRAM	20	¥ 0 ×	80 20 20 20 20 20 20 20 20 20 20 20 20 20	200	BACK IF	¥ 4	<b>4</b> 00	O II	9×6	2	
. EMPTY	: :	FXA2				RXBI	1881				1 L00P	1231					
	177170																
	998192		* 60000	900000			96664	986886				700000	900000	500000	2 2 2 2		
	884567 898883 832737 891487		016611	004514	900010		016603	916602	111122	50511		016603	969366	905216	861273	000257	725000
	173252 173260 173260		173270		173304		173386		173322			173326				173354	
2163		2179	2172		-	2178		2162			2187					2196 17	2198 171154

XXXXII-AS IX FIRMARE MACRO MINOG GARNOV-63 13150 PAGE SO----> HALT AT PCR173256 INDICATES "FLOPPY READ ERROR"

THE MAIN SUBROUTINE FOR SENDING DISK COMMANDS AND MAITING FOR THEIR COMPLETION.	JOBAGE: B DENSITY BIT : UNIT SELECT BIT (PROTO FOR COMMANDS)		OMMAND WORD TO USE	IT & AND DENBITY	SOTART OPERATION	DRS FOR LATER CALLS	SUX	OR TR OF DONE	IF EG, NEITHER ARE TRUE YET	RI -> RXDB AND CHECK FOR ERROR	RETURN TO CALLER
COMMANDS	BIT (PRO	POINTER	1 COPY C	JOET CN	START	SCOPY	- EE	PEALT	JIF EO.	PRESET	PRETURN
SENDING DISK	UNIT SELECT	XCO TR/DONE TEST ROUTINE POINTER						SSON, OR 1			
THE MAIN SUBROUTINE FOR THEIR COMPLETION.	SAGE: DENSITY BIT :	RKGO TR/DONE	(85)+,84	20,00	SUXME "TE	PC, R4	-(R1)	X C C C C C C C C C C C C C C C C C C C	=	(R1)	S &
MAIN GI	REGISTER USAGE:	• • • • • • • • • • • • • • • • • • •	¥O¥	818	¥0	>0 #	181	<b>B11</b>	950	181	8 1 8
## ##	 		8 X GO I								
					177178			000240			
			012564	020004	010437	919794	005741	032711	001775	005721	999295
			173360	173362	173364	173370	173372	173374	173486	173402	173484
2202	2202	2207	2214	2211	2212	2213	2214	2215	2216	2217	2218

AD ROUTINES			FA 500 00 00 00 00 00 00 00 00 00 00 00 00		STARTS A READ OPERATION ON THE TUSB BY TRANSMITTING A COMMAND PACKET		A NOTER		4 + 4 0 11 2 11 11 11 11 11 11 11 11 11 11 11 1						SSAVE BUFFER ADDRESS	JINIT CHECKSUM	ISET COMMAND FLAG AND LENGTH	SOUTHER TWO CLARGE AND GRAT RUS	SEND READ COMMAND AND HODIFIERED	SHIPE CALL NUMBER AND SELECTIONS		IPLUS A ZERO SEQUENCE NUMBER		ייינינים פו וחב פווב כנומו	JAND THE BLOCK NUMBER		THINALLY, THANGELT THE CHECKOUM	
SATTL BOOTS-TUSA READ ROUTINES		1111 TUSB DECTAPE II READ ROUTINES			STARTS A READ OPERATION ON THE TUS		8		AZ M CNIT NOMBER Dis a appoint of other to benefice past	•	RO, R1, R2 UNCHANGED	DESTROYSE	73, 104, 105		FENABL LOGD AC. = (OD)	CLP R4	•								_			
			= =	=	-	-	• ••	•	<b>n</b> (	•	•	-	-			20			222222 V	· • •	15	N.B.	15	5.	200	15	P3	
2221	2223 2224 2234	2226	2228	2229		2232 2233	-	ĭ.		2238	•	. 69	2241	2242	2244 173486 010446	173410	173412	173416	2249 17426 304715	173430	_	173434	2253 173436 AR4715	73442	173444	173446	2258 (73450 010403 2259 173452 004715	

KXT11-45 IK FIRMMARE MACRO MI200 04-NOV-63 13:50 PAGE 51 BOOTS-TUSB READ ROUTINES

10M THE TUSB	JRO -> DATA BUFFER	JICHZOUT LEAVES C CLEAR)	191 # MORD COUNT FOR TRANSFER	SCET FIRST MOND OF PACKET	IS THIS INDEED A DATA MESSAGET	TIP NE NO - MAY BE END MESSAGE	JELSE CLEAR FLAGS	SHOVE PACKET BYTE COUNT TO LOW BYTE		SPENOVE FROM TRANSFER COUNT	JAND COPY FOR LOOP COUNTER	SEET NEXT TWO WORDS	SONORE IN BUFFER	JLOOP FOR ENTIRE DATA MESSAGE	JGET CHECKBUM AND COMPARE	SHAVE ALL DATA RECORDS BEEN			TO DACKET STATE	JGET OPCODE/SUCCESS BYTES	9 OF END PACKET	THE TAIL AN INCO DACKETS		SO AL MOUL WALLTING MARKS	APEAD DEMAINDED OF END DACKET	TAND CHECK HIS DIRECTOR	SOET CC'S ON SUCCESS CODE OF TRANSPER	PRETURN TO CALLER	SCHILL TEO CIRCIES SYTES	SDOES IT MATCH CALCULATED VALUE?	TIP NE NO . ERROR		SELSE DETURN ELLE SCHOOLS		FINIT CHECKBUM	TAND GET TIE TIRGET HORD	PREAD & WORDS		PREAD NEXT TWO BYTES	PADD INTO CHECKSUM	WITH END-AROUND CARRY	FAND BACK TO CALLER
NOW READY TO ACCEPT DATA MESSAGES FROM THE TUSB	88,+(48)		īœ	7.5	#RSSDAT, R3	38	R.3	R3	R3	R3, R1	R3, R5	80	R3, (R0)+	R5,28		. a	•	4.	•	\$6		ANDREND, R.		7		, so		z	CHOIN	20.00	89	ATUSS CHECKBUM ERRORY	z		70	<b>S</b>	990	200	CHOIN	20,00		z
READY TO	¥0	נר	ROR	CALL	CHPB	90 N.C.	CLRB	SAAB	RORB	SUB	<u>۰</u>	CALL	<b>^</b> 0₩	<b>3</b> 06	CALL	<b>⊢</b> Ø <b>⊢</b>	9110	200		CALL		D (1)	300	2 2	CALL	CALL	BYRO	RETURN	CALL	Q X	8 E G	A 8 0 R T	RETURN		a J	er no	CALL	CALL	CALL	VOD.	<b>A</b> DC	METURN SL LSB
0		-		181								251								381				28.0					285				189		781		851		186			. DSABL
				000116	200001							980192			226666			0.0000		999956		2001000			250000	500000			20000										998836			
	912690		006001	9F4767	122703	901017	105003	000303	106603	160301	010305	894767	010320	977594	994767	995791	786,000	994167		994767		122703	301	919399	994767	004767	886388	000201	994767	020403	501100		999297		90500	207000	904717	994717	394767	969394	995584	102000
	173454		173456	173460	173464	173470	173472	173474	173476	173500	173502	173504	173510	173512	173514	173520	. ****	171524		173530		173334	171542	173546	173550	173554	173560	173562		-		173574	173690		173692	175684	173686				173628	1 / 3066
2261	2263	5264	2265	2266	2267	2268	5569	2270	2271	2272	2273	2274	2275	2276	2277	3378	7000	2281	2282	2283	2284	2000	2284	2288	2289	2298	2291	2292	2294	2295	5296	2297 2298	2299	2300	2361	2363	2304	2305	2306	2307	6 2 6 6	2310

2351 173674 000207

```
KXT11-A5 1K FIRMWARE MACRO M1200 04-NOV-83 13:50 PAGE 62
----> HALT AT PC=173576 INDICATES "TUSB CHECKSUM ERROR"
  2312
                                        ; CH2OUT -- WRITE TWO BYTES TO THE TU58
  2313
  2314
                                        # WRITES TWO BYTES TO INTERFACE AND UPDATES CHECKSUM.
  2315
  2316
                                        ; INPUTS:
  2317
                                                R3 = TWO BYTES TO BE OUTPUT; LOW BYTE FIRST
  2318
                                                R4 = CURRENT CHECKSUM WORD
                                        ; OUTPUTS:
  2319
  5350
                                                R3 UNCHANGED
  2321
                                                R4 UPDATED TO NEW CHECKSUM
                                                RS POINTING TO CHEOUT POUTINE FOR EASIER FUTURE CALLS
  2322
                                        .
  2323
  2324 173624
                                        CHACUTE
  2325 173624 004717
                                                                                JENTRY POINT TO OUTPUT 8 CHARACTERS
                                                CALL
                                                        .PC
  2326 173626 994717
                                                CALL
                                                        PPC
  2327 173630
                                        CH2OUT:
  2328 173630 010705
                                                MOV
                                                                                ISET RS TO FOLLOWING ROUTINE ADRS
                                                        PC,R5
                                                                                JUPDATE CHECKSUM WORD
  2329 173632 060304
                                                ADD
                                                        R3.R4
  2330 173634 005504
                                                ADC
                                                        RΔ
                                                                                . WITH END-AROUND CARRY
  2331 173636 004717
                                                CALL
                                                        PPC
                                                                                PREPEAT FOR BOTH CHARACTERS
                                                                                IS INTERFACE READY FOR OUTPUTT
                                                TSTB
                                                        **TOSCSR
  2332 173640 105737
                        176544
                                        15:
  2333 173644 100375
                                                BPL
                                                                                FIF PL NO - WAIT
                                                        15
                                                                                JELSE TRANSMIT CHARACTER TO TUSB
                                                MOVE
                                                        R3, #TOSBFR
  2334 173646 110337
                        176546
  2335 173652 000407
                                                88
                                                        CHRET
                                                                                IMERGE WITH OTHER ROUTINE TO RETURN
  2336
                                        : CH2IN -- READ TWO BYTES FROM THE TUSB
  2337
  2338
                                        : CHIN -- READ A SINGLE BYTE FROM THE TUSB
  2339
  2340
                                        : INPUTS:
  2341
                                                NONE.
   2342
                                        , OUTPUTS:
  2343
                                                R3 = CHARACTER(S) READ
  2344
  2345 173654 004717
                                                        PPC
                                                                                IREAD THO. NOT ONE
                                        CHZIN: CALL
   2346 173656 105003
                                        CHIN:
                                                CLPB
                                                        R3
                                                                                JAND ZERO OUT SPACE FOR NEW ONE
   2347 173660 105737
                       176540
                                        151
                                                TSTB
                                                        **TISCSR
                                                                                IS A CHARACTER AVAILABLE?
   2348 173664 100375
                                                BPL
                                                        15
                                                                                IF PL NO
                                                                                JELSE SET INTO REGISTER
   2349 173666 153703
                                                BISB
                                                        *#TISBFR.R3
                        176542
   2350 173672 000303
                                                                                MOVE CURRENT CHARACTER OVER
                                        CHRET: SWAB
                                                        R3
```

JAND RETURN TO CALLER

RETURN

63	
PAGE	. 60
13:50	UM ERR
100-83	CHECKS
94	11058
H1200	ATES
MACRO	INOI
11-45 1K FIRMMARE MACRO MI288 PAGE 63	AT PC=173576
Ŧ.	AL.7
11-15	•

	II ENTRY POINT				THE ODT PROMPT, SO WE GET DR "Y" NEXT, FOLLOWED BY A CR OR A S.Catl as Follows:		USED BY STAND—ALGNE VOLUME LGADER TO SELECT PROPER READ ROUTINE. Device number	SOPOGO, BIT 15 OF B.CNTL, THE BOOTSTRAPS WILL BE	ISET TUSG BAUD RATE	58'S AT OTHER THAN DEFAULT BAUD RATE	PERMIT HALTS AND BREAKS	DESTRUCT OF THE PORT STATE OF THE PORT OF	DEST STATE OF STATE O	TO S TOURS CASSETTE IN TO	TRA IS CLEAR FOR DO	TO A STATE OF BANDS	JOY H RXG1 OR RXG2, THE CODE"S	THE GRANE IT KNOWN BOTH CRNS ONLY BITTER, DIA, NON-DAA	TANK FOR ROLL	TOOK FOR TOOL	THE GET ROVAX UNIT NO.	TANK FOR RI		
99999918.	SETTE BOOTS-PROGRAM ENTRY POINT		BOOTSTRAP INITIALIZATION AND COMMAND INTERPRETER		A 'D' MAS ENTERED IN RESPONSE TO THE ODT PROMPT, SO ME GET Mere and expect "","x","u","l" or "Y" Next, Followed by A Unit number, we set sits up in 6.cmtl as Follows:	RIT 7: P = TUSB 1 = RX01/02	USED BY STAND-ALONE VO READ ROUTINE. BIT O: DEVICE NUMBER	NOTE! IF NO MEMORY WAS FOUND AT BOPOBB, BIT 15 OF B.CNT., CALLED "NO.LO." WILL BE SET AND THE BOOTSTRAPS WILL BE DISABLED.	MOV RTUBAUD, extoscor	JUMP HERE WITH ODT IF BOOTING TUSB'S	BD11 MOV SP, IN. USR										e ec		<u></u>	
					4 I S			C Z	176544	חר י	STTUBD:											ROLINE		
									000072 1		913752			000104	00000	909130		000151	000340	900125		2000	•	
164988									012737		918667		002004	120227	991463	920227	991456	991453	012704	929227	000000	526227	991421	
									164989		164886		164912	164020	164924	164032	164036	10424	-	102201	164868	164866	164072	
2334 2354 2354 2354	2359	2362	2 2 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2366	2369 2369 2378 2371	2372	2375 2376 2377	2378 23379 23879	10 10 10 10 10 10 10 10 10 10 10 10 10 1	2386	2389	2391	2393	2395	2396	2398	2399	2 T P P P P P P P P P P P P P P P P P P	2002	2403	2405	2487	2468	

63-1	
PAGE	I E
13150	VICE NA
14-NON-83	LEGAL DE
RO M1208	DICATES "IL
T11-45 1K FIRMWARE MACRO M1208 84-NOV-83 13158 PAGE 63-1	C=164076 IN
X FIRE	7 A P
T11-A5 1	TYH A

### ### ##############################							
### CLASK   SUB #### PECT   #### PECT   ####################################	984767	42424		POUNTY	_	GETCHR	FIND OUT UNIT NO.
CASK: SUB #50.P2   CASK: SUB #	991993	CTuana			1 E Z	T TO TU	
### ABORD CHSK: SUB ##60,P2 ####################################	905002				S C	28	TYES MUST BE UNIT S
9000000 CK 9000000 CK 90000000 CK 900000000 CK 90000000 CK 900000000 CK 90000000 CK 90000000 CK 90000000 CK 90000000 CK 900000000 CK 900000000 CK 90000000 CK 900000000 CK 900000000 CK 900000000 CK 900000000 CK 900000000 CK 90000000000	900167	989124			JAP	VECT	IGO TO RD/RX BOOT WITH VALID UNIT
900 900 900 900 900 900 900 900 900 900	(43702				a .	614	
900106 9003166 9000060 90000000 90000000 9000000 9000000 9000000	022702	_		-	0 A	N C C C C C C C C C C C C C C C C C C C	SUPPRINCE OF SUPPR
900106 900116 900116 900115 900115 900115 900115 900115 900115 9000115 9000115 9000115 9000115 9000115 9000115 9000115 9000115 90000115 90000115	802433				9.7	NOUNIT	IIF > 3 THEN ILLEGAL UNIT
9005166 900006 900006 900006 900006 913536 91356 913	999167	998196			Q X P	VECT	160 TO ROJRX WITH UNIT NO.
213536 2000000000000000000000000000000000000		****					
900000 CX 9000000 CX 9000015 913536 91356 913	722702	20000				4. N. W.	5
9000000 CX 9000000 CX 9000000 CX 9000000 CX 9000000 CX 90000000 CX 9000000 CX 90000000 CX 90000000 CX 90000000 CX 90000000 CX 900000000 CX 90000000 CX 90000000 CX 90000000 CX 90000000 CX 90000000 CX 900000000 CX 900000000 CX 900000000 CX 900000000 CX 900000000 CX 9000000000 CX 90000000000	200100				. L. Z	N X X X	CA PIND CAPT NO.
9000000 CN 9000000 CN 9000000 CN 9000000 CN 9000000 CN 90000000 CN 90000000 CN 9000000 CN 9000000 CN 9000000 CN 9000000 CN 90000000 CN 9000000 CN 9000000 CN 9000000 CN 9000000 CN 9000000 CN 90000000 CN 9000000 CN 90000000 CN 900000000 CN 900000000 CN 90000000 CN 90000000 CN 900000000 CN 900000000 CN 900000000 CN 90000000000	605002				ر د د	: N	TO LIVE OF LAND
2000000 CX 2000000 CX 20000000 CX 2000000000000000000000000000000000000	900167	999996			JMD	VECT	JGO TO RL MASK
9999693 999993 999993 913536 91356 9136 91356 9							
3 3 3 3 5 6 6 9 5 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	162702	000000		CKMSK	SUB	#69, R2	IMASK DUT ASCII CHARACTER
900050 9005130 900015 913536 913536 913536 913536 913536 913536 913536 913536 913536 913536 913536 913536 913536 913536 913536	122702	300003			Q (	10, 70,	FIS UNIT NO. V W ?
913536 908330 913536 913536 913536 913592 913592 913593 91359 9159 91	102414				9.	- INDON	TOTAL NO. TO HIGH
213532 UN 215532	10100	2000			ı. E	VECT	FEG TO BOOT MASK
000000 000000 000000 0000000 0000000 0000	194767	995339		ENT NIE		81018	8
9000000 000000 000000 0000000 0000000 0000	022702	966015				# C 20	
9999969 0009996 0009999 0009996 0009996 0009996 0009996 0009996 0009996 0009996 0009999 000999 00099 000999 000999 000999 000999 000999 000999 00099 000999 000999 000999 000999 000999 00099	917100				860	UNIFOR+2	ICR MEANS DRIVE &
013536 013536 013532 0000000 104362 0000000 11	162702	000000			SUB	# 0,R2	JORIVE 07
013536 013536 013532 000004 48 164362 000004 48	101485	\$			850	UNIFOR+2	, 4UP.
013536 013536 013532 01352 000004 0003000 0003000	05302				DEC	25	DORIVE 17
913536 913536 913532 900094 43 900399 900094 VE	20110				9	MONINO.	THE WAIL THE ABORT
913536 913532 913532 164362 909994 VE					ABORT	AILLEGAL UNIT NUMBE	â
013536 013532 013532 000004 000300 000300							
71555 71555 71552 700570 700570 700570 71552 715	105204			CNIFOR		Pα	FOR UNIT 1.
913552 900094 VE	10467	213536			Œ > O	P4. R. CNTL	ISET DEVICE, UNIT INFORMATION.
1644 1644 900399 48 48	95767	013532			-8-	A.CNTL	JTEST NO.LOF
164362 0000n4 48	20000				96	57	THE HAVE LOW MEMORY
164362 6000n4 48					*	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	באב ממאין, שם פס דם מסו
164362 000094 45 000398 000094 VE					200	AND LUM MEMORY. CAN	
164362 000094 VE				BEFOR	E PROCE	EDING, WE SET UP THE	BUS TIMEOUT TRAP VECTOR, ENABLE
164452 808884 VE				TRAP	TO 4 ET	JEATION AND RESET THE	BUS. WE DO A DELAY (SEE
164362 808884 48				, EXPLA	NATION	BELOW) AND SET UP THE	STACK SO THE STAND-ALONE BOOTER AND
164362 000084 48				, DEVIC	E PRIMA	RY BOOTSTRAPS CAN GET	THE INFORMATION THEY NEED PASSED
164362 000084 VECT: MOV #884D801,044  ROBSOR 000086 RESET  NOTE: THE PREVIOUS INSTRUCTION A  MHICH PERFORM A LONG INITALIZAT  MHICH PERFORM A UNOMATIC BOOT FROM  IS NECESSARY IN ORDER TO ASSURE  IS NECESSARY IN ORDER TO ASSURE				1 TO TH	E 18	B AND R1 (SEE CHK248,	BELOW).
164362 GOGGGG VECT: MOV READBOT-8844 GOGSGG GOGGGG VECT: MOV RPRIS, 846 RESET NOTE: THE PREVIOUS INSTRUCTION A MICH PERFORM A LONG INITIALIZAT MICH PERFORM IN ORDER TO ASSURE IS NECESSARY IN ORDER TO ASSURE IS NECESSARY IN ORDER TO ASSURE				•			
104462 000084 VECT: 40V #BADBOT##4  908388 000086 MOV #PRIG##6.046  1 NOTE; THE PREVIOUS INSTRUCTION A  1 NHICH PERFORM A LONG INITIALIZAT  1 NHICH DERFORM IN ORDER TO ASSURE  1 IS DESIREO FROM IT.				481	•		
RESET THE PREVIOUS INSTRUCTION A NITCH PERFORM A LONG INITIALIZATE WHICH PERFORM A AUTOMATIC BOOT FROM IS NECESSARY IN ORDER TO ASSURE IS DESIREO FROM IT.	12/3/		1 4 5 6 5 6 5 6 5 6 6 6	V E C - 1	> 0 F ¥		CARACTER COLON ANY ARANGE OF ANY METERS OF THE STREET,
NOTE: THE PREVIOUS INSTRUCTION A HILLY PREVIOUS LONG INITIALIZATE WHICH DO AN AUTOMATIC BOOT FROM IS NECESSARY IN ORDER TO ASSURE IS DESIRED FROM IT.	20000		0.000		RESET		SOUTH THE TOTAL OF THE STATE OF
NOTE: THE PREVIOUS INSTRUCTION ALSO AFFECTS SOME DEVICES HIGH PERFORM A LONG INITIALIZATION SEQUENCE, SUCH AS RXU2'S, HICH DO AN AUTOMATIC BOOT FROM DRIVE 0, THE LONG DELAY BELOW IS NECESSARY IN ORDER TO ASSURE DRIVE I IS READY IF A BOOT IS DESIRED FROM IT.					1		
HICH DERFORM A LONG INITIALIZATION SEQUENCE, SUCH AS RYB2°S, HHICH DO AN AUTOMATIC BOOT FROM DRIVE 0, THE LONG DELAY BELOW IS NECESSARY IN ORDER TO ASSURE DRIVE I IS READY IF A BOOT IS DESIRED FROM IT.				_	NOTE	THE PREVIOUS INSTRUCT	ION ALSO AFFECTS SOME DEVICES
, WHICH DO AN AUTOMATIC BOOT FROM DRIVE 0. THE LONG DELAY BELOW , IS NECESSARY IN ORDER TO ASSURE DRIVE 1 IS READY IF A BOOT ; IS DESIRED FROM IT.				_	ILICI	DERFORM A LONG INITIA	LIZATION SEQUENCE, SUCH AS RX82'S,
IS NECESSARY IN ORDER TO ASSURE DRIVE I IS READY IF A BOOT IS DESTREO FROM IT.				_	E I C	30 AN AUTOMATIC BOOT	FROM DRIVE 0. THE LONG DELAY BELOW
TI DEGISEO FROM IT.					IS NEC	ESSARY IN ORDER TO AS	SURE DRIVE 1 IS READY IF A BOOT
				-	IS DES	TRED FROM IT.	

2467 164262 2468 164276 2470 164376 2471 164364 2472 164317 2475 164317 2475 164317 2475 164317							
					DELAY		1DELAY 2 SECONDS
			779		¥0.	ASSTACK, SP	SINITIALIZE THE STACK.
			472		>01	70101.00	SET UP TRAPOTO-4 EMULATION
					•		BBY MAKING TRAPA NON-ZERO
			937776		¥0.4	#37776, (SP)	ISOME BOOTS NEED A MEMORY-TOP
							ADDRESS HERE, SO BK WILL D
		•			×0×	82.40	POUT UNIT NUMBER IN RO
	_	~			201	20.00	18001 CONTROL WORD HERE
_			177776		910	# CADEVNUMY, R2	SWANT ONLY UNIT NO. IN R.
	20 010246	•			¥0.	R2, = (SP)	SAND WE'LL SAVE IT TOO.
2478 164322	22 022704		690340		CHD	#349, P4	JMASK FOR RD/RX BOOT
2479 164326	-				950	DXDYRT	1GO DIRECTLY TO BOOT
2480 164330	-		008300		Q E D	#390, P4	THASK FOR PL 8007
	_				BEO	PL0281	FGO DIRECTLY TO BOOT
2482							
2483 164336	36 105784	7			1518	30	18IT 7 SET FOR RX01/02
2484 164340	-	~			801	TU5881	SACTUALLY BHI PXBOOT
2485 164342	-		985636		Q E C	PX8007	160 TO FLOPPY 8007
2486 164346	_			TUS8818	d ii	TU800T	160 TO TUSB BOOT
2488 164352	52 000167	7 999914		DXDYBTI JMP	ロエワ	R0800T	160.TO RD/RX BOOT CODE
5489							
2490 164356	56 990167	7 000216		9L02811 JMP	G N D	PLBNOT	160 TO RL BOOT CODE
				8ADBOT:			11 12 12 12 12 12 12 12 12 12 12 12 12 1
2493 164362		912786 177644			704	DECIMENT TO THE PROPERTY OF TH	STRUCTOR THE STACK

KXT11-AS 1K FIRMMARE MACRO M1200 04-NOV-83 13150 PAGE 64 ----> MALT AT PC#164370 INDICATES "UNEXPECTED TIMEOUT DURING

	COR INTO R1	INITIALIZE THE DATA			BPL .+2 ;STEP ;=LENGTH AND VECTOR BHI ILOOP ;STEP 2-ADDRESS OF HOST COMMUNICATION AREA	ISTEP 3- HIGH ADDRESS BITS ISTEP 4- GO BIT TO ENABLE UDA		NE COMMAND OP-CODE SYTE COUNT) COMMAND OP-CODE COUNT (MIGH BYTE)	CHECK FOR ERROR TRESTART IF SET TEST FOR STEP BIT FROW UDA 1.COP UNTIL EITHER BIT SETS 18HITE HORD TO UDA FROW TABLE 18HITT HO NEXT STEP	ST BLOCK WORD LENGTH BET TO 36 COMMAND PACKET BUFFER (AND MORE) EACH WORD
	ILOAD CSR	INITIALI2	BEGIN KIN		18PL .+2 18 18MI ILOOP 1COMMUNICATI	187EP 3. 1		ON-LINE COMMAND 100 BYTE COUNT) PREAD COMMAND OP- 18YTE COUNT (HIGH	THECK TOR ERROR INCOME TO WATER BY THE SET TOR STEP BY THE SET	AD FIRST B PCMDZ WOR ICLEAR COV
S817L 8001S=RD/RX READ ROUTINE  1111 1111 1111 1111 1111 1111 1111	#UDAIP,R1	+ (11)+	#61,75 #1ABLE,73 ILOOP	OF DATA POINTED TO BY R3 FOUR WORDS ARE USED FOR INITIALIZATION	6 U U U U U U U U U U U U U U U U U U U	00	S ARE USED TO FILL COMMAND PACKET	0P.ONL 6 0P.RD 512./480	2	#36.,R4 #36.,R4 FIRST BLOCK #36.,R4 FIRST BLOCK R2 (R2)+
	¥0.	HE UDA	) ) a	OF DATA	000	3.3 0.0 0.0 0.0	NEXT BYTES		0 > I D B B H	5 C C 8
2	UDAME	BEGINS M		1TABLE 1FIRST	TABLEI		THE NE		1 L D O P 1	: d0013
	176150		664666 164412		ଳ					770000
	912701	010021	012705 012703 000406		1000PP 902154	888888888888888888888888888888888888888		22 22 12 22 12 10	005711 100760 031105 00174 012311 100371	012764 005992 00592
164372	164372	164376	164486 164464 164418		164412	164416		164422 164423 164424 164425	100000 100000 100000 100000 100000 10000 10000 10000 10000	164444 16445 164452
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				2521			2532	2534 2535 2536 2536	00000000000000000000000000000000000000	

	JUNTIL R2 POINTS TO RING	PERITE LENGTH MITH SOME NUMBER 36.	PLOAD OP-CODE PROM TABLE	JOAD UNIT NUMBER	SAC MODIFIERS ALLOWED	STATE SERVICE OF TOTAL OF THE STATE OF THE S	POINTER TO COMMAND PACKET	TATA TACKET DENED BY COA		JUOOK IF MESSAGE PACKET RECEIVED	SEALT FOR IT	SOSSE SELECTION OF A SUBSECTION OF A SUBSECTIO			TANKE SONO TRACE UN TROL UN	JOO BACK IF BYTE COUNT ZERO	e 200 d to 000 d to 140 .			ISTART AT ADDRESS 0			
PAGE 64-1	R2, #RING CLOOP	P4,0#PCMD2+P.LEN	(A3)+, exaCMD2+P, OPCD	RO. SEPCEDA+P.COL.	の一の。在十八八三八八十八八八八八八八八八八八八八八八八八八八八八八八八八八八八八八八	+ (Na) * (Na) * (Na)	#RCMD2, (R2)+	15 ( 15 ( ) + 1 2 ( 0 + ) , 0 2	37.7.7 × 3	2+5×1×4+	KOONE	つーの こしょうのこと まき こくつき		F0500T	70 40 40 40 40 40 40 40 40 40 40 40 40 40	8001s			WINVALID BOOT BLOCK>	© #			
13150	9 E 8 E	¥0	80 X	200	۲ ا ا	Ş	20	)     E	5	181	I :	9 60	HALT	E .	20 P	. G.	Q X	0	ABORT	a T			
H1288 64-NOV-A3 13156										X DONE 1	7.000	010340			- 55		6 6 6 6	20.000		SECOTI			
4080	PB2154	790200	962166	902074	982192	* O O O O	002010	177776		992120		50000			900000		246222			000000			
KXTII=45 IK FIRMWARE BOOTS-RD/RX READ ROUTINE	920227 991374	010437	112337	P10P37	905037	919522	012722	91616		005737	198775	267166	000000	899711	162784	901734	417560	901402		999137			
IK FIR	164454	164462	164466	164476	164592	164512	164514	164522		164526	164532	164542	164544	164546	104116	164556	44.549	164566	164570	164574			
KXTII+45 IK FIRMWARE GOOTS-RD/RX READ ROU	2553	2556	2558	2568	2561	2563	2564	2566	2567	2568	2569	2571	2572	2573	2574	2576	2577	2579	2580	2582	2564	2585	5286

7000		16-1-1-16-6 0::CUZ4 - 16-6-14-4	
204		ISCELLANCOUS DEPINITION	
2595	969912	~	A 0
2596	000015		PICODE FOR CARRIAGE RETURN
2597			
2598		1 * GENERAL PURPOSE REGISTER DEFINITIONS	DEFINITIONS
2599	88888	20 M	
2688	100000	20 III X	
2601	26666	R2s X2	
1602	20000	R3m X3	
2603	700000	200	
2604	200000	R5m X5	
2605	90556	X68 X6	
2606	70000	R7 x x7	
2607	900000	SPE X6	
2608	700000	PC= X7	
2609			
2618			
2611		9+DATA BIT DEFINITIONS (BITOR TO	T00 T0 BIT15)
2612	199966	_	
613	949988	BIT14= 40000	
614	000000	81713 28AAA	
2615	010000	AIT12= 10000	
2616	994969	81711 4000	
2617	99299	BIT10 2000	
2618	001000	BIT9= 1888	
619	20000		
620	66566	-	
621	696166	BIT6# 100	
622	80000	8115s 4e	
2623	999959	8174s 20	
2624	92992	BIT3* 10	
2625	99999	8172= 4	
2626	200000	9111s 2	
2627	100000	8176s 1	

E-76

```
** RESET THE DRIVE, RESET THE CONTROLLER.

** READ THE HEADER FROM THE PRESENT TRACK.

** READ THE MEADER FROM THE PRESENT TRACK.

** CALCULATE THE DIFFERENCE TO TRACK ON BEEN.

** READ DATA FROM TRACK ON SECTOR ON MEAD ON INTO MEMORY.

** LOAD MEMORY WITH DATA STARTING AT ADDRESS GORGOOD.

** TEST LOCATION ZERO FOR A "NOP" INSTRUCTION AND IF CORRECT START.

** ATAN UNIT NUMBER.

** RIS CONTENTS OF COR.

** RIS CONTENTS OF COR.
                                                                                                                                                                                                       14
14 THE RLV-11 BOOTSTRAP WILL USE RB AS THE PRIMARY UNIT TO LOAD THE
14 SECONDARY BOOTSTRAP.
                                                                                                                                                                                                                                                                                          SET THE DEFAULT DRIVE VALUE, ZERO, IN RO.
Load the command and status register address into Ri (174400).
                                                                                       14 THE ALV BOOTSTAAP WILL PERFORM THE FOLLOWING FUNCTIONS:
                                                                                                                                 RLV-11 READ ROUTINE
                                           RLV-11 BOOTSTRAP
                                                                                                                                                                                                                                                                                          * * *
                                                                                                                                                                                                                                                                                                                                                                99999
9999
9009
```

69	
PAGE	
13150	
84-NOV-83	
MACRO M1200	
S IK FIRMMARE	
2	

LUNIT NUMBER LIMIT 0=3	LOCATION 6 E	TABLE TOWN BOOK ON THE PROPERTY BOOK ON THE PROPERT				PINITIALIZE ALV GCCIGITAP	PROBERGOR RETRY COUNTER	STORE UNIT NUMBER FOR CSR DRIVE SETUP	PETACE DATIVE NUMBER IN BUSINESS OF THE	SET CORRECT ORIVE SELECT BITS IN COMMAND MORD RAS.		CONTROLLER AND DRIVE		BRANCE IF CARRY B G. NO FREOR.	CARRY . 1 ERROR. SUBTRACT 1 FROM ERROR RETRY	SCOUNTER AND RETRY UNTIL COUNTER IS ZERO.	もかかんかかぶからかかなななななななななななななななななななななななななななななな	ROUTINE MILL "HALT" OR JUMP TO EPROM ON ERROR.	SAME AND ADDRESS.	TALEGOGGG ERROR RETRY COUNTER	SARALV BOOTSTRAP PAGE(IF EPROM SELECTED).	TATELOTIES OF COST STOLES	· · · · · · · · · · · · · · · · · · ·	HEADER		SERVOR RETRY COUNTER WALL FOR V TWO		SPECIN WITH HEADER INFORMATION IN RUS.	SCALCULATE DIFFERENCE TO CYLINDER A AND SEEK		ROUTINE	STO DESTORM A SERV DISTRIBUTE THE DEST SE	PLOADED INTO DISK ADDRESS (RLDA) WITH	TOTAL OF THE BUILD BY A TOTAL OF THE BUILD BY A TOTAL B	CYLINDER DIFFERENCE IN BITS 7-15 FLO2	JRESET ERROR RETRY COUNTER	CLEAR FUNCTION BITS	
. D	0#0	#174488, P1	40.00114			TAITINI	#19, P2	20,84	7 &			, RESET (	7000	203	R2, 105		* + + + + + + + + + + + + + + + + + + +		PC, RLERRI				******	PREAD HE		#1152.,R2	PC, RDHEAD		CALCULA		JSEEK PO					#10,R2	#16.P4	
910	CLR	) i	<b>.</b>				₩ 0 < 8	¥0.	0 X X 0				o e l	306	808			3	x 0							> •	J.S.B.									¥0.	910	
RLBONT :		4	REBOR			12771							. 56												,	2021										SEEKI	1881	•
20000	040000	174403	991199				000010						221000						998348		8)					662298	A88156									010000	909016	
942788	085837	012701	01 </td <td></td> <td></td> <td></td> <td>112702</td> <td>18684</td> <td>969394</td> <td></td> <td></td> <td></td> <td>747780</td> <td>103003</td> <td>017204</td> <td></td> <td></td> <td></td> <td>101701</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>012702</td> <td>004767</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>912792</td> <td>942794</td> <td></td>				112702	18684	969394				747780	103003	017204				101701							012702	004767									912792	942794	
94999	10919	64618	7 0 7			44450		72979	97979						64636				0 7 0 7 0 7							164644	164650									164654	164669	1
-	-	2743 1	_	2746	2747	•		-	-	754	2755	2756	•		_	2761	2763			2767	2768	2770	2771	27.73				2779	2788	2762	2783	2785	2786	2788	2789		2793 1	

			•		****									*********										
PMAKE COMMAND WORD FUNCTION BITS# 3	ICLEAR THE FOLLOWING BITS IN THE HEADER WORD.	ITHIS WILL LEAVE ONLY THE CYLINDER ADDRESS. 18170 MUST BE SET IN (DA) TO DO A SEEK. 1867 CYLINDER DIFFERENCE IN DISK ADDRESS	SCARRY # 8 NO ERRORG DO BRANCH	SCHARY WEIN TO TIMES FIRST READ HEADER SUBTRACT I FROM ERROR RETRY COUNTER SAND IF NOT ZERO RETRY SEEK.	医牙齿形式 医克耳氏试验检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检检	14 LOAD DEVICE ERROR HAS OCCURRED, JUMP TO	SOLATION TO STREET A STATE OF THE STATE OF T	THE TARTY IN EXPECTION AND THE CORRESPONDENT OF THE PROCESS OF THE	JET THE "EPRON" IN BELECTED REFER TO SOCIETARY TO SOCIETARY ERROR ROUTINE FOR MORE INFORMATION	# G			THE B CONTINUE WORD IN DRIVE ERROR.	***********	ICLEAR FUNCTION BITS IN COMMANO WORD.	ID DATA FROM CYL A MEAD & SECTOR &	IO DATA INTO MEMORY STARTING AT BESEGG.	PREAD CYL 0 SECTOR 0 HEAD 0		JRESET ERROR RETRY COUNTER 310 DO A READ THE FOLLOWING MUST BE BET-UP	SCLEAR FUNCTION BITS	PMAKE COMMAND WORD FUNCTION BITSHO.	18ASE ADDRESS # 998 898	JOISK ADDRESS & SECTOR 0 . HEAD 0 . CYL 8 .
#6,R4	#177,RS	RS RS, 4 (R1)	PC,RLGD READ	PC, ROHEAD R2, 10S	* * *	PC, RLERR1								***	ינר	PREAD	FREAD			#19, P2	#16,84	#14,84	2(81)	4(81)
918	910	INC	38P	300 800 800		485													į	20	316	818	CLR	CLB
																				READI	1981			
90400	988177	20000	000230	989116		986262														0 1 2 2 2 2	600016	600014	269699	766666
052704	ñ42785	985285 818561	103005	884767 877217		004767														912782	942794	052704	PB5961	PB5861
164664	164670	164674	164782	164710		164716													•	164722	164726	164732	164736	164742
2795	2797	20000	2 6 0 0 0 0 0 0 0 0 0 0		282	2012	2010	2818	2828	2821	2824	2825	282 282 282 282 282 282 282 282 282 282	2630	2832	202	2436	2839	2040	2842	2045	2847	2849	2851

MACRO M1288 84-NOV-83 13158 PAGE 69-1

KXTII-AS IK FIRMWARE RLV-II BOOTSTRAP

MOV #177480.6(P1) 1(HP)WORD COUNT # 488 ( 177488 TMO'S COMPLEMENT VALUE NEEDED	JSR PC,RLGO 100 READ, GO MILL RETURN WITH THE FOLLOWING. BCC 18724 1CARRY # 0 NO ERROR SOB R2,108 1CARRY # 1 ERROR RETRY 10 TIMES	JOST PC.RLERRI JERROR COULD NOT READ CYL & SECTOR & HEAD & LERROR COULD NOT READ CYL & SECTOR & HEAD	17EST FOR SECONDARY BOOTSTRAP.  4: CMP #245,840 17EST LOCATION ZERO FOR A MNOPM (246)  5EG SECSOT 18RANCH IT NOP THERE  19A44444444444444444444444444444444444	JOR PC, RLERR,  16 ROOD DEVICE ERROR HAS OCCURAGE, JUNP TO  10 INLALOGUE OR EXECUTE A HALT",  11 INLAL" IS EXECUTED AND THE USER "PROCEEDS",  11 INLE "READOR MILL RERUN THE USER "PROCEEDS",  11 INLE "READOR" IS SELECTED REPROFER TO  10 ON OTHER PROPERTY.  10 INLINER CONTAINS  10 INLINER CONTAINS  10 INLINERS  10 INTORNATION  10 INLINERS  10 INTORNATION  10 INTOR
999996			000696 TST24:	
177400 0	488156	# T T T T T T T T T T T T T T T T T T T	8 872484	995
012761	004767 103003 077217	790E	022737	7904767
64746	164754	a 9 6 4 7 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	164770	165988

KXT11-AS 1K FIRMWARE RLV-11 BOOTSTRAP	ZHWARE IP	HACRO	1200	4-NOV-83	13150	MACRO MIRBO DE-NOV-BS 13:50 PAGE 64-5	
2989 2918 165884 885887 2911	7695697			SECBOTE CLR	a))	Ů Ř	ISTART AT LOCATION 0
2913 2914 2915 165886	942794	988816		RESORVE	31 <b>6</b>	18-3ET	RE-SET DRIVE AND THEN READ STATUS
2918 165012 052784 2919 165016 012761	052784	9 6 6	5 5 5	e.	SI &		IRE-SET DRIVE MILL CLEAR DRIVE ERRORG AND TORIVE STATUS, SET FUNCTION BITS IN COMMAN.
2921 2922 2924 2925 2925 2927 2927	964767	2 2 2 3 3			Ф.		SET DISK ADDRESS (DA) TO 13, 1°60° WILL DO FUNCTION IN R4 11° NO RETURN IS MADE, THEN A ERROR IN TY 12° NO RETURN IS MADE, THEN A ERROR IN TY 13° NO RETURN SOUTHNE, 1°60° NO ERROR 10° NO ERROR 10° NO ERROR
2938 2931 2932 2934 165030 000207	768207				<b>ω</b> ≃	O a	TRO B ONIT NORBER TRO B CORES TRO B ADDRESS TRO B ADDRESS TRO B CONTENTS TRO B ADDRESS TRO B ADDRESS TRO B ADDRESS TRETURN TO CALLER WITH INDICATORS SET BY

PAGE 78	FREAD MEADER ROUTINE	#16,R4 ICLEAR FUNCTION BITS	#10,84 SET COMMAND FUNCTION TO READ A MEADER.	PC, RIGO : DO COMMAND IN R4 RETURN WITH THE FOLLOWING 408 FCARY B & NO ERROR, DO BRANCH.	#40000,R3   FEST IF DRIVE ERROR.   208   10 DRIVE ERROR.   208   10 DRIVE ERROR.   14,884NCH   15 DRIVE ERROR.	SIRS CONTROLLER ERROR RETRY ROUTINE 158	FORIVE ERROR	PC,RDSTAT 16ET DRIVE STATUS 1THIS ROUTINE WILL LOAD RS WITH DRIVE STATUS	PC,RESORV JTHERE IS A ERROR, RESET DRIVE	RZ,RDHEAD ICARY = 1 ERROR 18UBTRACT 1 FROM RETRY COUNTER AND IF 1NOT ZERO REDO READER COMMAND.	TARRED INTERPRETATION OF THE PROPERTY OF THE P	PC, RLERRI DE TANDESTER HAS OCCUPANDE TO SERVE S	JERROR REGISTER CONTAIN JRO H UNIT NUMBER JRI H COR ADDRESS JRI H ERROR RETRY COUNTER JRI H CONTENTS OF CSR	TRE H COMMAND FORD TROS H DRIVE G147US TONYENTO OF CONTROLLER ERROR TONYEND OF CONTROLLER FRANCE	FMOVE HEADER DATA TO RS. FRS CONTAINS HEADER WORD ON PRESENT CYLINDER. FRETURN TO CALLER WITH INDICATORS SET BY RLGO
13150		910	8 I 8	788 900	8 I I	> 0 & F &		S. S.	385	808		α 9) 7			≥ 0. > 0.
84-NOV-63 13158	6							2081	3581						3 8 8
HACRO 41268		988816	998919	969979	94888			968928	177714		0	996194			9888
WARE		942794	952704	103014	032703 001002	010305		994767	084767	977221		7904767			016105
AS 1K FIRMMA BOOTSTRAP	67012	165032	165036	165042	165050	165056		165862	165966	165072		165974			165188
KX711-45							295				2000		7776	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	400000000000000000000000000000000000000

KXT11-45 1K FIRMWARE RLV-11 BOOTSTRAP	MHARE	TACRO X	1200 0	MACRO M1208 04-NOV-83 13150 PAGE 71	PAGE 71	
2993					IREA	READ ERROR STATUS
2995 165186	010405			NON TAINOR	R4, R5	100 NOT DESTROY ORIGINAL COMMAND WORD
2997 165110 2998	842785	942705 888816		910	#16,85	JUSE AS TO TEST FOR ERROR IN DRIVE.
3000 165114 3001	952705	400000		918	\$ d * t #	SET FUNCTION PITS TO DO GET STATUS
3002 3003 165120	912761	000000	766666	>01	#3,4(R1)	ISET DISK ADDRESS REGISTER(DA) TO 3 READ
3004 3005 165126 3006	010511			) 1	R5, (R1)	PEXECUTE COMMAND IN RS
3007 3008 165130 3009 165134	916195	90000		Σ α. > ω	6(R1), R5 PC	FEXIT PEAD STATES

ITHIS ROUTINE WILL EXECUTE THE COMMAND WORD. ICHECK FOR CONPOLLER READY ICHECK FOR ERROR BIT SET AND SET PROGRAM ERROR FLAG	EXECUTE COMMAND IN R4	ICALL TO HERE WHEN ANOTHER ROUTINE LOADED CSR ICLEAR MATCHODG TIMER AND SET EXTENDED TIMER. BRANCH WHEN SET FLAG NOT SET BUMP TIMER AND TEST FLAG AGAIN. BRANCH AS LONG AS TIME STILL REMAINS BRANCH AS LONG AS TIME STILL REMAINS BRANCH AS LONG AS EXTENDED TIMER AND BRANCH BRACK AS LONG AS EXTENDED TOWER DOES NOT GFT TO ZERO		JCORRECT STACK FOR PROPER RETURN, JCONTROLLER ERROR FLAG SET JEST FOR ERROR 81715, BRANCH IT NOT SET, JCAS PROPERTIES OF CARY # 1, JCAS PROPERS OF CARY # 1, JCARY # 0 NO ERROR JCARY # 1 ERROR JROW DINE SELECTED JROW DINE SELECTED JROW DINES OF CAR JRAIN ADDRESS OF CAR JRAIN CONTENTS OF COR JRAW CONTENTS OF COR	IRLVII LOAD DEVICE ERROR ROUTINE, IPUT DRIVE STATUS REGISTER IN RS. IMAKE RZ ADDRESS OF ERROR CALL IRLV DEVICE ERROR,
IGO ROUTINE	P4, (P1)	8.128.4 (SP) 11.28.8 (SP) 12.8 (SP) 13.8 (SP)	PC. RLERR1	0 C C C C C C C C C C C C C C C C C C C	7
	> 0 1		> œ 0 w 1 つ	₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩	88 H
	RLG0:	PLG018		8 H 8 X 11 Z	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
		6 6 8 8 8	96661	8	17676
	910411	995963 912746 195711 199497 995293 991374 991374	011103 004767	0057711 1005711 100601 0001261 001261 0001003	904767 911692 898988
	165136	11000000000000000000000000000000000000	165162	165176 165176 165177 165174 165174 165274	165284 165284 165210 165212
30000	3016		1	A CONTRACTOR CONTRACTO	20000000000000000000000000000000000000

	11HE ERROR MAS CAUSED BY A RLV LOAD DEVICE. 1874CK POINTS TO ROUTINE THAT CALLED ERROR 1 1980CEEDING FROM THIS "MALT" WILL RERUN THE 18LV BOOTSTRAP. REFER TO SPECIFIC ERROR 1 FOR CAUSE OF FAILURE.	ROW BUNIT NUMBER 1 R 1 R CBR ADDRESS 1 R 2 R ADDRESS OF ERROR CALL, 1 R 3 R CONTENTS OF CSR 1 R R CONTENTS OF CSR 1 R 8 R RROR STATUS REGISTER OF ORIVE	.SBITL END STATENENT
PAGE 72-1	RLREDO		
13150	a E		
MACRO M1208 84-NOV-83 13158			E NO
11200		·	
MACRO	177374		
M A R E	799167		99
IK FIRM	165214 488167		
KXT11-AS IK FIRMARE RLV+11 800TSTRAP	M W W W W W W W W W W W W W W W W W W W	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	M W W W W W W W W W W W W W W W W W W W

INT # 666516							PS A BRT	46666
•	8 00	6	~ ~ ~	>0CS 10	165006		MOLVE	20000
			75	DESTAR	2004	u	PSOIAGE	2000
	٠.	BI3 88838	96	# / W   W			REND	000100
		6	910	RFLAG .	000500		RSGETC#	999912
GETCHR 171538	8.00	. E	212	2 2	002154		RSGETSE	999919
	8.00	16m 900	114	RLBOOT	164600		BSINITE	90000
8	8.00	7= 9	116	PLERRI	165204		# GONSE	000000
-	٥.	_	707	P 60	165136		RSPOSIE	000000
HGHSEG# 001094	J. dd	HIR	910	R 601	165140		RSREAD	99999
HKBDQ 17116A	ď	•	100	AL INIT	164620		RSSETC=	000013
-	J. d.	-	900	PL0287	164356		PSSETS#	000011
-	ď	0	356	PLREDO	164614		ä	999993
=	Q. de	DRBs AGGG		PLUN14	164136		R S S C O N B	99995
-			076	BMS	002004		5	200000
_	I de	6	200	RPOINTE		ی	RSSDATE	99999
		6	6	BTSFRTE	888852		BESTATE	20000
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	I 00	•	. 6	HILLENIC	45000		C	10000
	0		46	# F & W F &	2000		1	
***************************************		•		: 3				
77076			9 5					997999
	1	999	9	1000	******		,	177.00
_	ב כ	17.	242	は宝のつめ」な	440000		EXATE.	00000
*	PUTCL	171	_	STAN PO	0000024		R. TYPER	177762
	PUTLF	171	694	RTSSTA	676666		R STRT	170036
9	PUTST	171		BA SIE			X	
-	O S O S O S O S O S O S O S O S O S O S			- CO.	e e			** SSSSS**
	-		2 2	2000	17229		0.40	1775
		•			11111			
10.1.1		~ 0						10037
111020		9	916	- 5	1//1/6			1000
-		S .	97	N X I S I S I S I S I S I S I S I S I S I	666661		2010	104574
	D. (	<b>-</b>	112	RXESOD#	9199		100 100 100 100 100 100 100 100 100 100	164654
	TINO.	_	76666	RXESDE	0		SEGALOS	99199
	1000		98	RXESONS	70000		SLOOP	164450
NXTORG# BOIDOR	RAMBOT	OT# 177600	96	RXESOR	0		SPACE	999949
	RAMTOPE		176	RXESID=	00000		SRET	171656
	480£		295	RYESCAR	0		STANDS	172370
	œ		242	200	17116		STADT	172000
5	œ			GN US > O	0000		244	72866
					6			100
DATE AND		• •					2 0 0	• (
			9 6		9 6		1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
	·	•						
			200	- 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0			6 / 1 / 6	-
וממממ ביונים			26	D S X X	1000		0 E U	~
- -	RCHD2	œ	976	R S N D O B	000015		日 工 口 上 工 3 の	177524
_	ACSA ACSA	-	299	日 上 な 玉 の ス の ス の 、 の に に の に の に に の に に に の に の に の に の に の に の に に に に に に に に に に に に に	666665		SSCARTE	177767
	RESA	CSRS2# 176	76540	RXSSDE	00000		SSOCHKE	177757
_	AC.A	0	900	BYSSON	999940		SSMOTER	177737
ATERN 171778	0.0%	6	5	DX SSTR	100000		BERONS	00000
-		2	5	S S S S S S	901		SCOPCOR	177720
	2	•		2000	0000		# 4 D A D 7 =	7777
	2000	-	200		9 6			1 1 1 1 1
•			200					
	1704		2	2 (			はこれとのの	9999
H	ATSON	-	ē	S X S S T R H	820		35.00 FF X #	17774
-	NOOM	_	99	はアンののXX	900		2 2	177778
P.B # 176202	READ	-	75	# Y X SS X X	0200050		S F C L L L L L L L L L L L L L L L L L L	177765
BICS OF	READIL	•	176	#XXSXX	2000			000700

72-3	10-150		
13150 PAGE 72-3	CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC		
MACRO M1288 84=NOV+83 13158	TOSCORR 176544 TREAD 173466 TST24 16470 TUBACO 999872 TUBACOT 172270 TUBOOT 172270 TUBOOT 172270 TUBOOT 164346		VIRTUAL HEMORY USED: 8952 MORDS ( 35 PAGES) DYNAMIC HEMORY: 19748 HORDS ( 75 PAGES) ELLENESED TITLE 800101114 PALCON, FALTON, CREV. 44
KXT11+AS 1K:FIRMWARE Symbol table	832 842 843 844 844 844 844 844 844 844	ABS. 174400 PDB 971 PBB 971 PB	VIRTUAL MEMORY USED: 6 DYNAMIC MEMORY: 19746 ELAPSED TIME: 80:01:14 PALCON.FALC

### ### ##############################	CREATFO BY	MACRO	ON 4-NOV-83 AT	13150	1 39 v				
### PERFECT CES    1	ENC	w			CREF VOI				
45-1545 #27-1576  41-2457  41-		REFERENCES	_						
6.3-2457 #6.3-2402 #6.3-2402 #6.3-2402 #6.3-2457 #6.3-2402 #6.3-2457 #6.3-2402 #6.3-24	G	45-1565	#47-1576						
#7-129 #7-131 #7-131 #7-131 #7-133 #7-133 #7-133 #7-133 #7-133 #7-134 #7-135 #7-135 #7-135 #7-135 #7-135 #7-135 #7-135 #7-135 #7-135 #7-135 #7-135 #7-135 #7-135 #7-136 #7-137 #7		63-2457	463-2492						
# #   3   9   9   2   1   9   9   1   9   9   9   9   9   9		#7-128	DELLA						
#7-130 #7		#7-129							
### ### ### ### #### #### ############		#7-130							
### ### ### ### #### #################		#7-131	9-516						
#5-135 #5-42   135   9-228   8-102   8-102   10-242   10-259   36-1250   36-		#7-132							
#5-45		1-135							
#5-54		#7=134 #7-115	0.00						
## 55-44									
#5-45   7-143   0-104   465-2616   0-103   0-104   0-1		:	7-159	8-182	8-298	18-242	10-250	36-1250	#65-2627
#5-54 #5-54 #5-55 #5-6-63 #5-64 #5-57 #5-6		85-45	7-143	8-186	9-191	8-193	8-195	8-197	#65-2626
#5-55	_	#5-24	#65-2617		•	•	•	•	
#5=56 #55=2615 #5=57 6=192 #65=2614 #5=57 6=192 #65=2614 #5=59 6=97 10=246 #65=2612 #5=46 7 1=127 8=176 8=191 #5=47 7 1=127 8=176 8=192 8=192 #5=47 7 1=127 8=176 8=192 #5=51 #5=52 #6=2613 #5=51 #6=2613 #5=52 #6=2613 #5=52 #6=2613 #5=53 #6=2613 #5=53 #6=2613 #5=53 #6=2613 #5=53 #6=2613 #5=53 #6=2613 #5=53 #6=2613 #5=53 #6=2613 #5=53 #6=2613 #5=53 #6=2613 #6		#5-55	6-83	0-194	#65-2616				
#5=57 6=102 #55=2614 #5=50 6=99 #65=2614 #5=46 #5=46 #5=47 7=123 8=170 8=195 86=2623 #5=49 7=124 8=170 8=191 8=192 8=195 8=196 #5=49 7=124 8=170 8=170 8=192	0	#5=56	*65-2615						
##=58 6=99 #6=2613 ##=58 6=97 #6=2613 ##=49 7-127 8=176 8=191 8=192 8=193 8=194 ##=47 7-122 8=176 8=192 8=193 8=194 ##=49 7-128 8=176 8=192 8=193 8=194 ##=49 7-128 8=174 9=282 ##=51 6=86 7-118 8=178 39=1361 16=242 ##=51 6=86 7-118 8=178 39=1361 16=242 ##=51 8=52 #65=2619 8=178 8=2624 ##=52 #65=2619 8=26-74 8=26-74 8=26-2345 8=2644 63=2445 8=262 ##=52=235 #62=2345 8=22445 8=2245 8=2645	•	#5-57	6-102						
## 19	•	#5-58	66-9	#65-2613					
#5-40 7-137 0=176 0=192 0=192 0=195 #5-40 7-137 0=176 0=192 0=192 0=192 0=192 #5-40 7-122 0=174 0=139 0=192 0=192 0=192 0=192 #5-40 7-124 0=174 0=176 0=192	<b>3</b> 9 :	#2.50	26-9	10-240	10-246	#65-2612	•		
#5540 #5540 #5540 #5550 #5551 #5551 #5551 #5551 #5551 #5551 #5552 #5551 #5552 #5552 #5551 #5552 #5552 #5552 #5552 #5552 #5552 #5552 #5552 #5552 #5553 #5552 #5553	<b>3</b> (	# 55 ± 46	7-137	8-178	8-191	8-192	8-195	8-196	#65-2625
#5-50 #5-50 #5-50 #5-50 #5-51 #5-51 #5-51 #5-52 #5-50 #5-51 #5-51 #5-51 #5-52 #5-50 #5-51 #5-52 #5-50 #5-51 #5-52 #5-50 #5-51 #5-53 #5-50 #5-51 #5-52 #5-50	9 6	7 1 1 1	7-166		141	241.00	661.00	# A T = 0	202.504
#\$=50 #\$=51 #\$=52 #\$=52 #\$=53 #\$=53 #\$=53 #\$=53 #\$=64	. 6		1153		10-1161				
#5=51 6=66 7=110 8=168 9=234 10=248 #5=55 #65=2619 #5=55 #65=2619 #14=346 #14=346 #15=379 #15=367 #14=346 #5=2346 #5=2346 #62=2345 #62=2346 #62=2347 #62=2347 #62=2349 #62=234	9 5	67.5		7	2007118	100 141	#45-2621		
#5=52 #65=2618 #14=346 #14=346 #14=346 #14=346 #52=2346 #52=2346 #52=2346 #52=2346 #52=2346 #52=2346 #52=2346 #52=2346 #52=234 #52=1963 #52=1963 #52=1963 #52=1963 #52=1963 #52=1963 #63=247 #63=247 #63=247 #63=244 #63=244 #63=244 #63=244 #63=244 #63=244 #63=244 #63=244 #63=244 #63=244 #63=247 #63=244 #63=244 #63=244 #63=244 #63=244 #63=244 #63=245 #63=247 #63=246 #64=2566 #64=2566	9	45-51	98-9	7-110	8 4 1 6 8	9-234	10-241	10-248	#65-2628
#5=53 #65=2618  G #13=345 #15=36 G #13=345 #15=36 G #13=345 #15=36 G #13=345 #52=1963 #52=1963 #52=1963 #52=1963 #52=1963 #52=1963 #52=1963 #52=1963 #52=1963 #52=1963 #62=2345 #62=2345 #62=2345 #62=2345 #62=2345 #62=2347 #62=2347 #62=2347 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=2343 #62=23445 #62=23445 #63=2445 #63=2445 #63=2445 #63=2449 #63=2449 #63=2449 #63=2449 #63=2449 #63=2449 #63=2449 #63=2449 #63=2449 #63=2449	9	15-52	#65-2619	•			•		
G 15=379	9	#5-53	#65-2618						
G #15=379 #15=367 22=674 #14=346 G #13=33 #52=246 #52=246 #52=235 #62=235 61=224 #52=235 #62=2327 63=2247 #62=2327 63=2247 #62=2327 #10=248 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249 #10=249	_	34-1149	#63-2383						`
# 14=346 # 52=103	_	15-379	#15-387	22-674				,·	
# \$1 = 198		#14=346							
#62=246 #52=246 #52=1963 \$3=1958 61=2247 #62=2357 68=2247 #62=2327 68=2247 #62=2327 68=2247 #62=2324 63=2413 #62=2324 844=255 #63=2417 30=1373 41=1438 42=1458 44=1523 844=255 63=2417 30=1373 41=1438 42=1458 44=1523 840=1153 #47=1578 841=163 #41=1437 40=180? 40=1802 40=1803 41=1423 #41=1437 #57=2868 63=2479 843=2479 #63=2488		#13=323	*27-666	24-2028	+63-5444	63-5445			
#52=103 #52=103 #52=103 #61=234 #61=224 #61=224 #61=224 #61=224 #61=224 #61=224 #61=224 #61=230 #61=224 #61=230 #61	9 4	40401401	24-6862						
62-235	2 0	#53=10a1	51-1050						
61=2294 61=2306 #62=2345 60=2247 #62=2327 63=2242 #63=2428 63=2413 #63=2428 63=2413 #63=2417 85=2413 #63=2417 810=246 63=2475 810=246 63=2475 841=1433 #47=1578 841=1423 #41=1437 61=1665 54=2668 63=2479 #57=2668 64=1662 49=1668 64=1663 44=1682 49=1683		62-2115	#42=2459						
68-2247 #62-2327 53-242 #68-2324 63-242 #68-2554 63-243 #68-2554 83-2413 #68-2554 810-246 63-2475 810-246 63-2475 841-1423 #47-1578 41-1423 #41-1437 51-165 54-2668 63-2479 #57-2668 63-2479 #57-2668		61-2294	61-2346	#62-2345					
53-1931 #62-2324 63-244 #63-2428 463-2443 #63-2447 85-2413 #63-2417 85-24 63-2477 810-246 63-2477 810-256 63-2477 840-1153 #47-1576 40-1800 40-1801 40-1802 40-1603 41-1623 #41-1437 51-1665 54-266 #57-2668	8	60-2247	#62-2327						
63-2424	<b>=</b>	53-1931	#62-2324						
#64=252 64=254 63=2413 #61=2417 #10=248 63=2307 #10=248 63=2307 #10=26 63=2405 34=1153 #47=1578 41=1423 #41=1437 51=1665 54=2008 63=2479 #63=2408 63=2479 #63=2408	•	63-2424	#63-2428						
63-2413 #63-2417 #56-64 38-1373 41-1430 42-1456 44-1523 #10-246 63-2475 #10-256 63-2475 #41-153 #47-1578 #41-1423 #41-1437 #41-1423 #41-1437 #57-2668 #53-2479 #57-2668 #43-2479 #57-2668	~	#64-2525	64-2554						
#5=64 38=1324 39=1373 41=1430 42=1456 44=1523 #10=246 63=2397 45=1258 #49=1753 44=1578 #49=1743 49=1799 40=1800 49=1801 49=1802 49=1803 41=1423 #41=1437 51=1685 54=2029 #57=2068 63=2479 #63=246	0	63-2413	#63-2417						
#10-248 63-2475 #10-256 63-2475 34-1153 #47-179 #10-1743 44-179 49-1800 49-1801 49-1802 49-1803 51-1805 \$4-2879 #57-2068 63-2479 #53-2809	·	#5-64	38-1324	39-1373	41-1439	42-1458	44-1523	#65-2596	
#10-250 63-2475 34-1153 #47-1576 #47-1743 49-1709 49-180P 49-1801 49-1802 49-1803 41-1423 #41-1437 51-1885 \$4-262 #57-2068 63-2479 #63-2408	69	#10-248	63-2397						
34-1153 #47-1578 #49-1143 #41-147 49-168P 49-1681 49-1882 49-1883 #1-1423 #41-1437 51-1685 54-2829 #57-2868 #49-1886 54-2881	_	#18-258	63-2475						
#49-1743 49-1799 49-1800 49-1801 49-1802 49-1803 41-1423 #41-1437 51-1085 54-2029 #57-2068 63-2479 #63-240 #49-1806 54-2001	60	34-1153	#47-1578						
41=1423 #41=1437 51=1665 54=2620 63=2479 #63=2488 #49=1896 54=12901	65	#49-1743	49-1799	49-1800	49-1801	49-1882	49-1803	54-1974	
51=1665 63-2479 #63-2466 849-1666 54-2466	<b>.</b>	41-1423	#41-1437						
63-2479	•	51-1885	24-2024	#57-2068					
#49-1886		63-5479	#63-2488						
		#49-1886	54-2001						

			•							63-2422								¥		+36-1252		37-1278																				
										63-5411										*26*684		37-1274																				
										63-5344				19-1172						.23-720		30-1256				#65-2595													34-1370			
									1	42-1457				39-1370						*22-668	1	36-1237				44-1523												***	4 5 V= 1 5 / 5			
										40-1398				1801117						21-645		34-1173		*		41-1435												39-1371	34=1304			
PAGE 2	CREF VOI			#54-2000						#40-1306				18-1115			9452-49			*20-612		34-1165	47-1629	•		39-1369											#33-1PB1	38-1336	38-1343			
13150				54-1996					,	38-1323	#42-1468			18-1120	39-1367		64-2543	38-665		*15-392	:	34-1162	16-1257		47-1589	39-1365	39-1389	47-1579					#63-5449		#43-1491	47-1628	28-886	+37-1272	12-13-15	*36-1235		
4-NOV-83 AT			54-1984	54-1993	47-1595	45-1543	45-154	# 7 B = B # 4	54-1991	37-1288	38-1331	64-2530	24-1988	18-1110	38-1325	430-001	#64-2540	4 30-980	126-467	15-378		34-1169	3/-1649	#38-1315	27-844	38-1334	4481146	25-770	#44-1522	2701000	#72-3048	#42-1473	63-2439	C 4000	29-1377	#43-1498	23-726	*33-1127	13/01296	+33-1686	#42-1454	64-2534
MACRO ON 4		REFERENCES	000000000000000000000000000000000000000	54-1986	#58-1656	#10-254	#10-255	28-889	#49-1741	34-1146	34-1164	#50-1843	#54-1970	100114141	#36-1257	30-970	64-5219	30-968	1/6-05	#13-325	+63-2389	433-1118	71-1-12	34-1171	#9=212	#5=63	17=1740	#9-207	33-1119	23-1166	72-3046	42-1463	63-2419	# 10 F K to	38-1326	33-1110	15-393	#13-335	# 1 5 = 5 50	#13-316	37-1273	#50-1852
CREATED BY	CROSS REFERENCE	VALUE	8 001790		5 -		9 0	-	. 60	171530	•	•	_;	~ ~	171162	170576	164426	_	1/83/6	# 177764 G		179714	170722	171266	_	# 000012	171272	. 000221	171750	171620	165200	171662		200000000000000000000000000000000000000		171672	170622 6	177750	177740 6	177774	171616	900
FALCON	SYMBOL	SYMBOL	RADOUT V	200	ERR ERRBIT	E.EXT	F 1 5	FAKOUT	FILNAM	664CHR	GETNUM	8			IX BOS	HVBAUD	ILOOP	INBYTE		ESD. KI		9	S C B X	LCSET	LEDOFF	ر د د د د	0.00	HODE	0 0 T 1	N N N N N N N N N N N N N N N N N N N	NEXT	MOCT		2 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	OCTSTR	OCTSTB	400	007716	001500	ODTWHY	ONENUM	OP. ONL

FALCON	CREATER	En 19 Y	MACRO ON	4-NOV-83 AT	13150	PAGE 3					
SYMBOL C	CROSS REFER	ERENCE				CREF VOI					
SYMBOL	VALUE		REFERENCES	80							
8. 10.00 10.	<b></b>		250-1853 28-998	64-2536							
D.C.	177772	u	413-319	38-1346	39-1357						
8			#7-122	7-129	7-131	7-133	7-135				
- 20 00 00 00 00 00 00 00 00 00 00 00 00	200000		#7-123	7=130	7-131	7-134	7-135				
O C M	-		34-1156	436-1222							
2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			# 40 - 1000	54=1982							
0	176202		#8-169	+47-1587							
99.01			#8-201	: 1 :: 1							
0.00	- C C C C C C C C C C C C C C C C C C C		# C C C C C C C C C C C C C C C C C C C	9-212							
PP 811			#8-197								
PP. 812			#8-196								
99,013			#8-195								
	010000		70.00								
90.00			# B = 1 4 3								
PP. B17			#8-191	9-212							
0 0			#8-161	•							
			#6-176								
			*8-182	9-207							~
			46-158	#25=778 0=307	*27-844	*47-1579	+47-1580				
			4 00 00 00 00 00 00 00 00 00 00 00 00 00								
	# 96664P		#8-171								
			10-176								
			4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	0-207							
PRINT	170726		33-1120	#33-1124							
	. 366366		#9-229	28-879	33-1125	63-5458					
			49-230	28-986	28-918	36-1249	55-2437			****	
PUTCLE	171574		841=1429	13-1498	24-12/4	8001-001	V 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7771-17	41-1451	41-1420	***
PUTLF	171604		#41-1435								
PUTSTR	171562		33-1126	#41-1421	41-1425						
0.00 E		ဖ	#25-762	46-1571	55-2042						
20.0	210000		#59+1858 #591	*64-2559							
9.0900			#50-1857	******							
D SHOW	075055		#50-1856								
P. STS	<b>a</b> 900012		#50-1859	+64-2561	64-2578						
P.CAIT			#5@-185S	+64-2569							
000			33-1107	#33e1111							
RAMTOP	177776		#0=225	26.815							
RBUFS 1	* 177562		#6-73	25-785	30-963	30-967	33-1982	40-1399			
RBUF \$2	# 176542		#6-77	49-1750							
20.02X	-		#6-104								

				64-2564			8 7 2 = 5 8 5 9	
				164-2561			72-3033	*50-2212
				1641256	•		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	58-2167
PAGE 4	CREF VOI			464-2559 48-1397	78-2962	64=256	69-2897 19-29-68	51-1686
13150				*64.2558 36.965 49.178	64-2573 876-2938 72-3861	# W + 1 2 9 6 9 4 4 1 2 9 6 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	69-286 i 69-286 i 64-257 o 37-1295	51-1679
ON 4-NOV-83 AT			#37-1271 #37-1294	25 - 125 6 27 - 126 6 27 - 156 6 25 - 156 6	######################################	# 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	# 6 6 9 1 1 1 1 1 2 2 5 1 1 1 2 2 5 1 1 1 2 5 5 1 1 1 2 5 5 1 1 1 2 5 5 5 1 1 1 2 5 5 5 1 1 1 2 5 5 5 1 1 1 2 5 5 5 5	54-29-13 63-12465 54-12646 54-12646 54-1265
MACRO ON 4		REFERENCES	# # 6 1 9 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	######################################	200 00 00 00 00 00 00 00 00 00 00 00 00	######################################		
CREATED BY	CROSS REFERENCE	VALUE	8 626666 6266666 046666 171164 171253	8 8 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9	10 6 6 10 10 10 10 10 10 10 10 10 10 10 10 10	177774 177774 177774 17776666 177766666 177766666 1777666666 1777666666	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	### ### ##############################
FALCON	SYMBOL	SYMBOL	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		2			

MACRO ON 4-NOV-83 AT 13150 PAGE S CREF VØ1
#49-1730 #49-1725 #489-1715 \$6-2166 \$8-2165 #59-2210
##40-1721 S7-2125 ##40-1717 S7-2080 ##40-1719 S7-2080
794 57-2901 797 59-2215 789
##40=1716 40=1716 40=1716 ##40=1706 50=2215 ##40=1708 57=2078
######################################
#49=1772 #49=1776 #49=1776 #49=1776 #49=1776 53=1941 #49=1769 68=2246 #49=1769 61=2246 #49=1769 51=1936 53=1936
#10=240 15=390 22=703 36=1235 #13=240 20=610 23=725 36=1235 #13=324 *22=692 *22=696 #13=324 *22=692 *22=696 #13=327 *13=390 20=610 #23=327 *13=390 20=610 #20=567 46=1573
05=2606 #13=354 #15=388 #22=694 #28=880

FALCON	CREATED BY	¥8 G	MACRO ON A	ON 4-NOV-83 AT 13150	13150	9 39Vd				
SYMBOL	CROSS REFERENCE	RENCE				CREF VOI				
SYMBOL	VALUE		REFERENCES	_						
0	165004	<b>o</b>	#13-333 69-2888	# 15=389	*22-693	*26-879	*36-1216	36-1253	37-1291	36-1343
200 00 00 00 00 00 00 00 00 00 00 00 00	164654		#69=2701					~		
			#64-2551	64-2576						
37. A.C.	171656		42-1459	#42-1470						
814 NOB	172370	G	1001-1004	#54-1969						
STARTS	172556		54-2015	#54-2018						
STRBLK	. 001010		#50-1007 #40-1003	54-1978						
911080	164006	9 0	#63-2388							
SECTO	171232	•	37-1276	#37-1287						
IU-USO	177524		#66=2632							
SOCIE	177757		#49-1789							
	177737		840-1701							
330PCD	177720		#49-1792							
- Z - Z - Z - Z - Z - Z - Z - Z - Z - Z	177776		#49-1785							
S - M - M - M - M - M - M - M - M - M -	. 000001		#49-1-04							
SOUTH THE PERSON AND A SECOND ASSESSMENT OF THE PERSON AND A SECOND ASSESSMENT ASSESSMEN	177748		# CO 1 1 100							
1000	= 177765		#4941768							
	986488		450-1042	64-2517						
. S	. 620000		450-1045							
1 A P.	0000000		456-1639	# 4 A 1 2 E 2 E						
TENTAS	. 669488		#49-1867							
4 1 8 G 1 2	= 176542 = 176546		240-1750	62-2349	53-1939	62-2347				
1088FR	a 176546		#49-1752	+62-2334	1 4	1 1				
40402	176544	c	#49-1751	53-1928	62.533	*63*2384				
TREAD	173406		54-2030	#60-2244						
18184 108400	164776		40-2856 #9-226	464-2887						
TUBOOT	172270		#53-1926	63-2486						
105881	164346		63-2464	463-2486						
UDAIP			#50-1633	301-65	64-2518					
4840D	176152		# 50 - 10 3 E	64-2541				4		
CATFOR	164224		63-2435	63-2437	63-2439	#63-2443				
00000	1041/4	o	#13=329	1001100 x	33-1895	103-6433				
VECSET	170440	. 0	27-863	28-005	52-1988					


FALCON	CRE	CREATED BY		MACRO ON	MACRO ON 4=NOV=83 AT 13858	13150	PAGE 7		
3 Y MB O L	SYMBOL CROSS REFERENCE	EFERE	NCE				CPEF VOI		
SYMBOL	VALUE			REFERENCES	ES				
VECT V102 XBUFS1	164244 176464 177566	440		63-2415 28-984 #6-75		63=2426	63-2431	#63=2457	
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		9 7 7 - 5		# # # # # # # # # # # # # # # # # # #	425-1752 425-182 49-1751 53-1934	25-789	*29*956	+38-097	40-1401
T T W	# 666664 # 666664 164576	3 N 8 0		#7-115 #7-137 #7-143 #64-2568	45-1552 9-216 25-789 64-269	9=250	45-1551	45+1552	
881ACK 881ACK 888BRK 861C	# 801006 # 177644 178888 178886	0 0 0 0 0 0 0 0		#19-1882 #13-339 #15-374		28=885	63-2468	63-2493	

PALCON	CREATED BY MACRO	MACRO	ON 4 NO	ON 4-NOV-83 AT 13153	Sa PAGE	. 40					
MACRO CROS	MACRO CROSS REFERENCE				CREP	V@1					
MACRO NAME	REFERENCE	CES									
ABORT	#11-272		52-1989	53-1943	53-1951	54-1977	54-1989	54-2012	54-2016	57-2083	in
761 47	23-18		1201	03.640	1 2 2 2 2 2		3133160				


## APPENDIX F SBC-11/21 PLUS SCHEMATIC

Appendix F provides the user with the electrical schematics for the SBC-11/21 PLUS module.


· · · · · · · · · · · · · · · · · · ·						
					•	
			-			
•						
•						
			•	•		
		,				
•						
	•					




SHEET 1 OF 9




KXT2 DECODE




KXT3 BUS INTERFACE






KXT4 BUS I/O




.



KXT6 SERIAL 1/0

SHEET 6 OF 9



NOTE: CONNECT TO PC6 IN MODE 2.

KXTZ PARALLEL I/O

SHEET 7 OF 9

		• • • • • • • • • • • • • • • • • • • •	6 1 /	U- B	I CTMED !	1-CE D 3	-cs 1			ŧ	KYTS RKPO H		1-C7.R	3-D4 .L				
	Vertical location (A-D)		f line (Left, Ri		CTMER L24		-12.1			ĺ					1-C6.L	6-88 .R		
Lev.	55.11		trical (Input. Du	itput, Both)	GND TTL					1								
KEY:	\$5-V		plane pin (Pin)		KXT1 ADØ1 H		_r2 B K_r6	P 5-C9.P	5-03.P 5-	-DE-P					• • • • • • •			
	Fahanat ta Shaat	Horizontal loc			KATT HOUT H		-D4 .R 6-D7											
	Schematic Sheet	morizontal 100	Cation (1-6)		KXT1 AD82 H				5-03.R 5-	-D6.R								
4126		6-02 ( 6-02 (	C_DC 1		KATT HUGE IT		-D4 R 6-D7											
			0-0012		KXT1 AD83 H					-D3 .R					3-86 .L			
			3-04.0 4-05.8	6-87.R 7-03.D		5-D6 -R 5-		,			KXT4 IRQ4 H		1-A7 .R	4-87 .L				
					KXT1 AD84 H			.R 5-C6.R	5-C8.R 5-	-D3 .R	KXT4 PFAIL		1-87 .R	3-83 ·R	4-A7 .L			
						5-D6 .R 5					KXT4 RDMR H		3-83 .R	4-87 .L				
					KXT1 AD05 H	1-82 L 2	-C5.R 5-83	R 5-C6.R	5-C8 R 5-	-D3 .R	KXT4 READ H		4-C6 .L	7-88 R				
			2-D3.D 5-A2.D	5-C2.L 5-C2.L		5-D6 .R 5-	-D8 ,R			1	KXT4 READ L		3-C3.R	4-C6 .L	5-83 ·R	5-C3,R	5-C4,L	5-C7 .L
		5-01.L 5-01.L			KXT1 AD06 H	1-82 L 2	-C5.R 5-B3	R 5-C6.R	5-C8 R 5-	-D3 .R			5-04 .L	5-07 .L	6-D4 ,R	6-D7 •R		
+5VNCR		2-D7.D 3-C8.R	4-06.0 5-AB.R	5-C7.L 5-D1.L		5-06 .R 5	-D8 .R			1	KXT4 RSACK H	<b>+</b>	3-83 •R	4-A7 .L				
		5-01.L 5-01.L	5-07.L 6-85.D	7-D4 1D	KXT1 AD07 H	1-C2.L 2-	-C5 .R 5-83	.R 5-C6.R	5-C8,R 5-	-D3 .R	KXT4 SELG L		4-C6 .L	7-88 .R				
-12V		5-A8.R 6-A3.L	6-82.D 6-85.D			5-D6 .R 5-	-D8 .R			1								
8857 L		3-C6,L (AP2)	4-05.R (AP2)		KXT1 AD08 H	1-A2.L 2	-C5.R 5-B3	.R 5-C6.R	5-C8 R 5-	-D3 .R	KXT4 HLB L		4-C6 .L	5-83,R	6-D4 .R	6-D7 .R	7-87 <sub>1</sub> R	
BDAL 00	L	4-03.L (AU2)	4-07.R (AU2)	4-05 R (AU2)	·	5-06 .R 5-	-D8 .R			1		H						
BDAL 01	L	4-A5.R (AV2)	4-03.L (AV2)	4-C7.R (AV2)	KXT1 AD89 H	1-C5+F 5-	-C5.R 5-B3	R 5-C4.L	5-C7.L 5-	-D3 .R		٠						
BDAL 82	L	4-85.R (BE2)	4-C3.L (BE2)	4-C7.R (BE2)		5-04.L 5	-D7 .L					L						
BDAL 83	L	4-85.R (BF2)	4-03.L (BF2)		KXT1 AD10 H	1-C5 'F 5-	-C5.R 5-B3	.R 5-C4.L	5-C7.L 5-	-D3 .R		L						
BDAL 84	L	4-85 R (BH2)	4-03.L (BH2)			5-04.L 5	-D7 .L											
BDAL 05	L	4-05.R (BJ2)	4-03.L (BJ2)		KXT1 AD11 H			R 5-C4.L	5-C7.L 5-	-D3 •R								
BDAL 06	L	4-D3.L (BK2)	4-05.R (BK2)			5-04.L 5												
	L		4-D3.L (BL2)		KXT1 AD12 H													
	L		4-05.R (BM2)		KXT1 AD13 H			.R 5-C6.R	5-C8 R 5-	-D3 •R								
	L		4-05.R (BN2)			5-D6 R 5				l								
	L		4-C5.R (BP2)		KXT1 AD14 H					1								
	L		4-C5.R (BR2)		KXT1 AD15 H				5_80 P 7	-C3.B		H						
	Ļ		4-05.R (BS2)		KXT1 BCLR H													
	L		4-C5.R (BT2) 4-C5.R (BU2)		KXT1 CAS H				0 5/ 1/4	- "								
	L		4-05.R (BV2)		KXT1 CAS L					1	KXT7 PB2 H		7-82 L	7-C6.L				
	L		TOSIK (DIE)		KXT1 CBKRQ H						KXT7 PB3 H		7-B2 .L	7-C6 1L				
	L				KXT1 CPBRQST H						KXT7 PB4 H		7-82 L	7-C6,L				
			4-85,R (BA1)		KXT1 CRDL2 H	1-86 .L				1	KXT7 PB5 H		7-B2 .L	7-C6 .L				
	•••••		4-C7,R (AH2)	4-05 R (AH2)	KXT1 CXDL1 H	1-86 L				1	KXT7 PB6 H		7-B2 .L	7-06 L				
					KXT1 CXDL2 H	1-A6.L				1	KXT7 PB7 H		7-B2 .L	7-D6 L				
BOMGO L		3-C4.L (AS2)	4-A5.R (A52)		KXT1 HTRP L	1-05.L				1	KXT7 PBRQST	Η	1-A7 .R	7-D2 .L				
BOMR L	• • • • • • • • • • • • • • • • • • • •	4-85 (AN1)	4-87 R (AN1)		KXT1 LBS7 H	1-C2 .L 2-	-C5 .R			1	KXT7 PC8 H		7-C5 .R	7-C6 .L				
BDOUT L		3-84.L (AE2)	4-85.R (AE2)	4-C7.R (AE2)	KXT1 PI H	1-A6 .R 1	-D4 .L 3-B3	∙R		1		••••••						
BEVNT L		3-C6+L (BR1)	4-05.R (BR1)		KXT1 PI L	1-A5.L				1								
BHALT L		3-06 L (AP1)	4-85.R (AP1)		KXT1 RAS L					- 1		• • • • • • • • • • • • • • • • • • • •						
BIAKO L		3-86,L (AN2)	4-A5,R (AN2)		KXT1 RSYNC L					1		••••••						
BINIT L		3-86 L (AT2)	4-85.R (AT2)		KXT1 SELØ H			_		1								
BIRG 4 L	L	4-85.R (AL2)	4-87.R (AL2)		KXT1 SEL1 H			∙R		1		••••••						
BPOK H .		4-A7 (R (BB1)	4-85.R (881)		KXT1 TBS7 H							•••••••						
BREF L .	•••••	4-85 (R (AR1)			KXT1 TCOUT H					1								
BRPLY L	·····	3-06.L (AF2)	4-D5.R (AF2)	4-D6 L (AF2)	KXT2 BKAK L					1								
	•••••		4-05.R (BN1)		KXT2 CSDLØ L					1								
	1 Н				KXT2 CSDL1 L													
	2 H				KXT2 CSKTA L													
	3 H				KXT2 CSKTB L					1								
	† #				KXT2 CSPL L			.P										
	5 H				KXT2 CSRAM L					1								
	ы Н				KXT2 EVNTAK L			•		I								
	7 Н		4-D5.R (AJ2)		KXT2 PAAK L													
			4-07.R (AK2)	4-05,R (AK2)	KXT2 PBAK L					ł								
			. UT IN THRE!	. Pain anne	KXT2 SCLK H													
CUIRE					1					1						SHEET 8	OF 9	

PAJ7 H	7-A6 L	7-85 R					ı
PBJ0 H	7-A2 .R	7-86 .L					
PBJ1 H	7-A6.L	7-82 .R					
PBJ2 H	7-A6 1L	7-82 .R					l
PBJ3 H	7-86 L	7-82 .R	,				
PBJ4 H	7-A7 ,R	7-82 .R				-	
PBJ5 H	7-A7 .R	7-82 .R				-	
PBJ6 H	7-A7 .R	7-82 R					
PBJ7 H	7-82 .R	7-87 .R				-	
PCJ4 H	7-87 R	7-05 R					
PCJ6 H	7-87 R	7-05 R				•	
PUP L	1-C5 (R	3-C2 'F				1.1	
R/WHB H	1-04 .L	3-B3.R				-	
R/HLB H	1-04.L	3-83 R				-	
RDATIN H	6-86 R	5 55 1					
RDATEN H	6-83 R						
RDL1 H	1-A7 .R	2-C6 •F	6-C6,L				
RDL2 H	1-A7,R	5-C9 'F	6-C3.L				
READY H	1-C5.R	3-C2.L	0-0310				
RHLB H	3-C2+L	4-A4,R					
RLB H	3-C5 'F	4-C4.R					
			2-C7 B			-	
SFTGND L	1-A3.R	1-A7 ,R	2-C7 1R				
TCLK L	1-05.8	3-C5+F	E-02 I	, E-CC B	E-CO D	C 82 1	
TDAL 00 H	1-D5 R	4-C4,R	2-85 IL	7-66 1K	5-C8 •R	6-D31L	
	6-06 tL	7-C7.R					
TDAL 81 H	1-A3.R	1-05 R		5-82 1L	5-C6 .R	5-C8 •R	
	6-03.L	6-D6 L	7-C7 .R				
TDAL 82 H	1-83 .R		4-64 P	5-82 ·L	5-C6 .R	5-C8+R	
	6-D3,L	6-D6,L	7-C7 •R				
TDAL 03 H	1-A3,R	1-D5 .R	4-C4 •R	5-82 ,L	5-C4.L	5-C7 .L	
	6-D3,L	6-06 +L	7-C7 ,R				
TDAL 84 H	1-B3,R	1-D5 .R	4-C4 •R	5-82 ·L	5-C4 .L	5-E7 1L	
	6-03.L	6-06 .L	7-C7 •R				
TDAL 85 H	1-B3,R	1-D5 .R	4-D4 •R	5-82 .L	5-C4 .L	5-C7 .L	
	6-D3,L	6-06 L	7-C7 •R				
TDAL 96 H	1-83.R	1-05 .R	4-D4 ,R	5-82 .L	5-C4 .L	5-C7 .L	
	6-D3 'F	6-06 L	7-C7 ,R				
TDAL 87 H	1-C3.R	1-05 .R	4-D4 •R	2-85 'F	5-C4 .L	5-C7.L	
	6-03,L	6-06 L	7-C7,R			-	
TDAL 98 H	1-A3,R	1-05 .R	1-06 L	2-C7 .R	4-84 •R	5-D2 1L	
	5-06 .R	5-08 .R	6-D3.L	6-D6 .L		-	
TDAL 89 H	1-C3,R	1-05.R	2-C7,R	4-84 ,R	5-D2 .L	5-06 .R	
	5-D8 .R	6-03.L	6-06 .L				
TDAL 18 H	1-C3,R	1-05.R	2-C7,R	4-84 •R	5-C2 L	5-06 .R	
	5-08 .R	6-03.L	6-06 L				
TDAL 11 H	1-C3.R	1-C5 .R	1-C6 .L	2-C7 .R	4-84 .R	5-C2 .L	
	5-04 .L	5-07 L	6-03.L	6-D6 .L		-	
TDAL 12 H	1-A3.R	1-05.R	3-C3,R	4-84 .R	5-C2.L	5-04 L	
		6-03.L					
TDAL 13 H	1-C3.R	1-C5.R	1-06 .L	4-84 ,R	5-C2.L	5-04 .L	
		6-C3.L					
TDAL 14 H				4-83 .R	5-C2 .L	5-04 .L	
	5-07.L					,	
TDAL 15 H				4-84 .R	5-C2 .L	5-04 .L	ı
	5-07 L		6-C6 L				
TDIN H			2 2012				
	3-C2 ·L						
TEVNT H							
THALT H		3 25 12					
	3-86 ·R	3-03.1					
TSYNC H	3-86 'K	3-C5 'F					ŀ

7.R 2-C	6.L 6-C6.L
17.R 2-C	6.L 6-C3.L
2.L 4-A	4 .R
2.L 4-C	+,R
	2.L 4-A

# APPENDIX G GLOSSARY

AD01-AD15 - A 15-bit on-board address bus used to address memory and peripheral devices. Generated by two 8-bit latches that are loaded from the TDAL bus. See also BBS7.

AIO-AI7 - Input lines used by the microprocessor for interrupts and DMA requests.

ASPI - Microprocessor transaction that allows the microprocessor to recognize and accept pending interrupts or DMA requests.

Autobaud - Self-adjusting baud rates for SLU1 only. Implemented by firmware in the optional Macro-ODT ROM.

BBS7 - LSI-11 bus signal indicating that the device addressed is in the I/O page.

BDAL 0-15 - Multiplexed data and address lines of the LSI-11 bus connected through the backplane.

**BDCOK** – LSI-11 bus signal that goes high 3 ms after dc power is applied and goes low 4 ms after ac power is removed.

BDIN - LSI-11 bus data input strobe.

**BDMGI** – LSI-11 bus signal from the BDMGO bus pin. It enters each module on the BDMGI pin and exits on the BDMGO pin. It represents the bus grant for a DMA transaction.

BDMGO - See BDMGI.

BDMR - DMA request signal from the LSI-11 bus.

**BDOUT** – LSI-11 bus data output strobe.

**BEVNT** - LSI-11 bus signal used to generate REVNT. Can be used to initiate an interrupt.

BHALT - LSI-11 bus halt signal used for a priority 7 interrupt that vectors through location 140.

**BINIT** - LSI-11 bus signal used to initialize all the devices on the bus.

**BIRQ4** – LSI-11 bus, level 4 priority interrupt request that is used to initiate the internal IRQ4 signal.

**BKRO** - Internal control signal initiated by BHALT or BREAK detect from terminal.

BPOK - LSI-11 bus signal that goes high 70 ms after BDCOK and goes low when ac power is lost.

BREAK – Initiated by pressing the BREAK key. Causes the transmission line to the SLU to be forced to the space state (logical zero). This condition is sensed by SLU1 and causes the SBC-11/21 PLUS to generate BKRQ that can be used for interrupts.

BRPLY - Slave's acknowledge of an LSI-11 bus cycle.

**BSACK** - Acknowledges receipt of a DMA grant signal.

BSYNC - LSI-11 bus cycle control signal.

**BWTBT** - LSI-11 bus write byte control signal.

CAS - An output from the microprocessor that acts as data strobe. Used for the read/write, DMA, and ASPI transactions.

Condition codes - The least significant four bits of the processor status word that monitor the results of the last instruction executed.

Configuration - Allows the user to select optional features of the module by inserting jumper wires.

Control and status register (CSR) – Internal register in an I/O interface that allows the program to control and monitor the operation of that interface.

Control word - The data contained in the control register of the parallel I/O chip that determines the configuration of the parallel I/O interface.

**COUT** – An output from the microprocessor clock that is asserted once during each microcycle.

CSKTA - The RAM/ROM socket set A chip select strobe.

**CSKTB** - The RAM/ROM socket set B chip select strobe.

**CTMER** - Time-out interrupt that has the same effect as HALT.

Cycle slip - This condition exists when the READY input is pulsed while RAS is asserted. It causes the microprocessor to be idle, and no transactions occur.

**DATI** – LSI-11 bus transaction that transfers sixteen bits of data from the slave to the master.

**DATO** – LSI-11 bus transaction that transfers sixteen bits of data from the master to the slave.

**DATO(B)** – LSI-11 bus transaction that transfers eight bits of data from the master to the slave.

**DMA** – Direct memory access for transferring blocks of data without program intervention.

**DMA transaction** – A microprocessor transaction during which the microprocessor gives up bus mastership to another device for direct transfer of memory data.

EIA RS-232C - Electronics Industries Association serial line interface standard.

EIA RS-423 - Electronics Industries Association serial line interface standard.

**Fetch/read** – Microprocessor transaction that transfers data from memory or I/O into the microprocessor. The data may be an instruction (fetch) or an operand (read).

Firmware - The programs that reside in the PROM or ROM hardware.

**FPLA** - Field programmable logic array. Used to decode memory addresses.

**HALT** – The highest priority interrupt. Causes the microprocessor to go to the restart address and loads the PSW with 340.

Handshaking protocol - The series of events used to establish data transfers.

IAK - Microprocessor transaction to acknowledge an interrupt and secure a vector from an on-board location or from the LSI-11 bus.

Interrupts - Interruption of the normal program execution to service an external request.

**Interrupt protocol** – Signal sequence required to initiate and service interrupts.

**Interrupt vector** – The location in which the address of the interrupt service routine is stored.

IRQ4 - See BIRQ4

KXT11-A2 - See Macro-ODT.

KXT11-A5 - See Macro-ODT.

LSI-11 bus - An asynchronous bus that provides interconnections for LSI-11 type modules.

Macro-ODT - The KXT11-A5 and KXT11-A2 optional firmware for the SBC-11/21 PLUS.

Maskable - A priority level that can be inhibited by loading the PSW with a higher priority code.

Memory mapping - Creating regions of memory via jumper configurations to determine the on-board portions and the LSI-11 bus portions of memory.

Microcycle - The time necessary to execute one microinstruction. A transaction may use three or four microcycles.

**Mode register** – An internal microprocessor register used to define the start and restart addresses.

Nibble – The upper or lower half of a byte that consists of four bits.

Nonmaskable - A priority level that is higher than the level selectable by the PSW.

**NOP** – A transaction that produces no useful output. It is used to introduce a delay or wait period.

Parallel I/O - Parallel data interface.

**Parallel I/O handshaking** – Control signals used to establish parallel data transfers.

PARQST - Parallel I/O port A interrupt request.

**PBROST** - Parallel I/O port B interrupt request.

PI (priority in) - A microprocessor output signal used to strobe interrupt and DMA requests into the microprocessor.

Power fail (PFAIL) - A nonmaskable interrupt caused by a power failure that causes the microprocessor to vector through location 24 to the power fail routine.

Priority - Bits 5-7 of the PSW. Used to define the priority level of the microprocessor.

PSW register - A microprocessor register that contains the processor status word (PSW).

**PUP** – An input to the microprocessor that controls the power-up sequence. When it is switched from high to low, the microprocessor power-up sequence is initiated.

**RAM** - Random access memory defined as read/write memory.

RAS - Microprocessor output used as an address strobe in read/write, IAK, and DMA transactions.

RCSR - Serial line receiver control status register.

RDBR - Serial line receiver data buffer register.

**RDL1** – Serial line receiver number 1 interrupt signal.

RDL2 - Serial line receiver number 2 interrupt signal.

**READY** - Input to the microprocessor that causes cycle slips when pulsed.

**Restart address** – Jumper-selectable address that the microprocessor jumps to when executing a HALT interrupt.

**REVNT** - See BEVNT.

**ROM** - Read only memory that cannot be written into.

**R/-WHB** - A microprocessor output that is low for high byte write transactions and high for read transactions.

R/-WLB - A microprocessor output that is low for low byte write transactions and high for read transactions.

RTI - Return from interrupt instruction.

SEL0/SEL1 - Microprocessor outputs used to define the transaction being performed.

Serial I/O - Asynchronous serial line units for the transfer of serial data. SLU1 and SLU2 are two such units used in the SBC-11/21 PLUS.

Slew rate resistor - A resistor installed on the module that is compatible with the baud rate selected.

Split speed – A process that sends data at one baud rate and receives data at a different baud rate. SBC-11/21 PLUS does not support split speed operation.

Spurious halts - Halt conditions that are not programmed or introduced from an error condition.

Stack pointer - The register that contains the address of the last word stored on the stack.

Start address - A jumper-selectable address that the microprocessor goes to during power-up.

TCSR - Serial line transmitter control status register.

TDAL 0-15 - Internal on-board bus used for multiplexed data and address lines. See BDAL 0-15.

TDBR - Serial line transmitter data buffer register.

Trace bit - Bit 4 of the PSW that causes a trap to location 14.

**Transaction** – A sequence of microcycles used to complete a designated microprocessor function such as read, write, ASPI, or IAK.

Tri-state - A high impedance condition of the bus lines.

**Vector address** – Memory location the microprocessor accesses for the address of the interrupt service routine during an interrupt.

Wait state - A condition during which the microprocessor performs no useful transactions while waiting for a response or data.

Wake-up circuit - Holds BDCOK negated for 70 ms after dc power has been applied.

	8	
		,
•		

#### H.1 INTRODUCTION

This appendix is primarily for a current user of the SBC-11/21 who is either considering or in the process of using the SBC-11/21 PLUS, instead of the SBC-11/21.

#### H.2 OVERVIEW

SBC-11/21 PLUS is an enhanced SBC-11/21. The differences between SBC-11/21 and SBC-11/21 PLUS are as follows:

- 1. On-board RAM. SBC-11/21 PLUS is shipped with 16Kb of SRAM, increased from the 4Kb shipped with the SBC-11/21.
- 2. In order to make use of the additional RAM on the SBC-11/21 PLUS, new memory maps are used selected by the FPLA located in socket XE41. (See Figure 1-1.)
- 3. Two of the new maps make provision for the Macro-ODT ROMs sold as option KXT11-A5. These now reside in memory from octal 164000 to 174000.
- 4. If the KXT11-A5 option is installed in socket set A and the FPLA shipped with the SBC-11/21 PLUS (installed in socket XE41) is used, then the SBC is configured for the SBC-11/21 PLUS mode. If the KXT11-A2 option is installed in socket set A and the optional FPLA (option 23-77C6-00) is installed in socket XE41 (see Figure 1-1), then the SBC is configured for the SBC-11/21 mode. This enables the user to operate the SBC-11/21 PLUS with the same memory maps as the SBC-11/21, but restricts its operation to the same amount of on-board memory and the same storage devices as the SBC-11/21.
- 5. Additional mass storage devices are supported on the SBC-11/21 PLUS with the KXT11-A5 option. RL01/RL02 and RD51/RX50 in addition to TU58 and RX01/RX02 mass storage devices.
- 6. The non-JEDEC pinout memories are no longer supported on SBC-11/21 PLUS. Not used on the SBC-11/21 PLUS are 1K × 8 memory chips.
- 7. Up to 16Kb of additional SRAM may now be plugged into socket set B.
- 8. A number of changes have been made to the wirewrap pins. They have been simplified where possible, with provision made for some larger memory devices.

#### H.3 OPTIONAL FPLA


The SBC-11/21 PLUS is shipped containing an FPLA in socket XE41. This creates the four memory maps shown in Figure 2-7. It maps in the memory devices (16Kb) designated E33 and E40. The coding for this FPLA is found in Table H-1, and may be contained in a device such as the Signetics 82S100. If the

Table H-1 FPLA Code for the SBC-11/21 PLUS

	111111 5432109876543210	*A LLLLHLLL
*P 00 *I *P 01 *I *P 02 *I *P 03 *I *P 04 *I	-HHHHHHHL -HHHHHHHLHHHHHHHHHHLHLHLHHHHHHHLHL-	*F A *FA *FA *FA
*P 05 *I *P 06 *I *P 07 *I *P 08 *I	-H-HHHHHHLL -H-LHHHHHL -HLHHHH	*FA *FA *FA
*P 09 *I *P 10 *I *P 11 *I *P 12 *I *P 13 *I	-HHHHHHHLLH -HLHHHHHLLHL- -H-HHHHHLLL -H-LHHHHLL	*FA. *FA. *FA. *FA.
*P 14 *I *P 15 *I *P 16 *I *P 17 *I *P 18 *I	-H-HLHHHLH -H-LLHHHLHL -HLLHHHLHLH- -HLLLHHHLHLL-	*FA *FA *FA *FA
*P 19 *I *P 20 *I *P 21 *I *P 22 *I *P 23 *I	-HLHHHLL -HLHH -LHHH -HHL	*FA *FA *F .A
*P 24 *I *P 25 *I *P 26 *I *P 27 *I	-HLHL -HLH -HLL LLHHLL	*F .AA *FA *F A
*P 28 *I *P 29 *I *P 30 *I *P 31 *I *P 32 *I	-LHHLH HLL LLLHL LLH HLLHL	*FA *FA *F AA *FA
*P 33 *I *P 34 *I *P 35 *I *P 36 *I *P 37 *I	HLH LLL LLH HLL HLH	*F .A *F .A *F .AA *F AA
*P 38 *I *P 39 *I *P 40 *I *P 41 *I *P 42 *I	HLHLH HLHLLL HLHHLHLL HLLHHLHHL	*F A *F A *F A *F A
*P 43 *I *P 44 *I *P 45 *I *P 46 *I *P 47 *I	HLHHHLHHLL HLLHHHLHHHL HLHHHHLHHHL	*F A *F A *F A *FA

user wishes to support the memory maps which are provided on the SBC-11/21 (Figure H-1), then either option 23-77C6-00 may be purchased from Digital or the FPLA code in Table H-2 may be coded into an 82S100. If this mapping scheme is used then it should be noted that only 4Kb of the on-board memory will be available to the user.

Additional mapping schemes are possible but not supported by Digital.



### NOTES:

- 1. THIS SECTION CONTAINS THE LOCAL I/O ADDRESSES FOR THE SLUS AND PPI. ALL UNASSIGNED ADDRESSES ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.
- 2. ADDRESSES 177777 177600 IN MAPS 0 AND 2 ARE RAM SCRATCHPAD LOCATIONS USED BY MACRO-ODT.
- 3. ADDRESSES 77777 77600 IN MAP 2 ARE ALLOCATED TO THE LSI-11 BUS.

MR-12140

Figure H-1 SBC-11/21 PLUS Memory Maps

Table H-2 Option 23-77C6-00 FPLA Code

			111111		LLLLLLL
			5432109876543210		
*p	0.0	* I	-ннннннн	*F	A
*p	01	* I	-HHHHHHHHLHH-	*F	A
*p	0.2	* I	-HHHHHHHHLHL-	*F	A.A
*p	03	* I	-HLHHHHHHLH	*F	A
*p	04	* T	-H-HHHHHHLL	*F	A
*p	05	* T	-H-LHHHHHL	*F	A
*p	06	* I	-нгийнн	*F	A
*P	07	*I	-HHHHHLH	*F	A
*P	0.8	* I	-HHHHHHHLLH	*F	A
*p	09	*I	-HLHHHHHLLHH-	*F	A
*P	10	* I	-HLHHHHHLLHL-	*F	A.A.
*p	11	* I	-H-HHHHHLLL	*F	A
*p	12	* I	-H-LHHHHLL	*F	A
*P	13	* I	-H-HLHHHLH	*F	A
*p	14	* I	-H-LLHHHLHH	*F	A
*p	15	* I	-HHLLHHHLHL	*F	A
*p	16	* I	-HLLLHHHLHLH-	*F	A
*p	17	*I	-HLLLHHHLHLL-	*F	AA
*P	18	* T	-HLHHHLL	*F	A
*p	19	* I	-HLHH	*F	A
*p	20	*I	LHL	*F	.AAA
*p	21	* I	HHHL	*F	A
*P	22	*I	LHH	*F	A
*p	23	*I	-HLH	*F	AA
*p	24	* I	-HHLL	*F	AA
*p	25	* I	-HLLLH	*F	AA
*p	26	* I	-HHLLLL	*F	AA
*P	27	*Ī	-HLLLLLH	*F	AA
*p	28	* I	-H-HLLLLLL	*F	AA
*p	29	* I	-H-LLLLLLLH	*F	AA
*p	30	* I	-HHLLLLLLLL	*F	AA
*p	31	* I	-HLLLLLLLLLH-	*F	AA
*p	32	* T	-HLLLLLLLLLL-	*F	A
*p	33	* I	-LHHL	*F	A
*p	34	* I	-LLHH	*F	A
*p	35	* I	-LLHL	*F	A
*p	36	*1	LLHL	ન*	
*P	37	*I	HLL	*F	A
*p	38	*I	HLHLH	*F	λ λ
*P	39	*I		*F	.AA
*P	40	*I	HLH	*F	AA
*p	41	*I	HLLLHL	*F	
*P	41	*I	LLH	*F	.AA
*P	42	*I	HLLLLL	^ F	A
*P	43	*I	LLHLLLH	^r *F	AA
*P	44			*F	.AA
*P	46	*I	LLLLLLH -LLLLLHHHLLLLL-		AA
*p	46	* I		*F	A
~ P	4/	*I	-L LННН	*F	AA

#### H.4 MEMORY MAPS

The memory maps used in the SBC-11/21 PLUS are shown in Figure 2-7. These are replaced by those found in Figure H-1 if the optional FPLA (option 23-77C6-00) is used.

#### H.5 KXT11-A2 AND KXT11-A5 MACRO-ODT ROMS

If the user wishes to use the SBC-11/21 PLUS memory maps and desires to have the capability of using either RL01/RL02 or RD51/RX50 storage devices in the system, then the KXT11-A5 optional ROMs should be used. The ROMs are mapped in addresses 164000 to 173776 (octal) when using either map 0 or map 2. The code resides in two  $2K \times 8$  memory chips. It is important to note that the code for addresses 164000 to 167776 is contained in the UPPER address space of the chip, and the code for addresses 170000 to 173776 is contained in the LOWER address space of the chip.

For those users who wish to maintain the SBC-11/21 memory maps and who do not wish to use either the RL01/RL02 or the RD51/RX50 storage devices, the KXT11-A2 ROMs should be used. The ROMs are mapped in addresses 170000 to 173776 (octal) when using map 0.

For detailed configuration help, consult either the KXT11-AB SBC-11/21 PLUS Configuration Guide or Chapter 2 of this manual.

#### H.6 MEMORY DEVICES SUPPORTED

Devices now supported by the SBC-11/21 PLUS are listed in Tables 2-10 and 2-11. The non-JEDEC standard pinout memories as well as all  $1K \times 8$  chips are no longer usable with the SBC-11/21, when configured in any mode.

Devices no longer supported on Tables 2-10 and 2-11 are:

Socket set A:

C	D	D.	$\cap$	M
C.	r.	7	v	Ms

INTEL	2758	$1K \times 8$
TI	TMS2508	$1K \times 8$
TI	TMS2564	$8K \times 8$
PROMs		
INTEL	3628	$1K \times 8$
SIGNETICS	82LS181	$1K \times 8$
Socket set B:		
<b>EPROMs</b>		
INTEL	2758	$1K \times 8$
TI	TMS2508	$1K \times 8$
TI	TMS2564	8K × 8

#### **PROMs**

INTEL 3628  $1K \times 8$ SIGNETICS 82LS181  $1K \times 8$ 

This applies when the SBC-11/21 PLUS is used in either SBC-11/21 PLUS or SBC-11/21. Examples of memories supported by SBC-11/21 PLUS are found on Tables 2-10 and 2-11.

## H.7 WIREWRAP CONFIGURATION COMPARISONS

In total, there are four fewer wirewrap pins on SBC-11/21 PLUS than on SBC-11/21. While eighteen of the functionality pins have been removed, seven have been added to accommodate additional memory chips and seven ground or power pins have been added. Some of the functionality pins were incorporated within the Gate Array (E20) and thus are unreachable.

Table H-3 lists the functional equivalent pins for the SBC-11/21 PLUS as compared to the SBC-11/21.

Those posts on SBC-11/21 that are no longer available are:

Clock system input M<sub>2</sub> M9 -IAK output M10 -CTMER interrupt request input Clock osc. output M11 TMER (timeout error) output M14 READ H strobe M31 Socket set A, high and low byte, pin 2 M43 Socket set A, high and low byte, pin 22 M60 M38 Socket set A, high and low byte, pin 20 Sockets A and B, high and low byte, pin 21 M47 M41 Socket set A, chip select (-CSKTA) Address line 11 M45 Socket set B, chip select (-CSKTB) M34 Socket set B, high and low byte, pin 2 M42 Socket set B, high and low byte, pin 22 M62 M32 Socket set B, high and low byte, pin 20 M36 Address line 13 M64 Read strobe (-READ)

#### H.8 RT-11 ON SBC-11/21 PLUS

The SBC-11/21 PLUS supports RT-11 V5.1, and supports either the RT-11(SJ) or the RT-11(FB) monitor. Additionally, SBC-11/21 PLUS when operated in SBC-11/21 mode can also run RT-11(FB).

## H.8.1 SBC-11/21 PLUS and RT-11(SJ) (SBC-11/21 PLUS mode)

The SBC-11/21 PLUS should be configured with socket set B containing  $8K \times 8$  SRAMs. Memory map 2 is normally used so that on-board memory is mapped in between 0 and 100000 (octal). If more than 16Kb of memory is desired when running RT-11(SJ) then map 0 may be used as for the FB monitor below. The KXT11-A5 option should be plugged into socket set A to support RT-11. In this arrangement SBC-11/21 PLUS can boot from RX01/RX02, TU58, RL01/RL02 or RD51/RX50.

## H.8.2 SBC-11/21 PLUS with RT-11(FB) (SBC-11/21 PLUS mode)

The SBC-11/21 PLUS should be configured with socket set B containing  $8K \times 8$  SRAMs for a full 56Kb RT-11(FB) system. Memory map 0 is required. The KXT11-A5 option should be plugged into socket set A. In this arrangement SBC-11/21 PLUS can boot from RX01/RX02, TU58, RL01/RL02 or RD51/RX50. A Q-Bus memory board must be resident on the Q-Bus mapped into the memory space 0 to 100000 (octal).

## H.8.3 SBC-11/21 PLUS with RT-11(FB) (SBC-11/21 mode)

The optional FPLA (21-77C6-00) should be inserted in the socket XE41. This, along with the KXT11-A2 option in socket set A will put the SBC-11/21 PLUS into the SBC-11/21 mode. Memory map 0 should be selected and socket set B is unused. There must be a minimum of 56Kb of memory on a memory module plugged into the Q-Bus and mapped into the space 0 to 160000. In this set-up the SBC-11/21 PLUS will emulate an SBC-11/21 in that the SBC-11/21 memory maps will be available. The amount of memory on-board the SBC-11/21 maps in will also be the same; i.e. only 4Kb of the on-board 16Kb of RAM available is utilized.

## H.9 SBC-11/21 PLUS AND MICROPOWER/PASCAL

SBC-11/21 PLUS supports Micropower/Pascal V1.5. A current application built under V1.4 or earlier for running on SBC-11/21 will NOT run as is. In order to run an existing or new application on SBC-11/21 PLUS, it must be built under Version 1.5. When building, the only difference between SBC-11/21 PLUS and SBC-11/21 is that it is necessary to specify "PROCESSOR type=T-11+" in the configuration file. Note that the KXT11 macro options are unchanged. If T-11 is selected as the processor type, the application will get built for running on either an SBC-11/21 or an SBC-11/21 PLUS operating in SBC-11/21 mode. (See the definition of SBC-11/21 and SBC-11/21 PLUS modes in Section H.3.)


Table H-3 Functional Equivalent Pins (Cont)

		Appendix F Schematic	у
SBC-11/21 PLUS	SBC-11/21	Sheet Number	Description
M1	M1	5	System +5 V power (+5 VNCR)
M2	M3	2	System GND
M3	M12	2	High logic level (+3 Vdc)
M4	M4	3	Wake-up circuit diode, anode side
M5	M5	3	Receive side of BHALT line transceiver
M6	M6	3	Wake up circuit diode, cathode side (+5 VNCR)
M7	M7	5	Socket set A, high and low byte, pin 26
M8	M8	3	BREAK request clock line
M9	M18	6	High logic level (+3 Vdc)
M10	N/A	5	Address line 14
M11	M24	6	System GND
M12	N/A	5	High logic level (+5 VNCR)
M13	N/A	5	Socket set B, high and low byte, pin 1
M14	N/A	5	Socket set A, high and low byte, pin 1
M15	M15	5	+5 Vdc power distribution to support static RAM
M16	M16	5	Battery backup +5 Vdc power source
M17	M17	6	Serial line unit (SLU) 1 BREAK detect, inter- rupt request output
M18	M50	2	High logic level (+3 Vdc)
M19	M19	6	60 Hz real-time clock output
M20	M20	3	Transmit side of BHALT line transceiver
M21	M21	2	Memory map select (MSB)
M22	M22	1	Start address control (TDAL 15)
M23	M23	6 .	Transmit side of BEVNT line transceiver
M24	M24	5	System GND
M25	M25	2	Memory map select (LSB)
M26	M26	1	Start address control (TDAL 14)
M27	M27	6	50 Hz real-time clock output
M28	M28	6	800 Hz real-time clock output
M29	M29	1	System GND
M30	M30	1	Start address control (TDAL 13)
M31	M51	3	System GND
M32	M55	1	System GND
M33	M33	5	Socket set B, high byte, pin 27
M34	N/A	5	High logic level (+5 VCR)
M35	M35	5	Socket set B, low byte, pin 23

Table H-3 Functional Equivalent Pins (Cont)

SBC-11/21 PLUS	SBC-11/21	Appendix F Schematic Sheet Number	Description
M36	N/A	5	High logic level (+5 VNCR)
M37	M37	5	Socket set A, low byte, pin 27
M39	M39	5	Socket set A, high byte, pin 27
M40	M40	5	Socket set A, low byte, pin 23
M41	N/A	5	High logic level (+5 VCR)
M42	N/A	5	Address line 15
M44	M44	5	Address line 12
M46	M46	5	High logic level for PROMs (+5 VNCR)
M48	M48	5	Socket set B, low byte, pin 27
M49	M49	7	Port B buffer direction control
M50	M50	2	High logic level (+3 Vdc)
M51	M51	7	System GND
M52	M52	7	Port A buffer direction control
M53	M53	7	Port C buffered output, to J3, pin 7
M54	M54	7	Port C PC6 output (8255A-5 pin 11)
M55	M55	5	System GND
M56	M56	5	High byte write strobe (-WHB)
M57	M57	5	Low byte write strobe (-WLB)
M58	M58	7	Port C PC4 output (8255A-5 pin 13)
M59	N/A	5	Socket set B, high and low byte, pin 28
M61	M61	5	Socket set A, high byte, pin 23
M63	M63	5	Socket set B, high byte, pin 23
M64	N/A	5	RAM, high and low byte, pin 26
M65	M65	7	Port C buffered output, to J3 pin 5
M66	N/A	5	Socket set B, high and low byte, pin 26
M74	M13	1	HALT request line

N/A means no longer available on the SBC-11/21 PLUS.



# **INDEX**

<b>A</b>	C
AD01-AD15, 8-21	CAS, 8-5
Addressing modes, 7-1	Clock, 8-28
A10-07, 8-15	Clock control, 8-29
Architecture, 5-1	Condition codes, 7-28
ASPI, 8-8	Configuration, 2-3, 2-5
Autobaud, 6-1	Control register, 6-22
	Control word, 6-22, 6-23
8	COUT, 8-6
	CSKTA, 8-21
Backplane, 2-22	CSKTB, 8-21
BBS7, 9-4, 9-20	CTMER, 2-8, 5-5
BCLR, 8-6, 8-25	Cycle slip, 8-33
BDCOK, 8-28, 9-17	
BDIN, 9-19	D
BDMGI, 9-8, 9-20	
BDMGO, 9-10, 9-20	Data transfer, 9-3
BDMR, 8-29, 9-17	DATI, 9-5
BDOUT, 8-32, 9-18	DATO, 9-8
BEVNT, 2-11, 5-5, 9-18	DATOB, 9-8
BHALT, 2-9, 5-5, 9-17	Deferred addressing, 7-14
BINIT, 9-20	Direct addressing, 7-4
BIRQ4, 2-11, 5-5, 9-19	DMA, 5-4, 8-29, 9-8
BKRQ, 2-11, 5-5	DMA bus master, 9-8
Bootstrap, 4-6	DMA transaction, 9-8
BPOK, 8-28, 9-17	Double operand address, 7-41
BREAK, 6-1	
BRPLY, 9-19	E
BSACK, 9-18	
BSYNC, 9-19	<sup>6</sup> EIA RS-232C, 2-25
Bus control, 8-33	EIA RS-423, 2-25
Bus cycle, 9-3	en e
Bus signals, 9-1, 9-3	F
BWTBT, 8-31, 9-19	
Byte, 7-25, 8-23, 8-31	Fetch/read, 8-6
	Firmware, 4-1
	FPLA, 8-21
	Framing error, 6-5
	Functional block diagram, 8-2, 8-3

Start address, 2-8

Status register, 5-1

0

Overrun error, 6-4

# T

TCSR, 6-3 TDAL, 8-1 TDBR, 6-3 Terminal problems, 4-9 TMER, 8-33 TSYNC, 8-31 Transactions, 8-6 Transmitter interrupt enable, 6-5 Tristate, 8-8

## U

Unsupported options, 3-6

# V

Vector address, 5-4 Verification procedure, 2-28

## $\mathbf{W}$

Wake-up circuit, 8-27 Write transaction, 8-8

## X

XDL1, 5-5, 8-15, 8-23 XDL2, 5-5, 8-15, 8-23 XTL0/XTL1, 8-28