

Title: An Instruction Set for the 18-bit PDP-K

Author(s): Ad van de Goor

Index Keys: Instruction Set  
Op Code  
Data Types

Distribution  
Keys:

Revision: None

Obsolete: None

Date: February 20, 1970

## 1.0 Introduction

An instruction set for an 18-bit computer<sup>1</sup> is proposed. It combines the best features of the PDP-11's architecture and the PDP-10's instruction set.


For several reasons, an 18-bit computer was considered superior; it solves both the op code and address space problems of a 16-bit computer. In addition, it is a better data base in two important areas. Pulse Height Analysis (PHA) programs have proven the need for 18 bits. Also, the 36-bit floating-point representation has much wider acceptance, due to its superiority of 32-bit formats.

---

<sup>1</sup>i.e., a computer with a word length of 18 bits.


## 2.0 Instruction Format and Terminology

The instruction format of most binary (two address) instructions is shown below. It resembles that of the PDP-11 and has three fields



<u>Field</u>	<u>Description</u>
OC:	Operation Code Specifies the binary instruction.
S:	Source Specifies the Effective Address (EA) of the source.
D:	Destination Specifies the Effective Address (EA) of the destination.

The formats of the S and D fields are identical and shown below.




<u>Field</u>	<u>Description</u>
R:	Register Denotes 1 out of 8 general registers.
M:	Mode Specifies the addressing mode in a similar way to those for the PDP-11. <sup>1</sup>

<sup>1</sup>See PDP-11 Handbook.

0:	R	; R contains data
1:	@R	; R contains address of data <sup>1</sup>
2:	@(R)+	; Autoincrement, defer
3:	@A(R)	; Index, defer
4:	(R)+	; Autoincrement
5:	-(R)	; Autodecrement
6:	@-(R)	; Autodecrement, defer
7:	A(R)	; Index

The address as computed from the R and M fields is called the Effective Address "EA". When  $M=0$ , this is from 0 to 7. The location of the memory cell<sup>2</sup> actually addressed is called the Effective Location "EL". For most binary instructions,  $EL=EA$ , i.e., the effective location = the effective address.

In some instructions, the S or D field denotes an integer number; for example, to specify the number of shifts in a shift instruction. The format is as follows:



<sup>1</sup>"@" is used as the "indirect" symbol.

<sup>2</sup>A register is also considered "memory".

<u>Field</u>	<u>Description</u>
R:	Register Denotes 1 out of 8 general registers.
MS:	Modes, Short Specifies the addressing mode. They are identical to the first 4 modes of the M field:
	0: R ; EP <sup>1</sup> is R
	1: @R ; EP is (R) <sup>2</sup>
	2: @(R)+ ; EP is @(R), autoincrement
	3: @A(R) ; EP is (R)+A
FR:	Free Bit Bit not used to determine EP.

The Effective Position "EP" can be interpreted as the number representing the EA when M would be restricted to the first 4 combinations. The table below shows the values EP can have:

Values of EP

MS	Signed Integer	Unsigned Integer
0: R	-4 to 0; 0 to +3	0 to +7
1: @R	-2 <sup>17</sup> to 0; 0 to 2 <sup>17</sup> -1	0 to 2 <sup>18</sup>
2: @(R)+	-2 <sup>17</sup> to 0; 0 to 2 <sup>17</sup> -1	0 to 2 <sup>18</sup>
3: @A(R)	-2 <sup>17</sup> to 0; 0 to 2 <sup>17</sup> -1	0 to 2 <sup>18</sup>

<sup>1</sup>"EP" = Effective Position

<sup>2</sup>"(R)" = Contents of R.

### 3.0 Compatibility

Introducing a different word length will cause some compatibility problems.

### 3.1 Peripheral Compatibility

A separate memorandum will be devoted to this problem. The incompatibility can be reduced by having the same bus structure for the PDP-K as the PDP-11. This is being considered.

### 3.2 Program Compatibility

Two aspects have to be considered.

#### 3.2.1 Word Length Compatibility

This can be done by hardware by having a 16- and an 18-bit mode; by software through a conversion program similar to that for converting PDP-8 to PDP-9/15 programs leaving certain portions to be recoded "by hand" (e.g., shift and rotate instructions).

#### 3.2.2 Instruction Set Compatibility

This can be accomplished through microprogramming. Because of the PDP-K's 18-bit word length, microprogramming becomes very attractive because the PDP-10 can be emulated.

#### 4.0 Proposed PDP-K Instruction Set

The proposed instruction set is shown in Appendix A. Only the major instructions are shown. These are the essential ones or those requiring lots of op code space. It is assured that the reader has some knowledge of the PDP-11 instruction set.

The instructions operate on 5 data types.

#### 4.1 Bit, "B"

A bit is a Boolean quantity which is true "T" or false "F".

#### 4.2 Byte, "Y"

A byte is a character

#### 4.3 Word, "W"

A word is:

1. A Boolean Array with 18 elements
2. A signed integer (2's complement)
3. An unsigned integer

#### 4.4 Double Word, "D"

A double word is a single precision, floating-point number.

#### 4.5 Quadruple Word, "Q"

A quadruple word is a double-precision, floating-point number.

---

<sup>1</sup>Denotes abbreviation for the particular data type.

Bytes are handled in a way similar to the PDP-10, as described in Appendix B. Few instructions operate on byte because bytes are considered a data format for characters only.

Most instructions operate on words as the word is considered the data format for program control and integer numbers. It is felt that higher level languages (FORTRAN, ALGOL, etc.) use integers mostly for subscripting and program control and, therefore, a single 18-bit integer is considered sufficient.

The condition code "CC" is handled in a way as described in Appendix C.



## 5.0 Description of Instructions

Appendix D describes the instruction formats and the interpretation of the fields of the format.

The data type of the instruction will be indicated by a letter following the mnemonic of the instruction. The letters are, as defined before: B = bit, Y = byte, W = word or no letter (default), D = double word and Q = quadruple word. Hence, MOV can be designated by MOVY, MOVW or MOV, MOVD and MOVQ.

The operation of the individual instructions is given below.

MNEM	Operation	Name	Format
MOV	(S) → D ((S) < 0) → C1 ((S) = 0) → C2 ((S) > 0) → C3	Move	#SD <sup>1</sup>
COM	(D) - (S) (r < 0) → C1 (r = 0) → C2 (r > 0) → C3 (Carry = 0) → C (Overflow = 1) → V	Compare	#SD
COML	(D) - (S), (S+n) <sup>4</sup> - (D) ((D) < (S)) → C1 (((D) ≥ (S)) & ((S+n) > (D))) → C2 ((D) > (S+n)) → C3	Compare with Limits	#SD
ADD	(D) + (S) → D (r < 0) → C1 (r = 0) → C2 (r > 0) → C3 (Carry = 1) → C (Overflow = 1) → V	Add	#SD

<sup>1</sup>For instruction format see Appendix D.

<sup>2</sup>"((S) < 0) → C1" means: if (S) < 0 then 1 → C1, else 0 → C1.

<sup>3</sup>"r" = result of operation.

<sup>4</sup>"S+n" = next data location from the source.

MNEM	Operation	Name	Format
SUB	(D) - (S) → D For CC <sup>1</sup> see COM	Subtract	#SD
MUL	(D) * (S) → D, D+1 (r < 0) → C1 (r = 0) → C2 (r > 0) → C3 ( r  ≥ 2 <sup>17</sup> ) → V	Multiply	#SD
DIV	(D), (D+1) / (S) → D, D+1 (q = 0) <sup>3</sup> → C1 (q = 0) → C2 (q > 0) → C3 ( q  ≥ 2 <sup>17</sup> ) → V	Divide	#SD
IMUL	(D) * (S) → D For CC see MUL	Integer Multiply	#SD
IDIV	(D) / (S) → D, D+1 For CC see DIV	Integer Divide	#SD
EXCH	(S) → temp., (D) → S, (temp.) → D  (S) < 0 → C1 (S) = 0 → C2 (S) > 0 → C3	Exchange	#SD
COML	(D) & (S), ((D) & (S)) ⊕ (S) → CC  <div style="display: flex; align-items: center;"> <div style="margin-right: 10px;"> <math display="block">\left. \begin{array}{l} ((D) \&amp; (S) = 0) \\ ((D) \&amp; (S)) \oplus (S) \neq 0 \\ ((D) \&amp; (S) \neq 0) \\ ((D) \&amp; (S)) \oplus (S) = 0 \end{array} \right\} \rightarrow CC</math> </div> <div> <p>All 1's in (S) are 0 in (D) Some 1's in (S) are 0 in (D) Some 1's in (S) are 1 in (D) All 1's in (S) are 1 in (D)</p> </div> </div>	Compare Logical	#SD
AND	(D) & (S) → D  (r < 0) → C1 (r = 0) → C2 (r > 0) → C3	Logical AND	#SD

<sup>1</sup>CC = condition code.

<sup>2</sup>|r| = absolute value of r.

<sup>3</sup>q = quotient of division.

MNEM	Operation	Name	Format
ANDCS	(D) & (S) '→D For CC see AND.	Logical AND with Comple- mented Source	#SD
IOR	(D) ! (S) →D For CC see AND	Logical Inclusive OR	#SD
IORCS	(D) ! (S) '→D For CC see AND	Logical Inclusive OR with Comple- mented Source	#SD
XOR	(D) ⊕ (S) →D For CC see AND	Logical Exclusive OR	#SD
XORCS	(D) ! (S) '→D	Logical Exclusive OR with Comple- mented Source	#SD
FADD	(D) + (S) →D  (r < 0) →C1 (r = 0) →C2 (r > 0) →C3 (Overflow=1) →V and trap (Underflow=1) →U	Floating ADD	#SD
FSUB	(D) - (S) →D For CC see FADD	Floating Subtract	#SD
FMUL	(D) * (S) →D For CC see FADD	Floating Multiply	#SD
FDIV	(D) / (S) →D For CC see FADD	Floating Divide	#SD

MNEM	Operation	Name	Format
AOS	(D)+1→D if (CC=T), then (PC)+R→PC When skip condition is satisfied, the PC is incremented with the value in the R field (0 to 7) of the instruction.	Add One and Skip	#CSKP
SOS	(D)-1→D if (CC=T), then (PC)+R→PC	Subtract One and Skip	#CSKP
TSTS	(D)→D if (CC=T), then (PC)+R→PC	Test and Skip	#CSKP
AOJ	(R)+1→R if (CC=T), then (D)→PC	Add One and Jump	#CJMP
SOJ	(R)-1→R if (CC=T), then (D)→PC	Subtract One and Jump	#CJMP
TSTJ	(R)→R if (CC=T), then (D)→PC	Test and Jump	#CJMP
LSH	Shift (D)→D The shift direction and the number of shifts depend on the sign and absolute value of the number determined by the EP in the S field of the instruction.  (r<0)→C1 (r=0)→C2 (r>0)→C3 (last bit shifted out)→C (Overflow=1) <sup>1</sup> →V	Logical Shift	#EPD, #LSH
LSHC	Shift Combined (D), (D+1)→D, D+1 For explanation and CC see LSH	Logical Shift Combined	#EPD, #LSHC

<sup>1</sup>Overflow occurs (on left shifts and rotates only) whenever the value of the two most significant bits of (D) become unequal. Once V is set, it stays set. On a right shift or rotate, V is cleared.

MNEM	Operation	Name	Format
ROT	Rotate (D)→D The rotate direction and the number of bit positions rotated depend on the sign and absolute value of the number d-determined by the EP in the S field of the instruction.	Rotate	#EPD, #ROT
	(r<0)→C1 (r=0)→C2 (r>0)→C3 (last bit rotated out)→C (Overflow=1) L <sub>V</sub>		
ROTC	Rotate Combined (D), (D+1)→D, D+1 For explanation and CC, see ROT.	Rotate Combined	#EPD, #ROTC
ASH	Shift Arithmetically (D)→D For explanation and CC, see SH.	Arithaetic Shift	#EPD, #ASH
ASHC	Shift Arithmetically Combined (D), (D+1)→D, D+1 For explanation and CC, see LSH.	Arithmetic Shift Combined	#EPD, #ASHC
BIS	1→EBL <sup>2</sup> The EBL is determined as follows: the EA of the D field of the instruction is taken, starting from the beginning of the word denoted by EA, EP bit locations are counted. Note: EP is allowed to be bigger than 18.	Bit Set	#EPD
	(EBL) <sup>3</sup> & (C)→C1 (EBL) <sup>3</sup> ! (C)→C2 (EBL) <sup>3</sup> & (C)→C3 (EBL) <sup>3</sup> +C		
BICL	0→EBL For explanation and CC, see BIS.	Bit Clear	#EPD

<sup>1</sup>Overflow occurs (on left shifts and rotates only) whenever the value of the two most significant bits of (D) become unequal. Once V is set it stays set. On a right shift or rotate, V is cleared.

<sup>2</sup>"EBL" = effective bit location.

<sup>3</sup>In here it is meant the (EBL) prior to change.

MNEM	Operation	Name	Format
BICM	(EBL) '→EBL For explanation and CC, see BIS.	Bit Com- plement	#EPD
BICP	(C)→EBL (EBL) 1 & (C)→C1 (EBL) 1   (C)→C2 (EBL) 1 ⊕ (C)→C3 (C)→EBL	Bit Copy	#EPD
BIT	(EBL)→EBL For explanation and CC, see BIS.	Bit Test	#EPD
BITC	(EBL)→EBL (EBL) ' & (C)→C1 (EBL) '   (C)→C2 (EBL) ' ⊕ (C)→C3 (EBL) '→C	Bit Test Complement	#EPD
BIMS	(EBL) + (-SP)	Bit Move to Stack	#EPD
The (EBL) is pushed on the stack as if it were an 18-bit word.			
BIMM	(SP) +→EBL If (SP) = 0, then 0→EBL else 1→EBL.	Bit Move to Memory	#EPD
SMOV	(D) → -(SP)	Stack Move	#EPD
This is a move from memory to the stack (R6 is implied stack pointer). EP is interpreted as a <u>post index</u> and the FR field is interpreted as a <u>post indirect bit</u> .			
EIP = if FR=0 then EA+EP else (EA+EP)			
For CC, see MOV.			
MMOV	(SP) +→D	Memory Move	#EPII
This is a move from stack to memory. For further explanation and CC, see MOV.			
BR	if (CC=T) then (PC) + (OFFS) → PC	Branch	#BR
When the branch condition is satisfied, the offset (a 9-bit signed quantity) is added to the PC.			

1 In here it is meant the (EBL) prior to change.

MNEM	Operation	Name	Format
JSR, JSP	Special subroutine call, passes parameters to the stack automatically. See Appendix E.	Jump to Subroutine	#EPD
ANAL	To be defined later.	Analyse	#SD
REPS	The EP is interpreted as an unsigned integer representing the repeat count "RC". The repeat action is stopped when (RC=0)!(CC=T). When REPS stops and (CC=T)&(RC≠0), then the remainder of the repeat count is pushed on the stack, i.e., RC <sub>rem</sub> ← (SP).	Repeat Single	#REP
REPD	Repeat next two instructions. For explanation, see REPS.	Repeat Double	#REP
JMP	if (CC=T) the (D) → PC Jump takes place when jump condition is satisfied.	Jump	#JMP
XCT	if (CC=T) then Execute When condition satisfied, the instruction denoted by (D) is executed.	Execute	#JMP
XCTU	if (CC=T) the Execute Undisturbed When condition satisfied, the instruction denoted by (D) is executed <u>undisturbed</u> , i.e., the result of the operation is <u>not stored</u> only the CC is set.	Execute Undisturbed	#JMP

6.0 Register Seven

General register "R7" is used in the PDP-11 as the PC (program counter). Because of this, certain addressing modes are not advisable or lead to "self-destruction" of the program. The table below shows this.

ADDRESSING MODES FOR R7

Source		Destination	
R7	OK	R7	OK
@R7	OK	@R7	Error
@(R7)+	OK	@(R7)+	OK
@A(R7)	OK	@A(R7)	OK
(R7)+	OK	(R7)+	NR <sup>1</sup>
-(R7)	Error	-(R7)	Error
@-(R7)	Error	@-(R7)	Error
A(R7)	OK	A(R7)	OK

It is suggested not only to prevent the programmer from making these errors, but also to turn these faulty combinations into something useful.

- 6.1 Use the destination mode (R7)+ the normal way except do not store the result of the operation. This way all binary instructions become "test immediate" instructions.

<sup>1</sup>"NR" = produces non-reentrant code.



6.2 Use the destination modes  $-(R7)$  and  $@-(R7)$  as flags indicating the following.

6.2.1  $-(R7)$  Case

Consider the instruction a stack operation with the stack (i.e., there where R6 points to) as the destination and as source the contents of  $(R5)+EN$ . The Effective Number "EN" is the contents of the S field of the instruction interpreted as an unsigned integer (i.e., from 0 to 63). The binary instructions look like:

(SP) Operation  $((R5)+EN) \rightarrow (SP)$

6.2.2  $@-(R7)$  Case

Operation similar to the  $-(R7)$  case except as source the contents of  $((R5)+EN)$  is taken. Binary instructions look like:

(SP) Operation  $@((R5)+EN) \rightarrow (SP)$

## APPENDIX A

## PROPOSED PDP-K INSTRUCTION SET

Count	Instruction	Description	Bit	Byte	Word	DW <sup>1</sup>	QW <sup>2</sup>
4	MOV	(S)→D		✓	✓	✓	✓
4	COM	(D)-(S)		✓	✓	✓	✓
4	COML	(D)-(S), (S+n) <sup>3</sup> -(D)		✓	✓	✓	✓
1	ADD	(D)+(S)→D			✓		
1	SUB	(D)-(S)→D			✓		
1	MUL	(D)*(S)→D, D+1			✓		
1	DIV	(D), (D+1)/(S)→D, D+1			✓		
1	IMUL	(D)*(S)→D				✓	
1	IDIV	(D)/(S)→D, D+1				✓	
1	EXCH	(D)↔(S)				✓	
1	COML	(D)&(S)→CC (D)&(S)⊙(S)→CC				✓	
1	AND	(D)&(S)→D				✓	
1	ANDCS	(D)&(S)'→D				✓	
1	IOR	(D) (S)→D				✓	
1	IORCS	(D) (S)'→D				✓	
1	XOR	(D)⊕(S)→D				✓	
1	XORCS	(D)⊕(S)'→D				✓	
2	FADD	(D)+(S)→D					✓
2	FSUB	(D)-(S)→D					✓
2	FMUL	(D)*(S)→D					✓
2	FDIV	(D)/(S)→D					✓
1	AOS	(D)+1→D, skip?				✓	
1	SOS	(D)-1→D, skip?				✓	
1	TSTS	(D)→D, skip?				✓	

<sup>1</sup>DW = double<sup>2</sup>QW = quadruple word<sup>3</sup>S+n = next data word

Count	Instruction	Description		Bit	Byte	Word
1	AOJ	(R)+1→R, jump?	Add One and Jump			✓
1	SOJ	(R)-1→R, jump?	Subtract One and Jump			✓
1	TSTJ	(R)→R, jump?	Test and Jump			✓
1/2	LSH		Logical Shift			✓
1/2	LSHC		Logical Shift Combined			✓
1/2	ROT		Rotate			✓
1/2	RCTC		Rotate Combined			✓
1/2	ASH		Arithmetic Shift			✓
1/2	ASHC		Arithmetic Shift Combined			✓
1/2	BIMS	(EBL) +- (SP) <sup>4</sup>	Bit Move to Stack	✓		
1/2	BIMM	(SP) ++EBL	Bit Move to Memory	✓		
1/2	BIS	1→EBL <sup>1</sup>	Bit Set	✓		
1/2	BICL	0→EBL	Bit Clear	✓		
1/2	BICM	(EBL) '→EBL	Bit Complement	✓		
1/2	BICP	(C) <sup>2</sup> →EBL	Bit Copy	✓		
1/2	BIT	(EBL) →CC <sup>3</sup>	Bit Test	✓		
1/2	BITC	(EBL) '→CC	Bit Test Complement	✓		
3	SMOV	(D) +- (SP) <sup>4</sup>	Stack Move, Multiple Indexed		✓	✓
3	MMOV	(SP) ++D	Memory Move, Multiple Indexed		✓	✓
2	BR		Branch			
2	JSR, JSP		Subroutine Call			
1	ANAL		Analyze			
1/8	REPS	Repeat Single	Cond, N			
1/8	REPD	Repeat Double	Cond, N			
1/4	JMP	Jump	Cond, D			
1/4	XCT	Execute	Cond, D			
1/4	XCTU	Execute Undisturbed	Cond, D			
4/64	TST	(D) →CC	Test		✓	✓

<sup>1</sup>EBL = effective bit location

<sup>2</sup>(C) = contents of carry, status bit.

<sup>3</sup>CC = condition code


<sup>4</sup>SP = stack pointer

Count	Instruction	Description	Bit	Byte	Word	D	Q
4/64	SETZ	0→D		✓	✓	✓	✓
1/64	SETPO	1→D			✓		
1/64	SETMO	-1→D					
1/64	ADDC	(D)+(C)→D				✓	
1/64	SUBC	(D)-(C)→D				✓	
1/64	TOC	(D)'→D				✓	
3/64	TTC	(D)'+1→D				✓	✓
1/64	CIFS	(D)↔(SP)				✓	
1/64	CIFD	(D)↔(SP)				✓	
1/64	DESI	(D)↔(SP)					✓
1/64	CPSD	(D)↔(SP)					✓
1/64	CFDI	(D)↔(SP)					✓
1/64	CFDS	(D)↔(SP)					✓
1/64	INCBP			✓			
1/64	DECBP			✓			
1/256	MCCS	(CC)↔(SP)					
1/256	MCCC	(CC)+C					
1/4096	MSCC	(SP)↔C					
3/64	NECH	(D)↔(D+n)				✓	✓
1/64	LOCK	((D)=0)⇒(SP)++D				✓	✓

## APPENDIX B


### PDP-K Byte Handling

The PDP-K will handle bytes in the same manner as the PDP-10. The format of the byte instructions will be similar to all other instructions.




The possible OC's are MOVY, COMY, and COMLY.

The S and D fields are identical in format and define the locations of the source and destination byte pointers "SYP and DYP". The S and D fields are interpreted the same way as the EP field, described in section 2.0 and as shown below.



The locations of the SYP (source byte pointer) and the DYP (destination byte pointer) are determined by the contents of the EP's of the S and D fields of the instructions. The free bits "FR" are used to allow for incrementing the byte pointer.

The formats of the SYP and DYP are identical and shown below.




<u>Field</u>	<u>Description</u>
YP	The position of the first bit of the byte in the double word addressed by YL.
YS	The length of the byte in bits.
YL	YL is interpreted as a regular destination and denotes the location of the double word containing the byte.

APPENDIX C

Condition Codes

The PDP-K condition code differs from the PDP-11 because of the special requirements imposed by the single bit diddling instructions<sup>1</sup> of PDP-K. The instructions making use of the condition code have 4 bits to specify the condition. The function of 4 of the condition code flip-flops will be discussed below.



- C1: indicates "<" in arithmetic operations  
indicates "&" in single bit operations
- C2: indicates "=" in arithmetic operations  
indicates "!" in single bit operations
- C3: indicates ">" in arithmetic operations  
indicates "@" in single bit operations
- C: carry bit also used as test bit in single bit operations

In arithmetic operations the flip-flops C1, C2, C3 and C are used as listed in the table below and interpreted as follows. C1=1 when the result is <0; C2=1 when result =0; C3=1 when result >0, and C=1 when there is a carry or when there is no borrow.

In the case of bit diddling, the flip-flops are used as follows:

$$\begin{aligned}
 &(\text{EBL})^2 \& (\text{C})^3 \rightarrow \text{C1} \\
 &(\text{EBL}) ! (\text{C}) \rightarrow \text{C2} \\
 &(\text{EBL}) @ (\text{C}) \rightarrow \text{C3} \\
 &(\text{EBL}) + \text{C}
 \end{aligned}$$

<sup>1</sup>See Appendix A instructions BIS, BICL, BICD, BIT, BITC and BICP.

<sup>2</sup>EBL = contents of Effective Bit Location, complemented when the BTC (bit test complement) instruction is used.

<sup>3</sup>(C) = contents of the carry flip-flop.

The operation above allows all 16 boolean operators between 2 variables directly and allows complex boolean equations to be evaluated easily.

The interpretation of the contents of the flip-flops C1, C2 and C3 for signed arithmetic and bit diddling is shown below and required 8 "condition code combinations" out of the 16 total.

TABLE C1

	& < C1	! = C2	● > C3	Signed Arithmetic Interpretation		Bit Diddling Interpretation	
0	0	0	0	False	BNOT		
1	0	0	1	>	BGT	●	BXOR
2	0	1	0	=	BEQ	!	BIOR
3	0	1	1	≥	BGE'	&'	BNAND
4	1	0	0	<	BLT	&	BAND
5	1	0	1	★	BNE	!'	BNIOR
6	1	1	0	≤	BLE	●'	BNXOR
7	1	1	1	True	BRA	True	BRA

The remaining 8 combinations are used as shown in the table below. Together with the BEQ and BNE conditions from above they contain all conditions for unsigned arithmetic.



TABLE C2


Special Condition Interpretation			Unsigned Arithmetic Interpretation	
0	Repeat count = 0	BZR		
1			>	BHI
2	Overflow	BOV		
3	No Carry	BNCA	≥	BHIE
4	Carry	BCA	<	BLO
5	No Overflow	BNOV		
6			≤	BLOE
7	Repeat count ≠ 0	BNZR		

APPENDIX D


Instruction Formats

D.1 Format #SD, Source Destination

Instruction has 3 fields of 6 bits




The S and D fields have the same format as shown below.




D.2 Format #CSKP, Conditional Skip

Instruction has 4 fields. The SC field (skip condition) is interpreted as in Table C1 of Appendix C. The R field contains the number of words to be skipped (from 0 to 7).




D.3 Format #CJMP, Conditional Jump

This instruction has 4 fields. The JC field contains the jump condition, interpreted as shown in Table C1 of Appendix C. The R field denotes the register to be tested after an increment (decrement or test).




D.4 Format #EPD, Effective Position-Destination




D is a regular destination field, EP is a regular effective position field.


D.5 Format #LSH, Logical Shift




D.6 Format #LSHC, Logical Shift Combined




D.7 Format #ROT, Rotate




D.8 Format #ROTC, Rotate Combined




D.9 Format #ASH, Arithmetic Shift



D.10 Format #ASHC, Arithmetic Shift Combined




D.11 Format #BR, Branch (D)




BC = branch condition  
 Offset = 9-bit signed integer

D.12 Format #REP, Repeat



D.13 Format #JMP, Jump



## APPENDIX E


### Subroutine Calls

Besides the standard PDP-11 JSR, the PDP-K will have a more powerful subroutine call. This new call "JSP" (Jump to Subroutine with Parameters) automatically passes parameters to the stack and does "stack house-keeping" in such a way that subroutine returns can be done in a trivial way while the stack is "cleaned up" automatically.

The format of the call is #EPD where the EP field is interpreted as the number of parameters to be pushed on the stack. Register R5 is used to point to the first passed parameter after it has been pushed on the stack. The example below shows how the JSP could be implemented. Note that in addition to the parameters themselves, three other quantities have to be pushed on the stack to allow for automatic updating upon return from the subroutine.

1. The number of parameters "NP"
2. A link to the previous call "LNK"
3. The return address "RA"

Below is shown how the JSP actually operates. The left stack shows the situation just prior to the call of subroutine 2, the right stack shows the situation just after the call.



Stack just prior to the call "JSP n, SUB2"

Stack just after the call "JSP n, SUB2"



The passing on of parameters which are passed as parameters is taken care of by giving the to-be-passed-on parameter an address relative to the parameter pointer, i.e., (R5). A parameter following a subroutine call is considered a "new" parameter when its value is  $\geq 64$  and a passed parameter otherwise. See example below:

JSP n, SUB1 /call SUB1 with n parameters

P1.0

P1.1

P1.n-1

SUB1, -----  
-----

JSP m, SUB2 /call SUB2 with m  
/parameters

P2.0

P2.1

P2.2

1

P2.4

P2.m-1

/parameter  $\leq 63$  so it is interpreted as a passed parameter, not "1" but ((R5)+1) will be pushed on the stack. This is just parameter P1.1 of the previous call.