<dec f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_drv.h' l='1558' type='u32 [3]'/>
<offset>0</offset>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='300' u='w' c='broadwell_set_fifo_underrun_reporting'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='302' u='w' c='broadwell_set_fifo_underrun_reporting'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='303' u='r' c='broadwell_set_fifo_underrun_reporting'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='2520' u='w' c='gen8_enable_vblank'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='2521' u='r' c='gen8_enable_vblank'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='2577' u='w' c='gen8_disable_vblank'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='2578' u='r' c='gen8_disable_vblank'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='3313' u='w' c='gen8_de_irq_postinstall'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='3314' u='w' c='gen8_de_irq_postinstall'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='3315' u='w' c='gen8_de_irq_postinstall'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/i915_irq.c' l='3322' u='r' c='gen8_de_irq_postinstall'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_pm.c' l='5413' u='r' c='hsw_power_well_post_enable'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_pm.c' l='5415' u='r' c='hsw_power_well_post_enable'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_pm.c' l='5418' u='r' c='hsw_power_well_post_enable'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_pm.c' l='5420' u='r' c='hsw_power_well_post_enable'/>
