<dec f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/include/core/ramht.h' l='7' type='struct nouveau_gpuobj'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/include/core/ramht.h' l='20' u='a' c='nouveau_ramht_ref'/>
<offset>0</offset>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv04.c' l='625' u='m' c='nv04_fifo_init'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv17.c' l='189' u='m' c='nv17_fifo_init'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv40.c' l='310' u='m' c='nv40_fifo_init'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv50.c' l='244' u='m' c='nv50_fifo_chan_ctor_dma'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv50.c' l='298' u='m' c='nv50_fifo_chan_ctor_ind'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv84.c' l='217' u='m' c='nv84_fifo_chan_ctor_dma'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv84.c' l='280' u='m' c='nv84_fifo_chan_ctor_ind'/>
