

TABLE of CONTENTS

Paragraph

Title

Preface

SECTION 1 Hardware Overview

1.1	INTRODUCTION
1.1.1	Explorer Processor
1.1.2	Explorer Buses and Components
1.1.2.1	The A-Bus
1.1.2.2	The M-Bus
	M-Memory
	The PDL, PDL Pointer, and PDL Index
	The MD Register
	The VMA Register
	The O-Bus
1.1.3	Microcode
1.1.3.1	I-Memory
1.1.3.2	Instructions
1.1.3.3	Labeling Conventions
1.2	MAJOR COMPONENTS
1.2.1	System Enclosure
1.2.2	Brief Descriptions of Each Board
1.2.3	Monitor
1.2.4	Mass Storage Subsystem
1.3	INTRASYSTEM COMMUNICATION
1.3.1	NuBus
1.3.1.1	Block Moves
1.3.1.2	Time-Out Period
1.3.1.3	Parity
1.3.1.4	Reset Operation
1.3.1.5	Power Fail
1.3.1.6	System Addressing
1.3.1.7	Configuration (ID) ROM
1.3.1.8	Bus Locking
1.3.1.9	NuBus Clock
1.3.1.10	Unimplemented Memory
1.3.1.11	Byte, Halfword, and Word Transfer Protocols
1.3.2	Explorer Bus (Local Bus)

- 1.3.3 I/O Connectors
- 1.4 INTERSYSTEM COMMUNICATION
- 1.5 EXPLORER SYSTEM DEFINED ADDRESSES

SECTION 2 Bootstrap Loading

- 2.1 INTRODUCTION
- 2.2 TYPES OF LOADS
- 2.3 POWER ON / SYSTEM RESET
- 2.4 CONFIGURATION ROM
- 2.5 THE STBM AND DEVICE INDEPENDENCE
- 2.6 NVRAM FORMAT
- 2.7 ERROR CODES AND MESSAGES
 - 2.7.1 STBM ROMS - Error Codes
 - 2.7.2 Menu Boot and Primitive - Error Codes and Error Messages
 - 2.7.2.1 Menuboot and Primitive Error Messages
- 2.8 LIGHT CODE TABLE
 - 2.8.1 Explorer I STBM LED Codes
 - 2.8.2 Explorer II STBM LED Codes
- 2.9 MICROLOADS
- 2.10 INTERFACE BETWEEN BOOT PROM AND MICROLOADS
- 2.11 CONFIGURATION PARTITION, PRIM ALGORITHM, AND DOWNLOADING
 - 2.11.1 The Algorithm
 - 2.11.2 Downloading

SECTION 3 Interrupts

- 3.1 INTRODUCTION
- 3.2 INTERRUPTS ON THE EXPLORER PROCESSOR

SECTION 4 Device Handling

- 4.1 INTRODUCTION
- 4.2 DEVICE DECODING
- 4.3 DEVICE-HANDLER DATA STRUCTURE ALLOCATION
- 4.4 DEVICE DETAILS
 - 4.4.1 The NuBus Peripheral Interface Board
 - 4.4.2 The Keyboard
 - 4.4.3 CRT Vertical Retrace (Interrupt)
- 4.5 SERIAL AND PARALLEL IO PORTS
 - 4.5.1 RS232 Serial Port
 - 4.5.2 Parallel Port

SECTION 5 The Virtual Memory System

- 5.1 VIRTUAL MEMORY
- 5.2 PHYSICAL ADDRESSES
- 5.3 VIRTUAL ADDRESSES
- 5.4 PHYSICAL MEMORY USE
- 5.5 VIRTUAL MEMORY PARTITIONING
- 5.6 EXPLORER I MAPPING HARDWARE
- 5.7 EXPLORER I REVERSE FIRST LEVEL MAP
- 5.8 EXPLORER I MEMORY MAP ALLOCATION
- 5.9 EXPLORER II MEMORY MAP HARDWARE
 - 5.9.1 Explorer II Map Usage Table (MUT)
- 5.10 EXPLORER II MEMORY MAP ALLOCATION
- 5.11 PAGE EXCEPTION HANDLING
 - 5.11.1 Memory Access Codes
 - 5.11.2 Memory Map Status Codes
 - 5.11.2.1 Status Code 0: Map Miss
 - 5.11.2.2 Status Code 1: Meta Bits Only
 - 5.11.2.3 Status Code 2: Read Only
 - 5.11.2.4 Status Code 3: Read/Write First
 - 5.11.2.5 Status Code 4: Read/Write
 - 5.11.2.6 Status Code 5: Page might be in PDL Buffer
 - 5.11.2.7 Status Code 6: Possible MAR Trap
 - 5.11.3 GCV and Oldspace Exceptions
 - 5.11.3.1 Oldspace
 - 5.11.3.2 Garbage Collection Volatility Faults
- 5.12 VIRTUAL MEMORY SYSTEM TABLES
 - 5.12.1 Page Hash Table
 - 5.12.2 Physical Page Data Table
- 5.13 A-MEMORY PAGING INFORMATION
 - 5.13.1 PDL Buffer Handling
 - 5.13.2 Physical Memory Map

SECTION 6 Paging and Disk Management

- 6.1 VIRTUAL PAGE MANAGEMENT
- 6.2 PAGE MANAGEMENT OVERVIEW
- 6.3 PAGE HASH TABLE
 - 6.3.1 Page Replacement Process
 - 6.3.2 Page Table Sizes
 - 6.3.3 PHT Hashing Algorithm
- 6.4 DISK PAGE MAPPING SCHEME
- 6.5 LOGICAL PAGING DEVICES
- 6.6 VIRTUAL MEMORY SYSTEM SUBPRIMITIVES

SECTION 7 Internal Storage Formats

- 7.1 INTRODUCTION
- 7.2 THE TAGGED ARCHITECTURE
- 7.3 BOXED VERSUS UNBOXED MEMORY
- 7.4 DATA TYPE SUMMARY
- 7.5 IMMEDIATE DATA TYPES
 - 7.5.1 DTP-Fix
 - 7.5.2 DTP-Character
 - 7.5.3 DTP-Short-Float
- 7.6 POINTER OBJECT TYPES
- 7.7 LIST POINTER OBJECTS
 - 7.7.1 DTP-List
 - 7.7.2 CONS Cells
 - 7.7.3 Cdr-Coded Lists
 - 7.7.4 Destructive Operations: RPLACA, RPLACD
 - 7.7.5 DTP-Stack-List
 - 7.7.6 Closures
- 7.8 STRUCTURE POINTER OBJECTS
 - 7.8.1 Symbols
 - 7.8.2 Instances
 - 7.8.3 Arrays
 - 7.8.3.1 Stack Groups
 - 7.8.3.2 Regular PDL Arrays
 - 7.8.3.3 Special PDL Arrays
 - 7.8.4 Compiled Functions (FEFs)
 - 7.8.5 DTP-Header
 - 7.8.6 DTP-Extended-Number
 - 7.8.6.1 BIGNUM
 - 7.8.6.2 RATIONAL
 - 7.8.6.3 COMPLEX
 - 7.8.7 Floating Point Numbers
 - 7.8.7.1 Short Float
 - 7.8.7.2 Single Float
 - 7.8.7.3 Double Float
 - 7.8.8 The Cdr Code Field in Structures
- 7.9 OTHER POINTER OBJECTS
 - 7.9.1 DTP-Locative
 - 7.9.2 DTP-U-Entry
- 7.10 HOUSEKEEPING TYPES
 - 7.10.1 Forwarding Pointer Types
 - 7.10.1.1 DTP-One-Q-Forward
 - 7.10.1.2 DTP-External-Value-Cell-Pointer
 - 7.10.1.3 GC Forwarding Pointers
 - 7.10.2 Structure Forwarding
 - 7.10.3 DTP-Self-Ref-Pointer
 - 7.10.4 Trap Types
 - 7.10.4.1 DTP-Null
 - 7.10.4.2 DTP-Trap and DTP-Ones-Trap
 - 7.10.4.3 Unused Type DTP-Free

SECTION 8 Arrays

- 8.1 ARRAYS
 - 8.1.1 Array Type
 - 8.1.2 Array Leaders
 - 8.1.3 Simple Bit
 - 8.1.4 Named Structure Flag
 - 8.1.5 Index Length Field
 - 8.1.6 Number of Dimensions Field
 - 8.1.7 Displaced Bit
 - 8.1.8 Physical Bit
 - 8.1.9 Option Words
 - 8.1.9.1 Long Length Word
 - 8.1.9.2 Dimension Words
 - 8.1.9.3 Displaced Array Option Words

SECTION 9 Storage Management

- 9.1 INTRODUCTION
 - 9.1.1 Areas and Regions
 - 9.1.2 Address Space Allocation and Use
- 9.2 AREAS
- 9.3 REGIONS
 - 9.3.1 Region Bits
- 9.4 STANDARD AREAS
- 9.5 SYSTEM COMMUNICATION AREA

SECTION 10 Garbage Collection

- 10.1 INTRODUCTION
- 10.2 BASICS
 - 10.2.1 Garbage Collection Spaces
 - 10.2.2 Scavenging
 - 10.2.3 Incremental Collection
 - 10.2.4 Generational Garbage Collection
 - 10.2.5 Scavenge Space
- 10.3 EXPLORER TGC IMPLEMENTATION
 - 10.3.1 Generations
 - 10.3.2 Areas and Regions
 - 10.3.2.1 Volatility
 - 10.3.2.2 Default Cons Generation
 - 10.3.3 Automatic Collection Mode
 - 10.3.4 Batch Collections
 - 10.3.5 Scavenging for TGC
 - 10.3.6 Indirection Cells
 - 10.3.7 Following GCYP Forwarding

- 10.3.8 Promotion
- 10.3.9 Locked Volatility 0 Areas
- 10.4 GC SUBPRIMITIVES AND VARIABLES
 - 10.4.1 Flipping, Scavenging and Reclaiming Oldspace
 - 10.4.2 GC Predicates
 - 10.4.3 Starting and Stopping Automatic GC
 - 10.4.4 TGC Control
 - 10.4.5 Number Consing
 - 10.4.6 Miscellaneous

SECTION 11 Function-Calling

- 11.1 INTRODUCTION
- 11.2 FUNCTIONAL OBJECTS
 - 11.2.1 Compiled Functions
 - 11.2.2 Interpreted Functions
 - 11.2.3 Indirect Functions
 - 11.2.3.1 Symbols
 - 11.2.3.2 Closures
 - 11.2.3.3 Instances, Named-Structures, and Funccallable Hash-Arrays
 - 11.2.4 Non-Functions
 - 11.2.4.1 Arrays
 - 11.2.4.2 Stack-Groups
 - 11.2.4.3 Microcode-Entry Functions
 - 11.2.5 Obsolete Functional Objects
- 11.3 HISTORY AND MOTIVATIONS
- 11.4 STACK LAYOUT
- 11.5 THE CALL-INFO WORD
 - 11.5.1 Call Fields
 - 11.5.2 Return Fields
 - 11.5.3 State Fields
- 11.6 FEF LAYOUT
- 11.7 CALLING A FEF
 - 11.7.1 The Instructions
 - 11.7.2 The Actions
- 11.8 CALLING ANYTHING ELSE
 - 11.8.1 Calling the Interpreter
 - 11.8.2 Calling an Instance
 - 11.8.3 Calling a Microcode-Entry Function
 - 11.8.4 Calling "Out"
 - 11.8.5 The Support Vector
- 11.9 RETURNING
 - 11.9.1 Basics
 - 11.9.2 Details
- 11.10 CATCH AND THROW
- 11.11 CATCH
- 11.12 THROW

SECTION 12 Closures

- 12.1 INTRODUCTION
- 12.2 DYNAMIC CLOSURES
- 12.3 LEXICAL CLOSURES
 - 12.3.1 Lexical Closure Implementation
 - 12.3.2 Dedicated Locals
 - 12.3.3 Calling a Lexical Closure
 - 12.3.4 Free Lexical References
 - 12.3.5 Constructing Lexical Closures
 - 12.3.6 Lexical Environments
 - 12.3.7 Environment Descriptor List
 - 12.3.8 Managing Environments

SECTION 13 Flavor Internals

- 13.1 INTRODUCTION
- 13.2 FLAVOR NAMES
- 13.3 FLAVOR INSTANCES
- 13.4 FLAVOR STRUCTURE
- 13.5 FLAVOR METHOD-TABLE (FLAVOR-METHOD-TABLE slot of Flavor structure)
- 13.6 INSTANCE VARIABLES ACCESS
- 13.7 FLAVOR MAPPING TABLES
- 13.8 FLAVOR METHOD HASH TABLE (FLAVOR-METHOD-HASH-TABLE slot of Flavor structure)
- 13.9 FLAVOR COMPOSITION (COMPOSE-FLAVOR-COMBINATION)
- 13.10 METHOD COMPOSITION (COMPOSE-METHOD-COMBINATION)
- 13.11 METHOD COMBINATION
- 13.12 HAVE-COMBINED-METHODS
- 13.13 INSTANCE VARIABLE ADDRESSING
- 13.14 MAPPING TABLE REFERENCE
- 13.15 METHOD INTEGRATION
- 13.16 COMPILE FLAVOR METHODS
- 13.17 DEFFLAVOR
- 13.18 DEFMETHOD
- 13.19 METHOD LOADING
- 13.20 MAKE-INSTANCE (INstantiate-FLAVOR)
- 13.21 INSTANCE CALLING (SEND)

SECTION 14 Stack Groups

- 14.1 INTRODUCTION
- 14.2 THE STACK GROUP DATA STRUCTURE
 - 14.2.1 Static Section
 - 14.2.2 Debugging Section
 - 14.2.3 High Level Section
 - 14.2.4 Dynamic Section
- 14.3 SPECIAL PDL

SECTION 15 Storage Subprimitives

- 15.1 STORAGE SUBPRIMITIVES
- 15.2 DANGERS OF SUBPRIMITIVES
- 15.3 STORAGE LAYOUT DEFINITIONS
- 15.4 DATA TYPES
- 15.5 POINTER MANIPULATION
- 15.6 POINTER ARITHMETIC
- 15.7 FORWARDING
- 15.8 ANALYZING STRUCTURES
- 15.9 CREATING OBJECTS
- 15.10 RETURNING STORAGE
- 15.11 COPYING DATA
- 15.12 SPECIAL MEMORY REFERENCING
 - 15.12.1 Subprimitives for Boxed Memory Referencing
 - 15.12.2 Subprimitives for Unboxed Memory Referencing
- 15.13 TGC SUBPRIMITIVE SEMANTICS
 - 15.13.1 GC Young Pointer Usage
 - 15.13.2 Dividing the Subprimitives
 - 15.13.3 Structure Forwarding Considerations
 - 15.13.4 Use of Group 2 Subprimitives on "SAFE" Boxed Storage
 - 15.13.5 Special Cases of %BLT-TYPED and %BLT

SECTION 16 Other Subprimitives, Variables, and Counters

- 16.1 INTRODUCTION
- 16.2 ARRAY SUBPRIMITIVES
- 16.3 STACK LIST SUBPRIMITIVES
- 16.4 FUNCTION-CALLING SUBPRIMITIVES
- 16.5 SPECIAL-BINDING SUBPRIMITIVE
- 16.6 CLOSURE SUBPRIMITIVES
- 16.7 LOCKING SUBPRIMITIVE
- 16.8 EXPLORER I/O DEVICE SUBPRIMITIVES
- 16.9 SUBPRIMITIVES TO SHUT DOWN THE LISP ENVIRONMENT
- 16.10 VIRTUAL MEMORY SYSTEM SUBPRIMITIVES
- 16.11 GARBAGE COLLECTION SUBPRIMITIVES

- 16.12 MICROCODE VARIABLES
 - 16.12.1 M-Memory Variables
 - 16.12.2 A-Memory Variables
- 16.13 MICROCODE COUNTERS
 - 16.13.1 Accessing Counters
 - 16.13.2 Page Exception Handling Counters
 - 16.13.3 Page Fault Handling Counters
 - 16.13.4 Page Replacement Algorithm Counters
 - 16.13.5 PHT and PPD Information Counters
 - 16.13.6 GC Counters
 - 16.13.7 Hardware Fault Detection Counters
 - 16.13.8 Miscellaneous Counters

SECTION 17 Error Handling

- 17.1 INTRODUCTION
- 17.2 MICROCODE ERROR CONDITIONS
 - 17.2.1 Microcode Error Table
 - 17.2.1.1 Special Error Table Entries
 - 17.2.1.2 Normal Error Table Entries

SECTION 18 Crash Handling

- 18.1 ILLEGAL OPERATION
- 18.2 CRASH RECORDING
 - 18.2.1 Crash Record Allocation
 - 18.2.2 Crash Record Contents
 - 18.2.3 The Crash Table

SECTION 19 Compiler Notes

- 19.1 COMPILE-TIME PROPERTIES OF SYMBOLS
- 19.2 DECLARATIONS
- 19.3 XLD FILES
- 19.4 OPTIMIZATION
- 19.5 COLD-LOAD ATTRIBUTE

SECTION 20 Macro-Instructions

- 20.1 INTRODUCTION
- 20.2 MAIN OPS
- 20.3 SHORT BRANCHES

- 20.4 IMMEDIATE OPERATIONS
- 20.5 CALL INSTRUCTIONS
- 20.6 MISC-OPS
- 20.7 AUX-OPS
 - 20.7.1 AUX-OP Complex Call
 - 20.7.2 AUX-OP Long Branch
 - 20.7.3 AUX-OPS With Count Field
- 20.8 AREFI INSTRUCTIONS
- 20.9 MODULE GROUP
- 20.10 UCODE ENTRIES
- 20.11 MACROCODE INSTRUCTION SET

APPENDIX A Data Structures

- A.1 NONVOLATILE RAM (NVRAM)
 - A.1.1 NVRAM Data Structure Definitions
 - A.1.1.1 Test and Boot Resources
 - A.1.1.2 Last Shutdown Information
 - A.1.1.3 Crash Record Registers
 - A.1.1.4 Typed Blocks
 - A.1.1.5 NVRAM Format
 - A.2 DISK PARTITION STRUCTURES
 - A.2.1 Volume Label Partition
 - A.2.2 Partition Table Partition
 - A.2.3 Test Zone Partition
 - A.2.4 Format Information Partition
 - A.2.5 Partition Descriptions
 - A.3 MICRO-LOAD PARTITION FORMAT SPECIFICATION FOR THE EXPLORER II PROCESSOR
 - A.3.1 Introduction
 - A.3.1.1 Scope
 - A.3.1.2 Reference Documents
 - A.3.2 Overview
 - A.3.3 Detail Section Definitions
 - A.3.3.1 Microload Header Section
 - A.3.3.2 Instruction Memory Section
 - A.3.3.3 Dispatch Section
 - A.3.3.4 A&M Memory Section
 - A.3.3.5 Tag Classifier Section
 - A.3.3.6 I/O Space Initialization Section
 - A.3.3.7 I/O Space Data Section
 - A.3.3.8 Main Memory Section
 - A.3.3.9 Auxiliary Data Section
 - A.3.3.10 Entry Data Section

APPENDIX B Acronyms

B.1 ACRONYMS USED

LIST of TABLES

Table	Title	Paragraph
1-1	System-Defined Addresses	1. 5
3-1	Explorer Control Space	3. 2
3-2	Interrupt Vectors	3. 2
5-1	Address Space Map Bits Assignment	5. 9
5-2	Virtual Memory Maps Status	5. 9
5-3	Virtual Memory Map	5. 9
5-4	Map Usage Table (MUT)	5. 9. 1
5-5	MAR Status Codes	5. 11. 2. 7
5-6	Physical Page Data Area Word Format	5. 12. 2
6-1	Page Hash Table: Swap Status Codes	6. 3. 1
7-1	Lisp Object Data Type Attributes	7. 4
7-2	Housekeeping Data Types	7. 4
7-3	Pointer Types	7. 6
7-4	CDR Codes	7. 7. 1
7-5	Gs of Symbol	7. 8. 1
7-6	Header Types	7. 8. 5
7-7	SELF-REF-POINTER Format	7. 10. 3
8-1	Array Types	8. 1. 1
9-1	Area Attributes	9. 2
9-2	Region Characteristics	9. 3
9-3	Space Type Codes	9. 3. 1
10-4	Space Type Terminology	10. 2. 1
10-5	TGC Generations	10. 3. 1
10-6	Volatility Level Meanings	10. 3. 2. 1
11-1	Contents of the Support Vector	11. 8. 5
12-1	Some Lexical Closure Examples	12. 3
13-1	Mapping Table	13. 7
13-2	Flavor Structure Definition	13. 21
13-3	Flavor-Plist Properties	13. 21
14-1	Stack Group States	14. 2. 4
14-2	Processor Flags	14. 2. 4
14-3	Special PDL Block Type	14. 3
15-1	GROUP 1. Use on BOXED cells ONLY	15. 13. 2
15-2	GROUP 2. Use on UNBOXED or "SAFE" BOXED locations	15. 13. 2
18-1	Crash Record Allocation Registers	18. 2. 1
18-2	Crash Record Format	18. 2. 2
B-1	Description of Acronyms	B. 1

LIST of FIGURES

Figure	Title	Paragraph
1-1	Backplane Configuration	1. 3
1-2	Layout of Words, Halfwords, and Bytes	1. 3. 1
3-1	Device Descriptor Block	3. 2
4-1	NUPI Device Descriptor Block	4. 4. 1
4-2	NUPI Device Descriptor Information Word	4. 4. 1
5-1	Explorer I Level-1 Map (LVL1)	5. 6
5-2	Explorer I Level-2 Maps (LVL2)	5. 6
5-3	Memory Map Access Codes	5. 11. 1
5-4	Memory Map Status Codes	5. 11. 2
5-5	PDL Buffer Wrap-Around	5. 13. 1
5-6	Physical Memory Map Entry	5. 13. 2
6-1	Page Hash Table Entry Format	6. 3
6-2	PHT and PPD Sizes	6. 3. 2
6-3	Disk Page Mapping Table	6. 4
6-4	Device Status Codes	6. 4
6-5	Logical Page Device Information Block	6. 5
7-1	Q Format	7. 2
7-2	Character Format	7. 5. 2
7-3	BIGNUM Structure	7. 8. 6. 1
7-4	BIGNUM Header Format	7. 8. 6. 1
7-5	BIGNUM Data Format	7. 8. 6. 1
7-6	Short Float Format	7. 8. 7. 1
7-7	Single Precision Float Structure Format	7. 8. 7. 2
7-8	Double Precision Float Structure Format	7. 8. 7. 3
8-1	Array Header Word	8. 1
8-2	Array with Leader	8. 1. 2
9-1	Region Bits Area Entry Description	9. 3. 1
9-2	Map of Systems Communications Area	9. 5
10-3	Indirection Cell Forwarding	10. 3. 6
11-1	Call-Frame Layout	11. 4
11-2	Call-Info Word Layout	11. 5
11-3	The Layout of a FEF	11. 6
12-1	Lexical Closure Structure	12. 3. 1
12-2	Lexical Variable Slot Descriptor	12. 3. 7
13-1	Flavor Instance	13. 3
20-1	MAIN OP Instruction Format	20. 2
20-2	Short Branch Instruction Format	20. 3
20-3	Immediate Operation Instruction Format	20. 4
20-4	Call Instruction Format	20. 5
20-5	MISC-OP Instruction Format	20. 6
20-6	AUX-OP Instruction Format	20. 7
20-7	AREFI Instruction Format	20. 8
20-8	Module Group Instruction Format	20. 9