## BiCHMOS/BMDS DAIA BODK




Cypress Semiconductor is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor, 3901 North First St., San Jose, CA 95134 (408) 943-2600
Telex: 821032 CYPRESS SNJ UD, TWX: 910997 0753, FAX: (408) 943-2741

## How To Use This Book

This book has been organized by product type, beginning with Product Information. The products are next, starting with SRAMs, then PROMs, EPLDs, FIFOs, Logic, RISC, Modules, and ECL. A section containing military information is next, followed by the BridgeMOS ${ }^{\infty}$ product family, and then the Design and Programming Tools section. Quality and Reliability aspects are next, then Thermal Data and Packages. Within each section, data sheets are arranged in order of part number. JEDEC-standard module data sheets are reprinted in full in the appropriate SRAM or Logic sections, and single-page references have been placed in the Modules
section. All other module data sheets can be found printed in full in the Modules section, with single-page references in the SRAM and Logic sections.
A Numeric Device Index, included after the Table of Contents, identifies products by numeric order rather than by device type. To further help you in identifying parts, a product line Cross Reference Guide is in the Product Information section. It can be used to find the Cypress part number that is comparable to another manufacturer's part number.

[^0]PRODUCT
INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND
PROGRAMMING TOOLSQUALITY AND13RELIABILITY
PACKAGES ..... 14

## Table of Contents

Numeric Device Index
viii

## General Product Information

Cypress Semiconductor Background ..... 1-1
Cypress Process Technology ..... 1-2
Product Selector Guide ..... 1-3
Ordering Information ..... 1-8
Product Line Cross Reference ..... 1-10
Static RAMs (Random Access Memory)
Device Number Description
CY2147 $4096 \times 1$ Static R/W RAM ..... 2-1
CY2148 $1024 \times 4$ Static R/W RAM ..... 2-6
CY21L48 $1024 \times 4$ Static R/W RAM, Low Power ..... 2-6
CY2149 $1024 \times 4$ Static R/W RAM ..... 2-6
CY21L49 $1024 \times 4$ Static R/W RAM, Low Power ..... 2-6
CY6116 $2048 \times 8$ Static R/W RAM ..... 2-12
CY6117 $2048 \times 8$ Static R/W RAM ..... 2-12
CY6116A $2048 \times 8$ Static R/W RAM ..... 2-19
CY7C122 $256 \times 4$ Static R/W RAM Separate I/O ..... 2-26
CY7C123 $256 \times 4$ Static R/W RAM Separate I/O ..... 2-33
CY7C128 $2048 \times 8$ Static R/W RAM ..... 2-39
CY7C128A $2048 \times 8$ Static R/W RAM ..... 2-46
CY7C130 $1024 \times 8$ Dual-Port Static RAM ..... 2-54
CY7C131 $1024 \times 8$ Dual-Port Static RAM ..... 2-54
CY7C140 $1024 \times 8$ Dual-Port Static RAM ..... 2-54
CY7C141 $1024 \times 8$ Dual-Port Static RAM ..... 2-54
CY7C132 $2048 \times 8$ Dual-Port Static RAM ..... 2-66
CY7C136 $2048 \times 8$ Dual-Port Static RAM ..... 2-66
CY7C142 $2048 \times 8$ Dual-Port Static RAM ..... 2-66
CY7C146 $2048 \times 8$ Dual-Port Static RAM ..... 2-66
CY7C147 $4096 \times 1$ Static RAM ..... 2-78
CY7C148 $1024 \times 4$ Static RAM ..... 2-85
CY7C149 $1024 \times 4$ Static RAM ..... 2-85
CY7C150 $1024 \times 4$ Static R/W RAM ..... 2-92
CY7C157 $16,384 \times 16$ Static R/W RAM ..... 2-100
CY7B160 Expandable 16,384 x 4 Static RAM ..... 2-106
CY7B161 $16,384 \times 4$ Static RAM Separate I/O ..... 2-111
CY7B162 $16,384 \times 4$ Static RAM Separate I/O ..... 2-111
CY7C161 $16,384 \times 4$ Static R/W RAM Separate I/O ..... 2-116
CY7C162 $16,384 \times 4$ Static R/W RAM Separate I/O ..... 2-116
CY7C161A $16,384 \times 4$ Static R/W RAM Separate I/O ..... 2-123
CY7C162A $16,384 \times 4$ Static R/W RAM Separate I/O ..... 2-123
CY7B164 16,384 x 4 Static R/W RAM ..... 2-131
CY7B166 $16,384 \times 4$ Static R/W RAM ..... 2-131
CY7C164 $16,384 \times 4$ Static R/W RAM ..... 2-137
CY7C166 16,384 x 4 Static R/W RAM with Output Enable ..... 2-137
CY7C164A $16,384 \times 4$ Static R/W RAM ..... 2-144
CY7C166A $16,384 \times 4$ Static R/W RAM with Output Enable ..... 2-144
CY7C167 $16,384 \times 1$ Static R/W RAM ..... 2-153
CY7C167A $16,384 \times 1$ Static RAM ..... 2-160
CY7C168 $4096 \times 4$ Static RAM ..... 2-167

## Static RAMs (Random Access Memory) (continued)

Device Number
CY7C169
CY7C168A
CY7C169A
CY7C170
CY7C170A
CY7C171
CY7C172
CY7C171A
CY7C172A
CY7C182
CY7C183
CY7C184
CY7B185
CY7B186
CY7C185
CY7C186
CY7C185A
CY7C186A
CY7C187
CY7C187A
CY7C189
CY7C190
CY7C191
CY7C192
CY7C194
CY7C196
CY7C197
CY7C198
CY7C199
CY74S189
CY27LS03
CY27S03
CY27S07
CY93422A
CY93LA22A
CY93422
CY93L422
CYM1220
CYM1240
CYM1400
CYM1420
CYM1421
CYM1422
CYM1423
CYM1441
CYM1460
CYM1461
CYM1464
CYM1540
CYM1610
CYM1611

Description
$4096 \times 4$ Static RAM . ...................................................................... . . 2-167
4096x 4 R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-174
4096x 4 R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-174
$4096 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-183
$4096 \times 4$ Static R/W RAM ................................................................. . . 2-188
$4096 \times 4$ Static R/W RAM Separate I/O ................................................... . 2-194
$4096 \times 4$ Static R/W RAM Separate I/O ..................................................... . 2-194
$4096 \times 4$ Static R/W RAM Separate I/O .................................................... 2-200
$4096 \times 4$ Static R/W RAM Separate I/O .................................................. 2-200
8,192x 9 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-208
2x $4096 \times 16$ Cache RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-213
2x 4096 x 16 Cache RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-213
8,192x 8 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-221
8,192 x 8 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-221
8,192x 8 Static R/W RAM ................................................................ . 2-226
8,192x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-226
8,192x 8 Static R/W RAM ................................................................ . 2-233
8,192 x 8 Static R/W RAM ................................................................. 2-233 . .
$65,536 \times 1$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-241
$65,536 \times 1$ Static R/W RAM ............................................................. 2-248
$16 \times 4$ Static R/W RAM ............................................................... . 2-257
16x4 Static R/W RAM . .................................................................. . . 2-257
65,536 x 4 Static R/W RAM Separate I/O ................................................. . 2-264
65,536 x 4 Static R/W RAM Separate I/O .................................................. 2-264
65,536 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-271
$65,536 \times 4$ Static R/W RAM with Output Enable ....................................... 2-271
262,144 x 1 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-279
$32,768 \times 8$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-286
$32,768 \times 8$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-286
$16 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-294
16x4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-294
$16 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-294
16x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-294
$256 \times 4$ Static R/W RAM ................................................................. . 2-300
$256 \times 4$ Static R/W RAM .................................................................. 2-300
$256 \times 4$ Static R/W RAM .................................................................. 2-300
$256 \times 4$ Static R/W RAM . ................................................................ . 2-300
$64 \mathrm{~K} \times 4$ Static RAM Module ............................................................. . 2-306
$256 \mathrm{~K} \times 4$ Static RAM Module ............................................................. . 2-311
32K x 8 Static RAM Module . ........................................................... 2-316
128K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-321
128K x 8 Static RAM Module ............................................................. 2-326
$128 \mathrm{~K} \times 8$ Static RAM Module (partial data sheet only).................................... 2-332
128K x 8 Static RAM Module ............................................................. 2-333
256K x 8 Static RAM Module (partial data sheet only) .................................... 2-338
$512 \mathrm{~K} \times 8$ Static RAM Module (partial data sheet only)..................................... 2-339
$512 \mathrm{~K} \times 8$ Static RAM Module (partial data sheet only) .................................... 2-340
$512 \mathrm{~K} \times 8$ Static RAM Module .......................................................... 2-341
256K x 9 Buffered Static RAM Module with Separate I/O (partial data sheet only) ......., 2-346
16K x 16 Static RAM Module .......................................................... 2-347
16K x 16 Static RAM Module (partial data sheet only) ..................................... 2-353

Static RAMs (Random Access Memory) (continued)

Page Number

Device Number
Description
CYM1620
$64 \mathrm{~K} \times 16$ Static RAM Module
2-354
CYM1621
64K x 16 Static RAM Module (partial data sheet only) 2-359
CYM1622
64K x 16 Static RAM Module (partial data sheet only). 2-360
CYM1623
$64 \mathrm{~K} \times 16$ Static RAM Module 2-361
CYM1624
64K x 16 Static RAM Module (partial data sheet only). 2-367
CYM1641 256K x 16 Static RAM Module (partial data sheet only) ................................... 2-368
CYM1720 $32 \mathrm{~K} \times 24$ Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-369
CYM1821 16K x 32 Static RAM Module (partial data sheet only) ................................... 2-370
CYM1822 16K x 32 Static RAM Module with Separate I/O (partial data sheet only) ................. 2-371
CYM1830
$64 \mathrm{~K} \times 32$ Static RAM Module (partial data sheet only) 2-372

## CYM1831

$64 \mathrm{~K} \times 32$ Static RAM Module (partial data sheet only)2-373
CYM1832 $64 \mathrm{~K} \times 32$ Static RAM Module (partial data sheet only) ..... 2-374
CYM1841 $256 \mathrm{~K} \times 32$ Static RAM Module (partial data sheet only) ..... 2-375
CYM1910 16K x 68 Static RAM Module (partial data sheet only) ..... 2-376
CYM1911 $16 \mathrm{~K} \times 68$ Static RAM Module (partial data sheet only) ..... 2-377
PROMs (Programmable Read Only Memory)
Introduction to PROMs ..... 3-1
Device Number Description
$512 \times 8$ Registered PROM ..... 3-4
CY7C225
$1024 \times 8$ Registered PROM ..... 3-15
CY7C235
$2048 \times 8$ Reprogrammable Registered PROM ..... 3-26
CY7C245A $2048 \times 8$ Reprogrammable Registered PROM ..... 3-38
CY7C251 $16,384 \times 8$ Power Switched and Reprogrammable PROM ..... 3-50
CY7C254 16,384 x 8 Reprogrammable PROM ..... 3-50
CY7C261 $8192 \times 8$ Power Switched and Reprogrammable PROM ..... 3-60
CY7C263 $8192 \times 8$ Reprogrammable PROM ..... 3-60
CY7C264 8192 x 8 Reprogrammable PROM ..... 3-60
CY7C265 64K Registered PROM ..... 3-71
CY7C266 $8192 \times 8$ Power Switched and Reprogrammable PROM ..... 3-81
CY7C268 64K Registered Diagnostic PROM ..... 3-86
CY7C269 64K Registered Diagnostic PROM ..... 3-86
CY7C271 $32,768 \times 8$ Power Switched and Reprogrammable PROM ..... 3-99
CY7C274 $32,768 \times 8$ Reprogrammable PROM ..... 3-99
CY7C277 $32,768 \times 8$ Reprogrammable Registered PROM ..... 3-105
CY7C279 $32,768 \times 8$ Reprogrammable Registered PROM ..... 3-105
CY7C281 $1024 \times 8$ PROM ..... 3-115
CY7C282 $1024 \times 8$ PROM ..... 3-115
CY7C285 $65,536 \times 8$ Reprogrammable Fast Column Access PROM ..... 3-124
CY7C289 $65,536 \times 8$ Reprogrammable Fast Column Access PROM ..... 3-124
CY7C286 65,536 $\times 8$ Reprogrammable Registered PROM ..... 3-131
CY7C287 65,536 x 8 Reprogrammable Registered PROM ..... 3-131
CY7C291 $2048 \times 8$ Reprogrammable PROM ..... 3-136
CY7C292 $2048 \times 8$ Reprogrammable PROM ..... 3-136
CY7C291A $2048 \times 8$ Reprogrammable PROM ..... 3-145
CY7C292A $2048 \times 8$ Reprogrammable PROM ..... 3-145
CY7C293A $2048 \times 8$ Reprogrammable PROM ..... 3-145
PROM Programming Information ..... 3-154
EPLDs (Erasable Programmable Logic Devices) Page Number
Introduction to CMOS EPLDs ..... 4-1
Device Number DescriptionPAL(B) C 20 Series
Reprogrammable CMOS PAL C 16L8, 16R8, 16R6, 16R4 ..... 4-7
PLD C 18G8 CMOS Generic 20-Pin Programmable Logic Device ..... 4-26
PAL C 20G10B CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-33
PAL C 20G10 CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-33
PLD 20RA10 Reprogrammable Asynchronous CMOS Logic Device ..... 4-52
PALC 22V10B Reprogrammable CMOS PAL Device ..... 4-61
PAL C 22V10 Reprogrammable CMOS PAL Device ..... 4-61
PAL 22V10C Universal PAL Device ..... 4-80
PAL 22VP10C Universal PAL Device ..... 4-80
CY7C330 CMOS Programmable Synchronous State Machine ..... 4-89
CY7C331 Asynchronous Registered EPLD ..... 4-101
CY7C332 Registered Combinatorial EPLD ..... 4-113
CY7C336 6-ns BiCMOS PAL with Input Registers ..... 4-123
CY7C337 7-ns PAL with Input Registers ..... 4-124
CY7C338 6-ns BiCMOS PAL with Output Latches ..... 4-125
CY7C339 7-ns BiCMOS PAL with Output Latches ..... 4-126
CY7C340 EPLD Family Multiple Array Matrix High-Density EPLDs ..... 4-127
CY7C341 192-Macrocell MAX EPLD ..... 4-134
CY7C342 128-Macrocell MAX EPLD ..... 4-137
CY7C345 128-Macrocell MAX EPLD ..... 4-137
CY7C343 64-Macrocell MAX EPLD ..... 4-149
CY7C344 32-Macrocell MAX EPLD ..... 4-161
CY7C361 ..... 4-171
PLD Programming Information ..... 4-181
FIFOs
Device Number Description ..... CY3341
$64 \times 4$ Serial Memory FIFO ..... 5-1
CY7C401 $64 \times 4$ Cascadeable FIFO ..... 5-6
CY7C402 $64 \times 5$ Cascadeable FIFO ..... 5-6
CY7C403 $64 \times 4$ Cascadeable FIFO with Output Enable ..... 5-6
CY7C404 $64 \times 5$ Cascadeable FIFO with Output Enable ..... 5-6
CY7C408A $64 \times 8$ Cascadeable FIFO ..... 5-16
CY7C409A $64 \times 9$ Cascadeable FIFO ..... 5-16
CY7C420 $512 \times 9$ Cascadeable FIFO ..... 5-30
CY7C421 $512 \times 9$ Cascadeable FIFO ..... 5-30
CY7C424 $1024 \times 9$ Cascadeable FIFO ..... 5-30
CY7C425 $1024 \times 9$ Cascadeable FIFO ..... 5-30
CY7C428 $2048 \times 9$ Cascadeable FIFO ..... 5-30
CY7C429 $2048 \times 9$ Cascadeable FIFO ..... 5-30
CY7C432 $4096 \times 9$ Cascadeable FIFO ..... 5-43
CY7C433 $4096 \times 9$ Cascadeable FIFO ..... 5-43
CY7C439 $2048 \times 9$ Bidirectional FIFO ..... 5-53
CY7C441 $512 \times 9$ Synchronous FIFO ..... 5-65
CY7C442 2K x 9 Synchronous FIFO ..... 5-65
CY7C443 $512 \times 9$ Cascadeable Synchronous FIFO ..... 5-66
CY7C444 2K x 9 Cascadeable Synchronous FIFO ..... 5-66
CYM4210 Cascadeable 8K x 9 FIFO ..... 5-67
CYM4220 Cascadeable 16 K x 9 FIFO ..... 5-68

PAL is a registered trademark of Advanced Micro Devices, Inc.

## LOGIC

## Device Number <br> CY2901C <br> CY2909A <br> CY2911A <br> CY2910A <br> CY7C510 <br> CY7C516 <br> CY7C517 <br> CY7C901 <br> CY7C909 <br> CY7C911 <br> CY7C910 <br> CY7C9101 <br> CY7C9115 <br> CY7C9116 <br> CY7C9117

Page Number

## Description

CMOS 4-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-1
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-9
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-9
CMOS Microprogram Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-14
$16 \times 16$ Multiplier Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-19
$16 \times 16$ Multipliers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6- 31
$16 \times 16$ Multipliers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-31
CMOS 4-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-43
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-58
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-58
CMOS Microprogram Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-69
CMOS 16-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-80
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-97
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-97
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-97

## RISC

Introduction to RISC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-1
Device Number Description
CY7C601
32-Bit RISC Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-6
Floating-Point Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-14
Cache Controller and Memory Management Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-20
Cache Controller and Memory Management Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-29
32-Bit RISC Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-39

## Modules

Custom Module Capabilities . ....................................................................................................... . 8-1
Device Number
CYM1220
Description
$64 \mathrm{~K} \times 4$ Static RAM Module (partial data sheet only)
8-3
$256 \mathrm{~K} \times 4$ Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-4
32K x 8 Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-5
128K x 8 Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-6
$128 \mathrm{~K} \times 8$ Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-7
$128 \mathrm{~K} \times 8$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-8
$128 \mathrm{~K} \times 8$ Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-13
256K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-14
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-19
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-24
$512 \mathrm{~K} x 8$ Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-30
256K x 9 Buffered Static RAM Module with Separate I/O ................................. 8-31
$16 \mathrm{~K} \times 16$ Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-36
16K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-37
$64 \mathrm{~K} \times 16$ Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-44
64K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-45
64K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-51
$64 \mathrm{~K} \times 16$ Static RAM Module (partial data sheet only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-56
64K x 16 Static RAM Module ....................................................................... . . . . 8-57
256K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-62
32K x 24 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-67
16K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-72

## Modules (continued)

Page Number

## Device Number

CYM1822
CYM1830
CYM1831
CYM1832
CYM1841
CYM1910
CYM1911
CYM4210
CYM4220

## Description

$16 \mathrm{~K} \times 32$ Static RAM Module with Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-79
64K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-86
64K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-91
$64 \mathrm{~K} \times 32$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-96
$256 \mathrm{~K} \times 32$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-101
16K x 68 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-107
16K x 68 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-113
Cascadeable 8K x 9 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-120
Cascadeable 16K x 9 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-121

## ECL

Device Number
CY10E301
CY100E474
Description
Combinatorial ECL 16P8 Programmable Logic Device ..... 9-1
CY100E301 Combinatorial ECL 16P8 Programmable Logic Device ..... 9-1
CY10E302 Combinatorial ECL 16P4 Programmable Logic Device ..... 9-6
CY100E302 Combinatorial ECL 16P4 Programmable Logic Device ..... 9-6
CY10E422 $256 \times 4$ ECL Static RAM ..... 9-11
CY100E422 $256 \times 4$ ECL Static RAM ..... 9-11
CY10E474 $1024 \times 4$ ECL Static RAM ..... 9-18$1024 \times 4$ ECL Static RAM9-18
CY1E484 $4096 \times 4$ ECL Static RAM ..... 9-26
CY10E484 $4096 \times 4$ ECL Static RAM ..... 9-26
CY100E484 $4096 \times 4$ ECL Static RAM ..... 9-26
CY1E494 $16,384 \times 4$ ECL Static RAM ..... 9-27
CY10E494 $16,384 \times 4$ ECL Static RAM ..... 9-27
CY100E494 $16,384 \times 4$ ECL Static RAM ..... 9-27
Military Information
Military Overview ..... 10-1
Military Product Selector Guide ..... 10-2
Military Ordering Information ..... 10-6
BridgeMOS
Features ..... 11-1
Overview ..... 11-1
Device Number Description
CY8C150 BridgeMOS $1024 \times 4$ Static RAM Separate I/O ..... 11-1
CY8C245 BridgeMOS $2048 \times 8$ Reprogrammable Registered PROM ..... 11-1
CY8C291 BridgeMOS Reprogrammable $2048 \times 8$ PROM ..... 11-1
CY8C901 BridgeMOS 4-Bit Slice ..... 11-1
CY8C909 BridgeMOS Microprogram Sequencer ..... 11-1
CY8C911 BridgeMOS Microprogram Sequencer ..... 11-1
Design and Programming Tools
Device Number Description
QuickPro ..... 12-1
CY3101 PLD ToolKit ..... 12-3
CY3200 PLDS-MAX + PLUS Design System ..... 12-5
CY3300 QuickPro II ..... 12-9
Quality and Reliability
Quality, Reliability, and Process Flows ..... 13-1
Tape and Reel Specifications ..... 13-16
Packages Page Number
Thermal Management and Component Reliability ..... 14-1
Package Diagrams ..... 14-6
Sales Representatives and Distribution
Direct Sales OfficesNorth American Sales RepresentativesInternational Sales RepresentativesDistribution

## Device Number

## Description

1E484 $4096 \times 4$ ECL Static RAM ..... 9-26
1E494 16,384 x 4 ECL Static RAM ..... 9-27
10 E 301 Combinatorial ECL 16P8 Programmable Logic Device ..... 9-1
10E302 Combinatorial ECL 16P4 Programmable Logic Device ..... 9-6
10E422 $256 \times 4$ ECL Static RAM ..... 9-11
10E474 $1024 \times 4$ ECL Static RAM ..... 9-18
10E484 $4096 \times 4$ ECL Static RAM ..... 9-26
10E494 $16,384 \times 4$ ECL Static RAM ..... 9-27
100E301Combinatorial ECL 16P8 Programmable Logic Device9-1
100E302 Combinatorial ECL 16P4 Programmable Logic Device ..... 9-6100E422
$256 \times 4$ ECL Static RAM ..... 9-11
100E474 $1024 \times 4$ ECL Static RAM ..... 9-18
100E484 $4096 \times 4$ ECL Static RAM ..... 9-26
100E494 $16,384 \times 4$ ECL Static RAM ..... 9-27
2147
21482149
21148$4096 \times 1$ Static R/W RAM2-1
$1024 \times 4$ Static R/W RAM ..... 2-6
$1024 \times 4$ Static R/W RAM
$1024 \times 4$ Static R/W RAM ..... 2-6 ..... 2-6
$1024 \times 4$ Static R/W RAM, Low Power ..... 2-6
21L49 $1024 \times 4$ Static R/W RAM, Low Power ..... 2-6
27LS03 $16 \times 4$ Static R/W RAM ..... 2-294
27S03 $16 \times 4$ Static R/W RAM ..... 2-294
27S07 $16 \times 4$ Static R/W RAM ..... 2-294
2901C CMOS 4-Bit Slice ..... 6-1
2909A CMOS Microprogram Sequencers ..... 6-9
2910A CMOS Microprogram Controller ..... 6-14
2911A CMOS Microprogram Sequencers ..... 6-9
3000 QuickPro ..... 12-1
3101 PLD ToolKit ..... 12-332003300
334161166116A6117
PLDS-MAX + PLUS Design System ..... 12-5
QuickPro II ..... 12-9
$64 \times 4$ Serial Memory FIFO ..... 5-1
$2048 \times 8$ Static R/W RAM ..... 2-12
$2048 \times 8$ Static R/W RAM ..... 2-19
$2048 \times 8$ Static R/W RAM ..... 2-12
$16 \times 4$ Static R/W RAM ..... 2-294
Expandable 16,384 x 4 Static RAM ..... 2-106
16,384 x 4 Static RAM Separate I/O ..... 2-111
16,384x 4 Static RAM Separate I/O ..... 2-111
7B162$16,384 \times 4$ Static R/W RAM2-131
7B164
16,384 $\times 4$ Static R/W RAM ..... 2-131
7B166
2-221
7B185 $8,192 \times 8$ Static RAM
2-221
7B186 $8,192 \times 8$ Static RAM2-26
7C122$256 \times 4$ Static R/W RAM Separate I/O2-33
7 C 123$256 \times 4$ Static R/W RAM Separate I/O2-39
7 C 128
7C128A$2048 \times 8$ Static R/W RAM2-46
7 C 130 ..... 2-54
$1024 \times 8$ Dual-Port Static RAM$2048 \times 8$ Static R/W RAM
7 C 131 ..... 2-54
$1024 \times 8$ Dual-Port Static RAM
7 C 132 ..... 2-66
$2048 \times 8$ Dual-Port Static RAM
7 C 136 ..... 2-66
$2048 \times 8$ Dual-Port Static RAM
7 C140 ..... 2-54
$1024 \times 8$ Dual-Port Static RAM
7C1412-54

## Device Number

## Description

7 C 142
7 C146
7 C 147
7C148
7 C 149
7 C 150
7 C 157
7 C 161
7C161A
7 C162
7C162A
7C164
7C164A
7C166
7C166A
7 C 167
7C167A
7 C 168
7C168A
7C169
7C169A
7 C 170
7 C 170 A
7 C 171
7C171A
7 C 172
7C172A
7C182
7C183
7C184
7 C 185
7C185A
7C186
7C186A
7C187
7C187A
7C189
7 C 190
7 C 191
7C192
7C194
7C196
7 C 197
7C198
7 C 199
7C225
7 C 235
7 C 245
7C245A
7 C 251
7 C 254
7 C 261
$2048 \times 8$ Dual-Port Static RAM ..... 2-66
$2048 \times 8$ Dual-Port Static RAM ..... 2-66
$4096 \times 1$ Static RAM ..... 2-78
$1024 \times 4$ Static RAM ..... 2-85
$1024 \times 4$ Static RAM ..... 2-85
$1024 \times 4$ Static R/W RAM ..... 2-92
$16,384 \times 4$ Static R/W RAM ..... 2-100
$16,384 \times 4$ Static R/W RAM Separate I/O ..... 2-116
$16,384 \times 4$ Static R/W RAM Separate I/O ..... 2-123
$16,384 \times 4$ Static R/W RAM Separate I/O ..... 2-116
16,384 x 4 Static R/W RAM Separate I/O ..... 2-123
$16,384 \times 4$ Static R/W RAM ..... 2-137
$16,384 \times 4$ Static R/W RAM ..... 2-144
$16,384 \times 4$ Static R/W RAM with Output Enable ..... 2-137
$16,384 \times 4$ Static R/W RAM with Output Enable ..... 2-144
$16,384 \times 1$ Static R/W RAM ..... 2-153
$16,384 \times 1$ Static RAM ..... 2-160
$4096 \times 4$ Static RAM ..... 2-167
$4096 \times 4$ R/W RAM ..... 2-174
$4096 \times 4$ Static RAM ..... 2-167
$4096 \times 4$ R/W RAM ..... 2-174
$4096 \times 4$ Static R/W RAM with Output Enable ..... 2-183
$4096 \times 4$ Static R/W RAM ..... 2-188
$4096 \times 4$ Static R/W RAM Separate I/O ..... 2-194
$4096 \times 4$ Static R/W RAM Separate I/O ..... 2-200
$4096 \times 4$ Static R/W RAM Separate I/O ..... 2-194
$4096 \times 4$ Static R/W RAM Separate I/O ..... 2-200
8,192 $\times 9$ Static R/W RAM ..... 2-208
$2 \times 4096 \times 16$ Cache RAM ..... 2-213
$2 \times 4096 \times 16$ Cache RAM ..... 2-213
$8,192 \times 8$ Static R/W RAM ..... 2-226
8,192 $\times 8$ Static R/W RAM ..... 2-233
$8,192 \times 8$ Static R/W RAM ..... 2-226
$8,192 \times 8$ Static R/W RAM ..... 2-233
$65,536 \times 1$ Static R/W RAM ..... 2-241
$65,536 \times 1$ Static R/W RAM ..... 2-248
$16 \times 4$ Static R/W RAM ..... 2-257
$16 \times 4$ Static R/W RAM ..... 2-257
65,536 x 4 Static R/W RAM Separate I/O ..... 2-264
65,536 x 4 Static R/W RAM Separate I/O ..... 2-264
65,536 x 4 Static R/W RAM ..... 2-271
65,536 x 4 Static R/W RAM with Output Enable ..... 2-271
262,144 x 1 Static R/W RAM ..... 2-279
$32,768 \times 8$ Static R/W RAM ..... 2-286
$32,768 \times 8$ Static R/W RAM ..... 2-286
$512 \times 8$ Registered PROM ..... 3-4
1024 x 8 Registered PROM ..... 3-15
2048 x 8 Reprogrammable Registered PROM ..... 3-26
$2048 \times 8$ Reprogrammable Registered PROM ..... 3-38
16,384 x 8 Power Switched and Reprogrammable PROM ..... 3-50
$16,384 \times 8$ Reprogrammable PROM ..... 3-50
$8192 \times 8$ Power Switched and Reprogrammable PROM ..... 3-60

## Device Number

## Description

7C263
7C264
7C265
7C266
7C268
7C269
7 C 271
7C274
7 C 277

## 7C279

7C281
7C282
7 C 285
7C286
7 C 287
7C289
7 C 291
7C291A
7C292
7C292A
7C293A
7C330
7 C 331
7 C 332
7 C 336
7 C 337

## 7C338

7 C 339
7C340 EPLD Family

## 7C341

7 C 342
7 C 343
7 C 344
7C345
7 C361
7C401
7C402
7C403
7C404
7C408A
7C409A
7 C 420
7C421
7 C 424
7C425
7C428
7C429
7C432
7C433
7 C 439
7C441
7 C 442

8192 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-60
$8192 \times 8$ Reprogrammable PROM 3-60
64K Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-71
$8192 \times 8$ Power Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-81
64K Registered Diagnostic PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-86
64K Registered Diagnostic PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-86
32,768 x 8 Power Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-99
32,768 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-99
32,768 x 8 Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-105
32,768 x 8 Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-105
1024 x 8 PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-115
1024 x 8 PROM . ................................................................................... . . 3-115
65,536 x 8 Reprogrammable Fast Column Access PROM ................................. 3-124
$65,536 \times 8$ Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-131
65,536 x 8 Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-131
65,536 x 8 Reprogrammable Fast Column Access PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-124
2048 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-136
2048 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-145
2048 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-136
2048 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-145
2048 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-145
CMOS Programmable Synchronous State Machine ........................................ . . . 4-89
Asynchronous Registered EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-101
Registered Combinatorial EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-113
6-ns BiCMOS PAL with Input Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-123
7-ns PAL with Input Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-124
6-ns BiCMOS PAL with Output Latches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-125
7-ns BiCMOS PAL with Output Latches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-126

192-Macrocell MAX EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-134
128-Macrocell MAX EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-137
64-Macrocell MAX EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-149
32-Macrocell MAX EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-161
128-Macrocell MAX EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-137
Ultra High Speed State Machine EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-171
$64 \times 4$ Cascadeable FIFO ................................................................................. . . 5-6
$64 \times 5$ Cascadeable FIFO . ............................................................................ . . . 5-6
$64 \times 4$ Cascadeable FIFO with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-6
$64 \times 5$ Cascadeable FIFO with Output Enable . .................................................. . 5-6
64 x 8 Cascadeable FIFO ................................................................................ . . 5-16
$64 \times 9$ Cascadeable FIFO ............................................................................ . . 5-16
$512 \times 9$ Cascadeable FIFO . ........................................................................... . . . . 5 .30
$512 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
1024 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
1024 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5- 30
2048 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5- 30
2048 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
4096 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-43
$4096 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-43
2048 x 9 Bidirectional FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-53
$512 \times 9$ Synchronous FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-65
2K x 9 Synchronous FIFO ...................................................................... . 5-65

## Device Number

## Description

## 7 C443

7C444
$7 \mathrm{C510}$

## 7 C 516

7 C517
7C601
7C602

## 7C604

7C605
7 C 611
7 C 901

## $7 \mathrm{C909}$

## $7 \mathrm{C910}$

## 7 C 911

7 C 9101
7 C 9115
7 C 9116
7C9117
8 C 150

## 8 C 245

8C291
8 C 901
8 C 909
8C911
93422
93422A
93L422
93L422A
M1220
M1240
M1400
M1420

 masz M1441 M1460
M1461
M1464
M1540
M1610
M1611
M1620

## M1621

M1622
M1623

## M1624

## M1641

M1720
M1821
M1822
M1830
$512 \times 9$ Cascadeable Synchronous FIFO ..... 5-66
2K x 9 Cascadeable Synchronous FIFO ..... 5-66
$16 \times 16$ Multiplier Accumulator ..... 6-19
$16 \times 16$ Multipliers ..... 6-31
$16 \times 16$ Multipliers ..... 6-31
32-Bit RISC Processor ..... 7-6
Floating-Point Unit ..... 7-14
Cache Controller and Memory Management Unit ..... 7-20
Cache Controller and Memory Management Unit ..... 7-29
32-Bit RISC Controller ..... 7-39
CMOS 4-Bit Slice ..... 6-43
CMOS Microprogram Sequencers ..... 6-58
CMOS Microprogram Controller ..... 6-69
CMOS Microprogram Sequencers ..... 6-58
CMOS 16-Bit Slice ..... 6-80
CMOS 16-Bit Microprogrammed ALU ..... 6-97
CMOS 16-Bit Microprogrammed ALU ..... 6-97
CMOS 16-Bit Microprogrammed ALU ..... 6-97
BridgeMOS $1024 \times 4$ Static RAM Separate I/O ..... 11-1
BridgeMOS $2048 \times 8$ Reprogrammable Registered PROM ..... 11-1
BridgeMOS Reprogrammable $2048 \times 8$ PROM ..... 11-1
BridgeMOS 4-Bit Slice ..... 11-1
BridgeMOS Microprogram Sequencer ..... 11-1
BridgeMOS Microprogram Sequencer ..... 11-1
$256 \times 4$ Static R/W RAM ..... 2-300
$256 \times 4$ Static R/W RAM ..... 2-300
$256 \times 4$ Static R/W RAM ..... 2-300
$256 \times 4$ Static R/W RAM ..... 2-300
$64 \mathrm{~K} \times 4$ Static RAM Module ..... 2-306
256K x 4 Static RAM Module ..... 2-311
$32 \mathrm{~K} \times 8$ Static RAM Module ..... 2-316
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 2-321
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 2-326
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 8-8
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 2-333
$256 \mathrm{~K} \times 8$ Static RAM Module ..... 8-14
$512 \mathrm{~K} \times 8$ Static RAM Module ..... 8-19
$512 \mathrm{~K} \times 8$ Static RAM Module ..... 8-24
$512 \mathrm{~K} \times 8$ Static RAM Module ..... 2-341
256K x 9 Buffered Static RAM Module with Separate I/O ..... 8-31
$16 \mathrm{~K} \times 16$ Static RAM Module ..... 2-347
$16 \mathrm{~K} \times 16$ Static RAM Module ..... 8-37
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 2-354
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 8-45
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 8-51
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 2-361
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 8-57
$256 \mathrm{~K} \times 16$ Static RAM Module ..... 8-62
$32 \mathrm{~K} \times 24$ Static RAM Module ..... 8-67
$16 \mathrm{~K} \times 32$ Static RAM Module ..... 8-72
$16 \mathrm{~K} \times 32$ Static RAM Module with Separate I/O ..... 8-79
$64 \mathrm{~K} \times 32$ Static RAM Module ..... 8-86

## Device Number

M1831 $64 \mathrm{~K} \times 32$ Static RAM Module ..... 8-91
M1832 $64 \mathrm{~K} \times 32$ Static RAM Module ..... 8-96
M1841 $256 \mathrm{~K} \times 32$ Static RAM Module ..... 8-101
M1910 $16 \mathrm{~K} \times 68$ Static RAM Module ..... 8-107
M1911 $16 \mathrm{~K} \times 68$ Static RAM Module ..... 8-113
M4210 Cascadeable 8K x 9 FIFO ..... 5-67, 8-120
M4220 Cascadeable 16 K x 9 FIFO ..... 5-68, 8-121
PAL 22V10CUniversal PAL Device4-80
PAL 22VP10C Universal PAL Device ..... 4-80
PAL® C 20 Series Reprogrammable CMOS PAL C 16L8, 16R8, 16R6, 16R4 ..... 4-7
PALC 20G10B CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-33
PALC 20G10 CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-33
PALC 22V10B Reprogrammable CMOS PAL Device ..... 4-61
PALC 22V10 Reprogrammable CMOS PAL Device ..... 4-61
PLD C 18G8 CMOS Generic 20-Pin Programmable Logic Device ..... 4-26
16L8 ..... 4-26
16R4 ..... 4-26
16R6 ..... 4-26
16R8 ..... 4-26
PLD 20RA10 Reprogrammable Asynchronous CMOS Logic Device ..... 4-52
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS11
DESIGN AND ..... 12
PROGRAMMING TOOLS
QUALITY AND RELIABILITY
PACKAGES16

## General Product Information

Cypress Semiconductor Background ..... 1-2
Product Selector Guide ..... 1-3
Ordering Information ..... 1-8
Product Line Cross Reference ..... 1-10

## Cypress Semiconductor Background

Cypress Semiconductor was founded in April 1983 with the stated goal of serving the high-performance semiconductor market. This market is served by producing the highest-performance integrated circuits using state-of-the-art processes and circuit design. Cypress is a complete semiconductor manufacturer, performing its own process development, circuit design, wafer fabrication, assembly, and text. The company went public in May 1986 and was listed on the New York Stock Exchange in October 1988.
The initial semiconductor process, a CMOS process employing 1.2-micron geometries, was introduced in March 1984. This process is used in the manufacturing of Static RAMs and Logic circuits. In the third quarter of 1984, a 1.2-micron CMOS EPROM process was introduced for the production of programmable products. At the time of introduction, these processes were the most advanced production processes in the industry. Following the 1.2 -micron processes, a 0.8 -micron CMOS SRAM process was implemented in the first quarter of 1986, and a 0.8 -micron EPROM process in the third quarter of 1987.
In keeping with the strategy of serving the high-performance markets with state-of-the-art integrated circuits, Cypress introduced two new processes in 1989. These were a bipolar submicron process, targeted for ECL circuits, and a BiCMOS process to be used for most types of TTL and ECL circuits.
The circuit design technology used by Cypress is also state of the art. This design technology, along with advanced process technology, allows Cypress to introduce the fastest, highest-performance circuits in the industry. Cypress's products fall into seven families: high-speed Static RAMs, PROMS, Erasable Programmable Logic Devices, Logic, RISC microprocessors, ECL SRAMs and PLDs, and module products. Members of the CMOS Static RAM family include devices in densities of 64 bits to 256 K bits, and performance from 7 ns to 35 ns . The various organizations, $16 \times 4$, $256 \times 4$ through $256 \mathrm{~K} \times 1,32 \mathrm{~K} \times 8$, and $64 \mathrm{~K} \times 4$ provide optimal solutions for applications such as large mainframes, high-speed controllers, communications, and graphics display. Cypress's BiCMOS family of 64 K SRAMs in $16 \mathrm{~K} \times 4$ and $32 \mathrm{~K} \times 8$ configurations offers speeds as fast as 10 ns .
Cypress's CMOS programmable products consist of high-speed PROMs and Erasable Programmable Logic Devices (EPLDs), both employing an EPROM programming element. Like the high-speed Static RAM family, these products are the natural choice to replace older devices because they provide superior performance at one half of the power consumption. PROM densities range from 4 to 512 kilobits in byte-wide organization. EPLD products range from 20 pins to 68 pins with performance as fast as 125 MHz . To support new programmable products, Cypress introduced the QuickPro programming system (CY3000) for PLDs and PROMs, and the PLD ToolKit for PLDs. QuickPro is a development tool that includes a single, IBM PC ${ }^{\circledR}$ compatible add-on board and a software utility program. The PLD ToolKit is a software design tool that assembles and simulates logic functions, generates JEDEC files, and reverse assembles to create source files. Both QuickPro and the PLD ToolKit software are updated via floppy disk, thereby allowing quick support of all Cy press programmable products.
Logic products include circuits such as 4 -bit and 16 -bit slices, 16 x 16 multipliers and 16 -bit microprogrammable ALUs, a family
of $1 \mathrm{~K} \times 8$ and $2 \mathrm{~K} \times 8$ dual-port SRAMS, as well as a family of FIFOs that range from $64 \times 4$ to $4 \mathrm{~K} \times 9$. FIFOs provide the interface between digital information paths of widely varying speeds. This allows the information source to operate at its own intrinsic speed, while the results may be processed or distributed at a speed commensurate with need.
Until 1988, all Cypress products were TTL I/O-compatible. In 1989, Cypress introduced ECL products having access times (propagation delays) of less than 3.5 ns in either of the popular I/O configurations, 100 K or $10 \mathrm{~K} / 10 \mathrm{KH}$. ECL RAMs include 256 $\times 4,1 \mathrm{~K} \times 4$, and $16 \mathrm{~K} \times 4$ RAM families with balanced read/write cycles. The ECL PLDs are combinatorial 16P8 and 16P4 devices that can be programmed on QuickPro and other commercially available programming tools. Both the RAMs and PLDs are offered in low-power versions, reducing operating power by 30 to 40 percent while achieving 5-ns access times (RAM) and 6-ns tpD (PLD).
The module family consists of both standard and custom modules incorporating circuits from the other six product families. This capability provides a fast, low-risk solution for designs requiring the ultimate in system performance and density. Several module configurations are available depending on height and board real estate constraints. Modules include Single-In-Line, Dual-In-Line, Dual Single-In-line, Vertical Dual-In-Line, Quad-In-Line, and (Staggered) Zig-Zag-In-Line packages.
Cypress's CY7C600 family of RISC microprocessor products provides state-of-the-art high-performance computing for applications ranging from UNIX-based business computers and workstations to embedded controls. Based on the SPARC RISC architecture, the family provides a complete solution with Integer Unit (IU), Floating-Point Unit (FPU), Cache Control and Memory Management Unit (CMU), and Cache RAMs (CRAMs). The family is functionally partitioned to provide a range of features, performance, and price to suit each type of application.
Situated in California's Silicon Valley (San Jose) and Round Rock (Austin), Texas, Cypress houses R\&D, design, wafer fabrication, assembly, and administration. The facilities are designed to the most demanding technical and environmental specifications in the industry. At the Texas facility, the entire wafer fabrication area is specified to be a Class 1 environment. This means that the ambient air has less than 1 particle of greater than 0.2 microns in diameter per cubic foot of air. Other environmental considerations are carefully insured: temperature is controlled to a $\pm 0.2$ degree Fahrenheit tolerance; filtered air is completely exchanged more than 10 times each minute throughout the fab; and critical equipment is situated on isolated slabs to minimize vibration.
Attention to assembly is equally as critical. Cypress assembles and tests 55 packages in the United States at its San Jose, California plant. Assembly is completed in a clean room until the silicon die is sealed in a package. Lead frames are handled in carriers or cassettes through the entire operation. Automated robots remove and replace parts into cassettes. Using sophisticated automated equipment, parts are assembled and tested in less than five days. The Cypress assembly line is the most flexible, automated line in the United States.
The Cypress motto has always been "only the best-the best facilities, the best equipment, the best employees . . . all striving to make the best CMOS, BiCMOS, and bipolar products.

## Cypress Process Technology

In the last decade, there has been a tremendous need for highperformance semiconductor products manufactured with a balance of SPEED, RELIABILITY, and POWER. Cypress Semiconductor has overcome the classically held perceptions that CMOS is a moderate-performance technology.
Cypress initially introduced a 1.2 -micron " N " well technology with double-layer poly and a single-layer metal. The process employs lightly doped extensions of the heavily doped source and drain regions for both "N" and "P" channel transistors for significant improvement in gate delays. Further improvements in performance, through the use of substrate bias techniques, have added the benefit of eliminating the input and output latch-up characteristics associated with the older CMOS technologies.
Cypress pushed process development to new limits in the areas of PROMs (Programmable Read Only Memory) and EPLDs (Eraseable Programmable Logic Devices). Both PROMs and EPLDs have existed since the early 1970s in a bipolar process that employed various fuse technologies and was the only viable highspeed nonvolatile process available. Cypress PROMs and EPLDs use EPROM technology, which has also been in use in MOS (Metal Oxide Silicon) also since the early 1970s. EPROM technology has traditionally emphasized density advantages while forsaking performance. Through improved technology, Cypress has produced the first high-performance CMOS PROMs and EPLDs, replacing their bipolar counterparts.
To maintain our leadership position in CMOS technology, Cy press has introduced a sub-micron technology into production. This process reduces the drawn channel length from the current 1.2 microns to 0.8 microns. This sub-micron breakthrough makes Cypress's CMOS one of the most advanced production processes in the world.
To further enhance the technology from the reliability direction, improvements have been incorporated in the process and design, minimizing electrostatic discharge and input signal clipping problems.
Finally, although not a requirement in the high-performance arena, CMOS technology substantially reduces the power consumption for any device. This improves reliability by allowing the device to operate at a lower die temperature. Now higher levels of integration are possible without trading performance for power. For instance, devices may now be delivered in plastic packages without any impact on reliability.
While addressing the performance issues of CMOS technology, Cypress has not ignored the quality and reliability aspects of technology development. Rather, the traditional failure mechanisms of electrostatic discharge (ESD) and latch-up have been addressed and solved through process and design technology innovation.
ESD-induced failure has been a generic problem for many highperformance MOS and bipolar products. Although in its earliest years, MOS technology experienced oxide reliability failures, this problem has largely been eliminated through improved oxide growth techniques and a better understanding of the ESD problem. The effort to adequately protect against ESD failures is perturbed by circuit delays associated with ESD protection circuits. Focusing on these constraints, Cypress has developed ESD protection circuitry specific to 1.2 - and 0.8 -micron CMOS process technology. Cypress products are designed to withstand voltage and energy levels in excess of 2001 volts and 0.4 milli-joules.

Latch-up, a traditional problem with CMOS technologies, has been eliminated through the use of substrate bias generation techniques, the elimination of the "P" MOS pull-ups in the output drivers, the use of guardring structures and care in the physical layout of the products.
Cypress has also developed additional process innovations and enhancements: the use of multilayer metal interconnections, advanced metal deposition techniques, silicides, exclusive use of plasma for etching and ashing process steps, and 100 percent stepper technology with the world's most advanced equipment.
A wholly owned subsidiary of Cypress, Aspen Semiconductor, has developed both advanced bipolar and BiCMOS technologies augmenting the capabilities of the Cypress CMOS processes. Both the new Bipolar and BiCMOS technologies are based on the Cypress 0.8 -micron CMOS process for enhanced manufacturability. Like CMOS, these processes are scalable to take advantage of finer line lithography. Where speed is critical, Cypress BiCMOS allows increased transistor performance. It also allows reduced power in the non-speed critical sections of the design to optimize the speed/power balance. The Bipolar and BiCMOS processes make possible memories and logic operating up to 400 MHz . The drive to maintain process technology leadership has not stopped with the 0.8 -micron devices. Cypress is developing fine-line geometries beyond this to insure technology leadership in the next decade.
Cypress technologies have been carefully designed, creating products that are "only the best" in high-speed, excellent reliability, and low power.

## tatic RAMs

| Size | Organization | Pins | Part Number | Speed (ns) |  | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ;4 | 16x4-Inverting | 16 | CY7C189 | $\mathrm{t}_{\mathrm{AA}}=15,25$ | 55@25 | D,L.P | Now |
| 34 | 16×4-Non-Inverting | 16 | CY7C190 | $\mathrm{t}_{\mathrm{AA}}=15,25$ | $55 @ 25$ | D,L,P | Now |
| ;4 | 16x4-Inverting | 16 | CY74S189 | $t_{\text {AA }}=35$ | 90@35 | D, P | Now |
| ;4 | 16x4-Inverting | 16 | CY27S03A | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 90@ 25 | D,L, P | Now |
| ;4 | 16×4-Non-Inverting | 16 | CY27S07A | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 90@ 25 | D,L, P | Now |
| 34 | 16x4-Inverting Low Power | 16 | CY27LS03M | $\mathrm{t}_{\mathrm{AA}}=65$ | 38@65 | D, L | Now |
| 1 K | $256 \times 4$ | 22 | CY7C122 | $\mathrm{t}_{\mathrm{AA}}=15,25,35$ | 60 @ 25 | D,L, P, S | Now |
| IK | $256 \times 4$ | 24S | CY7C123 | $\mathrm{t}_{\text {AA }}=7,9,12$ | 120@7 | D,L, P, V | Now |
| IK | $256 \times 4$ | 22 | CY9122/91L22 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 120@25 | D, P | Now |
| \|K | 256x4 | 22 | CY93422A/93L422 | $\mathrm{t}_{\text {AA }}=35,45,60$ | 80@45 | D,L,P | Now |
| IK | 4Kx1-CS Power Down | 18 | CY7C147 | $\mathrm{t}_{\text {AA }}=25,35,45$ | 80/10@35 | D,L, P, S | Now |
| 1 K | 4Kx1-CS Power Down | 18 | CY2147/21LA7 | $\mathrm{t}_{\text {AA }}=35,45,55$ | 125/25@35 | D, P | Now |
| IK | 1Kx4-CS Power Down | 18 | CY7C148 | $\mathrm{t}_{\text {AA }}=25,35,45$ | 80/10@35 | D,L, P, S | Now |
| IK | 1Kx4-CS Power Down | 18 | CY2148/21L48 | $\mathrm{t}_{\text {AA }}=35,45,55$ | 120/20@35 | D, P, S | Now |
| IK | 1 Kx 4 | 18 | CY7C149 | $\mathrm{t}_{\text {AA }}=25,35,45$ | 80 @ 35 | D, L, P, S | Now |
| 1 K | 1 Kx 4 | 18 | CY2149/21L49 | $\mathrm{t}_{\text {AA }}=35,45,55$ | 120@35 | D, P | Now |
| IK | 1Kx4-Separate I/O, Reset | 24S | CY7C150 | $\mathrm{t}_{\text {AA }}=10,12,15,25,35$ | $90 @ 12$ | D, L, P, S | Now |
| 3K | 1 Kx 8 -Dual Port | 48 | CY7C130 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | D, L, P | Now |
| 3K | 1Kx8-Dual PortSlave | 48 | CY7C140 | $\mathrm{t}_{\text {AA }}=25,35,45,55$ | 170@ 25 | D,L, P | Now |
| 3K | 1 Kx 8 -Dual Port | 52 | CY7C131 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | L, J | Now |
| 3K | 1Kx8-Dual Port Slave | 52 | CY7C141 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | L, J | Now |
| 16K | 2Kx8-CS Power Down | 24S | CY7C128 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 90/20@55 | D,L,P, V | Now |
| 16K | 2Kx8-CS Power Down | 24 | CY7C128A | $\mathrm{t}_{\text {AA }}=20,25,35,45,55$ | 90/20@55 | D,L,P,V | Now |
| 16K | 2Kx8-CS Power Down | 24 | CY6116 | $\mathrm{t}_{\text {AA }}=35,45,55$ | 120/20@55 | D, L | Now |
| 16K | 2Kx8-CS Power Down | 24 | CY6116A | $\mathrm{t}_{\text {AA }}=20,25,35,45,55$ | 80/20@55 | D,L | Now |
| 16K | 2Kx8-CS Power Down | 32S | CY6117 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 130/20@55 | L | Now |
| 16K | 16Kx1-CS Power Down | 20 | CY7C167 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 50/15@25 | D,L, P, V | Now |
| 16K | 16Kx1-CS Power Down | 20 | CY7C167A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,40$ | 50/15@45 | D,L, P, V | Now |
| 16K | 4Kx4-CS Power Down | 20 | CY7C168 | $\mathrm{t}_{\text {AA }}=25,35,45$ | 90/15@25 | D,L,P, V | Now |
| 16K | 4Kx4-CS Power Down | 20 | CY7C168A | $\mathrm{t}_{\text {AA }}=15,20,25,35,45$ | 70/15@45 | D,L,P,V | Now |
| 16K | 4Kx4 | 20 | CY7C169 | $\mathrm{t}_{\mathrm{AA}}=25,35,40$ | 90@ 25 | D,L, P, V | Now |
| 16K | 4Kx4 | 20 | CY7C169A | $\mathrm{t}_{\text {AA }}=15,20,25,35,40$ | 70 @ 45 | D,L, P, V | Now |
| 16K | 4Kx4-Output Enable | 22S | CY7C170 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | $90 @ 45$ | D,L,P,V | Now |
| 16K | 4Kx4-Output Enable | 22 S | CY7C170A | $\mathrm{t}_{\text {AA }}=15,20,25,35,45$ | 90@45 | D,L,P, V | Now |
| 16K | 4 Kx 4 -Separate I/O | 24S | CY7C171 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 90/15@25 | D,L,P, V | Now |
| 16K | 4Kx4-Separate I/O | 24S | CY7C171A | $\mathrm{t}_{\text {AA }}=15,20,25,35,45$ | 90@45 | D,L,P, V | Now |
| 16K | 4Kx4-Separate I/O | 24S | CY7C172 | $\mathrm{t}_{\text {AA }}=25,35,45$ | 90/15@25 | D,L,P, ${ }^{\text {d }}$ | Now |
| 16K | 4Kx4-Separate I/O | 24 S | CY7C172A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 90@45 | D,L, P, V | Now |
| 16K | 2Kx8-Dual Port | 48 | CY7C132 | $\mathrm{t}_{\text {AA }}=25,35,45,55$ | 170@25 | D,L, P | Now |
| 16K | 2Kx8-Dual Port Slave | 48 | CY7C142 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | D,L, P | Now |
| 16K | 2Kx8-Dual Port | 52 | CY7C136 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | L, J | Now |
| 16K | 2Kx8-Dual Port (Slave) | 52 | CY7C146 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | L, J | Now |
| 34K | 8Kx8-CS Power Down | 28 S | CY7B185 | $\mathrm{t}_{\mathrm{AA}}=12,15$ | 135/40@15 | D,L, P, V | Now |
| 34K | 8Kx8-CS Power Down | 28 | CY7B186 | $\mathrm{t}_{\mathrm{AA}}=12,15$ | 135/40@15 | D,L, P, V | Now |
| 34K | 8Kx8-CS Power Down | 28S | CY7C185A | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 120/20@15 | D,L, P, V | Now |
| 54K | 8Kx8-CS Power Down | 28 | CY7C186A | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 120/20@15 | D,P | Now |
| 54K | 16Kx4-CS Power Down | 22 S | CY7B164 | $\mathrm{t}_{\mathrm{AA}}=10,12$ | 120/40@12 | D, P, V | Now |
| 54K | 16Kx4-CS Power Down | 22 S | CY7C164A | $\mathrm{t}_{\text {AA }}=15,20,25,35,45$ | 115/40@15 | D,L, P, V | Now |
| 34K | 16Kx4-Linear Decode with SCSs | 28 S | CY7B160 | $\mathrm{t}_{\mathrm{AA}}=12,15$ | 115/40@15 | D, P, V | Now |
| 34K | 16K $\times 4$-Output Enable | 24 S | CY7B166 | $\mathrm{t}_{\mathrm{AA}}=10,12$ | 120/40@12 | D, P, V | Now |
| 34K | 16K×4-Output Enable | 24S | CY7C166A | $\mathrm{t}_{\text {AA }}=15,20,25,35,45$ | 115/40@15 | D, L, P, V | Now |
| 34K | 16Kx4-Separate I/O,Transparent Write | 28 S | CY7B161 | $\mathrm{t}_{\mathrm{AA}}=10,12$ | 120/40@12 | D, P, V | Now |
| 54K | 16K×4-Separate I/O | 28S | CY7B162 | $\mathrm{t}_{\mathrm{AA}}=10,12$ | 120/40@12 | D, P, V | Now |
| 54K | 16K x 4 -Separate I/O, Transparent Write | 28S | CY7C161A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 115/40@15 | D,L, P, V | Now |
| 34K | 16Kx4-Separate I/O | 28 S | CY7C162A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 115/40@15 | D,L, P, V | Now |
| 34K | 64Kx 1-CS Power Down | 22 S | CY7C187A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 90/40@ 15 | D,L, P, V | Now |
| 12K | 8 Kx 9 | 28 S | CY7C182 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | D, P, V | 1Q90 |
| 128K | 8 Kx 16 - Addresses Latched except A12 | 52 | CY7C183 | $\mathrm{t}_{\text {AA }}=25,35,45$ | 220@ 25 | , | Now |
| 128K | $8 \mathrm{Kx16} 16$ - Addresses Latched | 52 | CY7C184 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 220@25 | J | Now |
| $\underline{256 \mathrm{~K}}$ | 16K $\times 16$-SPARCCache RAM | 52 | CY7C157 | $\mathrm{t}_{\Delta A}=20,24,33$ | 250 | J,L | Now |

Static RAMs (continued)

| Size | Organization | Pins | Part Number | Speed (ns) | $\mathbf{I}_{\mathbf{C C}} / /_{\text {SB }} / I_{\mathbf{C C D R}}$ ( mA @ ns ) | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 256K | 32Kx 8-CS Power Down | 28 | CY7C198 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170/35@25 | D, L, P | Now |
| 256K | 32Kx 8-CS Power Down | 28S | CY7C199 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 150/35@25 | D, L, P, V | Now |
| 256K | 64Kx4-CS Power Down | 24S | CY7C194 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 120/35@25 | D, L, P, V | Now |
| 256K | 64Kx 4 -CS Power Down with OE | 28S | CY7C196 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 120/35@25 | D, L, P, V | Now |
| 256K | 64Kx4-Separate I/O,Transparent Write | 28S | CY7C191 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 120/35@25 | D, L, P, V | Now |
| 256K | 64K×4-Separate I/O | 28S | CY7C192 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 120/35@25 | D, L, P, V | Now |
| 256K | 256Kx1-CS Power Down | 24S | CY7C197 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 100/35@25 | D, L, P, V | Now |

## ECL SRAMs

| Size | Organization | Pins | Part Number | Speed (ns) | $\mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} / \mathbf{I}_{\mathbf{C C D R}}$ (mA@ms) | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 K | $256 \times 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 24.4 | CY10E422 | $\mathrm{t}_{\mathrm{AA}}=3,5$ | 220 | D, L, K, Y | Now |
| 1K | $256 \times 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 24.4 | CY10E422L | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 150 | D,L, J,K | Now |
| 1K | 256x4-100K | 24.4 | CY100E422 | $\mathrm{t}_{\mathrm{AA}}=3,5$ | 220 | D, L, K, Y | Now |
| 1K | 256x4-100K | 24.4 | CY100E422L | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 150 | D, L, J, K | Now |
| 4K | $1024 \times 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 24.4 | CY10E474 | $\mathrm{t}_{\mathrm{AA}}=3,5$ | 275 | D,L,K,Y | Now |
| 4K | $1024 \times 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 24.4 | CY10E474L | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 190 | D, L, J,K | Now |
| 4K | $1024 \times 4-100 \mathrm{~K}$ | 24.4 | CY100E474 | $\mathrm{t}_{\mathrm{AA}}=3,5$ | 275 | D, L, K, Y | Now |
| 4K | $1024 \times 4-100 \mathrm{~K}$ | 24.4 | CY100E474L | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 190 | D,L, J, K | Now |
| 64K | $16 \mathrm{Kx} 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 28.4 | CY10E494 | $\mathrm{t}_{\mathrm{AA}}=7,10,12$ | 190 | D,P, L, K, V | Now |
| 64K | $16 \mathrm{~K} \times 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 28.4 | CY10E494L | $t_{\text {AA }}=10,12$ | 135 | D,P,L,K,V | Now |
| 64K | $16 \mathrm{~K} \times 4-100 \mathrm{~K}$ | 28.4 | CY100E494 | $\mathrm{t}_{\mathrm{AA}}=7,10,12$ | 190 | D,P,L,K,V | Now |
| 64K | $16 \mathrm{Kx} 4-100 \mathrm{~K}$ | 28.4 | CY100E494L | $t_{A A}=10,12$ | 135 | D,P,L,K, V | Now |

Modules

| Size | Organization | Pins | Part Number | Speed (ns) | $\mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} / \mathbf{I}_{\mathbf{C C D R}}$ ( $\mathrm{mA} @ \mathrm{~ns}$ ) | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 256K | 64Kx4-SRAM (JEDEC) | 24 | CYM1220 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 325@10 | HD | $1 \mathrm{Q90}$ |
| 256K | 32Kx8-SRAM (JEDEC) | 28 | CYM1400 | $t_{A A}=10,12,15$ | 375@10 | HD | $1 \mathrm{Q90}$ |
| 256K | $16 \mathrm{~K} \times 16$-SRAM (JEDEC) | 40 | CYM1610 | $\begin{aligned} & t_{\mathrm{AA}}=12,15 \\ & \mathrm{t}_{\mathrm{AA}}=20,25,35,45,50 \end{aligned}$ | $\begin{aligned} & 550 @ 12 \\ & 330 @ 20 \end{aligned}$ | HD HD | $\begin{aligned} & 1090 \\ & \text { Now } \end{aligned}$ |
| 256K | $16 \mathrm{Kx} 16-$ SRAM | 36 | CYM1611 | $\begin{aligned} & \mathrm{t}_{\mathrm{AA}}=12,15,20 \\ & \mathrm{t}_{\mathrm{AA}}=25,30,35,45 \end{aligned}$ | $\begin{aligned} & 550 @ 12 \\ & 330 @ 25 \end{aligned}$ | HV HV | $\begin{aligned} & 1 \mathrm{Q} 90 \\ & \text { Now } \end{aligned}$ |
| 512K | 16K×32-SRAM (JEDEC) | 64 | CYM1821 | $\begin{aligned} & \mathrm{t}_{\mathrm{AA}}=12,15 \\ & \mathrm{t}_{\mathrm{AA}}=20,25,35,45 \end{aligned}$ | $\begin{aligned} & 960 @ 12 \\ & 720 @ 25 \end{aligned}$ | PZ | $\begin{aligned} & \text { 1Q90 } \\ & \text { Now } \end{aligned}$ |
| 512K | 16K×32-SRAM | 88 | CYM1822 | $\begin{aligned} & t_{\mathrm{AA}}=12,15 \\ & t_{\mathrm{AA}}=20,25,30,45,55 \end{aligned}$ | $\begin{aligned} & 960 @ 12 \\ & 720 @ 25 \end{aligned}$ | $\begin{aligned} & \mathrm{HV} \\ & \mathrm{HV} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{Q90} \\ & \text { Now } \end{aligned}$ |
| 768K | 32K $\times 24$-SRAM | 56 | CYM1720 | $\mathrm{t}_{\mathrm{AA}}=25,30,35$ | 330@ 25 | PZ | Now |
| 1M | 256Kx 4 -SRAM (JEDEC) | 28 | CYM1240 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 480@25 | HD | Now |
| 1M | 128 Kx 8 -SRAM (JEDEC) | 32 | CYM1420 | ${ }^{\text {AAA }}$ = $=30,35,45,55$ | 210@30 | HD | Now |
| 1M | 128 Kx 8 -SRAM (JEDEC) | 32 | CYM1421 | $\mathrm{t}_{\mathrm{AA}}=70,85$ | 120@70 | HD | Now |
| 1M | 128 Kx 8 -SRAM | 30 | CYM1422 | $\mathrm{t}_{\mathrm{AA}}=30,35,45,55$ | 200@30 | PS | Now |
| 1M | 128 Kx 8 -SRAM (JEDEC) | 32 | CYM1423 | $\mathrm{t}_{\mathrm{AA}}=45,55,70$ | 210@45 | PD | Now |
| 1M | 64K×16-SRAM (JEDEC) | 40 | CYM1620 | $\mathrm{t}_{\mathrm{AA}}=30,35,45,55$ | 340@30 | HD | Now |
| 1M | $64 \mathrm{~K} \times 16-$ SRAM | 40 | CYM1621 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,45$ | 1250@20 | HD | Now |
| 1M | 64K×16-SRAM | 40 | CYM1622 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 400@ 25 | HV | Now |
| 1M | 64Kx 16-SRAM (JEDEC) | 40 | CYM1623 | $\mathrm{t}_{\mathrm{AA}}=70,85,100$ | 240@70 | HD | Now |
| 1M | 64Kx 16-SRAM(JEDEC) | 40 | CYM1624 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 500@ 25 | PV | Now |
| 1M | 16Kx68-SRAM | 104 | CYM1910 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 1900@25 | PV | Now |
| 1M | $16 \mathrm{~K} \times 68$-SRAM | 104 | CYM1911 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 1900@ 25 | PV | Now |
| 2M | $256 \mathrm{~K} \times 8$-SRAM (JEDEC) | 60 | CYM1441 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 960@25 | PZ | Now |
| 2M | 64K×32-SRAM | 60 | CYM1830 | $\mathrm{t}_{\mathrm{AA}}=20,30,35,45,55$ | 880@ 25 | HD | Now |
| 2M | 64K×32-SRAM (JEDEC) | 64 | CYM1831 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45$ | 720@25 | PZ, PM | Now |
| 2.25 M | 256Kx9-SRAM | 44 | CYM1540 | $\mathrm{t}_{\mathrm{AA}}=30,35,45$ | 1125@30 | PS, PF | Now |
| 4M | 512 Kx 8 -SRAM | 36 | CYM1460 | $\mathrm{t}_{\mathrm{AA}}=35,45,55,70$ | 625@35 | PF, PS | Now |
| 4M | 512 Kx 8 -SRAM | 36 | CYM1461 | $\mathrm{t}_{\mathrm{AA}}=70,85,100$ | 150@70 | PF, PS | Now |
| 4M | 512Kx8-SRAM(JEDEC) | 32 | CYM1464 | $t_{A A}=45,55,70$ | 300@45 | PD | Now |

[odules (continued)

| Size | Organization | Pins | Part Number | Speed (ns) |  | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | 256Kx 16-SRAM | 48 | CYM1641 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 1800@25 | HD | Now |
| /M | 64Kx 32-SRAM | 60 | CYM1832 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 980@ 25 | PZ | Now |
| ; | 256K $\times$ 32-SRAM (JEDEC) | 64 | CYM1841 | $\mathrm{t}_{\text {AA }}=35,45,55$ | 960@35 | PZ,PM | 1 Q 90 |

## ROMs

| Size | Organization | Pins | Part Number | Speed (ns) | $\underset{\substack{\mathbf{I}_{\mathbf{C C}} / /_{\mathbf{S B}} / \mathbf{I}_{\mathbf{C C D R}} \\(\mathrm{mAn})}}{ }$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . | 512x8-Registered | 24S | CY7C255 | $\mathrm{t}_{\text {SA } / \mathrm{CO}}=25 / 12,30 / 15$ | 90 | D,L, P | Now |
| K | 1024 $\times 8$-Registered | 24S | CY7C235 | $\mathrm{t}_{\text {SA/CO }}=25 / 12,30 / 15$ | 90 | D, L, P | Now |
| ; | 1 Kx 8 | 24S | CY7C281 | $\mathrm{t}_{\mathrm{AA}}=30,45$ | 90 | D,L, P | Now |
| ; | 1 Kx 8 | 24 | CY7C282 | $\mathrm{t}_{\mathrm{AA}}=30,45$ | 90 | D,L,P | Now |
| 6K | 2Kx8-Registered | 24S | CY7C245/L | $\mathrm{t}_{\text {SA }}{ }^{\text {COO }}=25 / 12,35 / 15$ | 100,60 | D,L, P, Q, W, S | Now |
| 6K | 2 Kx 8 -Registered | 24S | CY7C245A/L | $\mathrm{t}_{\text {SACO }}=15 / 10,18 / 12$ | 60@35 | D,L, P, Q, W, S | Now |
| 6K | 2 Kx 8 | 24S | CY7C291/L | $\mathrm{t}_{\mathrm{AA}}=35,40$ | 90,60 | D,L, P, Q, W, S | Now |
| 6K | 2Kx 8 | 24S | CY7C291A/L | $\mathrm{t}_{\mathrm{AA}}=25,30,35,50$ | 60@35 | D, L, P, Q, W, S | Now |
| 6K | 2 Kx 8 | 24 | CY7C292/L | $\mathrm{t}_{\mathrm{AA}}=35,50$ | 90,60 | D, P | Now |
| 6K | 2 Kx 8 | 24 | CY7C292A | $\mathrm{t}_{\mathrm{AA}}=25,30,35,50$ | 60@35 | D, P | Now |
| 6K | 2Kx8-CS Power Down | 24S | CY7C293A/L | $\mathrm{t}_{\mathrm{AA}}=25,30,35,50$ | 60/15@35 | D, L, P, Q, W, S | Now |
| , 4K | 8 Kx 8 -CS Power Down | 24S | CY7C261 | $\mathrm{t}_{\mathrm{AA}}=35,4045,55$ | 100/30 | D, L, P, Q, W, S | Now |
| , 4K | 8 Kx 8 | 24S | CY7C263 | $\mathrm{t}_{\mathrm{AA}}=35,40,45,55$ | 100 | D, L, P, Q, W, S | Now |
| ,4K | 8 Kx 8 | 24 | CY7C264 | $\mathrm{t}_{\text {AA }}=35,40,45,55$ | 100 | D, P | Now |
| ,4K | 8Kx8-Registered | 28 S | CY7C265 | $\mathrm{t}_{\text {SA/CO }}=40 / 20$ | 80 | D,L, P, Q, W, S | Now |
| ,4K | 8 Kx 8 -EPROM Pinout | 28 | CY7C266 | $\mathrm{t}_{\text {AA }}=55$ | 80/15 | D, L, P, Q, W | Now |
| , 4K | 8Kx8-Registered, Diagnostic | 28S | CY7C269 | $\mathrm{t}_{\text {SACO }}=40 / 20,50 / 25$ | 100 | D,L, P, Q, W, S | Now |
| , 4K | 8Kx8-Registered, Diagnostic | 32 | CY7C268 | $\mathrm{t}_{\text {SACO }}=40 / 20,50 / 25$ | 100 | D,L, Q, W | Now |
| 28K | 16Kx8-CS Power Down | 28 S | CY7C251 | $\mathrm{t}_{\mathrm{AA}}=45,55,65$ | 100/30 | D,L, P, Q, W | Now |
| 28K | 16 Kx 8 | 28 | CY7C254 | $\mathrm{t}_{\text {AA }}=45,55,65$ | 100 | D, P | Now |
| :56K | 32Kx8-CS Power Down | 28 S | CY7C271 | $\mathrm{t}_{\mathrm{AA}}=45,55,65$ | 100/30 | D,L,P,Q,W | Now |
| :56K | 32Kx8-EPROM Pinout | 28 | CY7C274 | $\mathrm{t}_{\mathrm{AA}}=45$ | 120/30 | D,L, P, Q, W | Now |
| :56K | 32Kx8-Registered | 28S | CY7C277 | $\mathrm{t}_{\text {SA/CO }}=40 / 20$ | 120/30 | D, L, P, Q, W | Now |
| :56K | $32 \mathrm{Kx8}$-Latched | 28 | CY7C279 | $\mathrm{t}_{\mathrm{AA}}=45$ | 120 | D,L,P,Q,W | Now |
| 12K | 64 Kx 8 | 28 | CY7C286 | $\mathrm{t}_{\text {AA }}=60$ | 120/40 | Q,W | 1 Q 90 |
| 12K | 64Kx8-Registered | 28S | CY7C287 | $\mathrm{t}_{\mathrm{CO}}=20$ | 180 | Q, W | $1 \mathrm{Q90}$ |
| 12K | 64 Kx 8 with ALE | 28 S | CY7C285 | $\mathrm{t}_{\mathrm{AA}}=30$ | 180 | Q, W | 1Q90 |
| 12K | 64 Kx 8 with ALE | 32S | CY7C289 | $\mathrm{t}_{\mathrm{AA}}=30$ | 180 | Q, W | $1 \mathrm{Q90}$ |

## LDs

| Size | Organization | Pins | Part Number | Speed (ns) |  | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4L20 | 16L8 | 20 | PALC16L8/L | $\mathrm{t}_{\mathrm{PD}}=20$ | 70,45 | D, L, P, Q, V, W | Now |
| 4L20 | 16R8 | 20 | PALC16R8/L | $\mathrm{t}_{\mathbf{S} / \mathrm{CO}}=15 / 12$ | 70,45 | D, L, P, Q, V, W | Now |
| 4L20 | 16R6 | 20 | PALC16R6/L | $\mathrm{t}_{\text {PD/ } / \text { / } / \mathrm{CO}}=20 / 20 / 15$ | 70,45 | D, L, P, Q, V, W | Now |
| 4L20 | 16R4 | 20 | PALC16R4/L | $\mathrm{t}_{\text {PD/ } / \text { /CO }}=20 / 20 / 15$ | 70,45 | D, L, P, Q, V, W | Now |
| LD20 | 18G8-Generic | 20 | PLDC18G8 | ${ }^{\text {PD } / \text { / } / C O}$ $=12 / 12 / 10$ | 90 | D, L, P, Q, V, W | 4Q89 |
| LD24 | 22V10-Macrocell | 24S | PALC22V10/L | $\mathrm{t}_{\text {PD/S/CO }}=25 / 15 / 15,20 / 12 / 12$ | 90,55 | D, L, P, Q, W, J, H | Now |
| LD24 | 22V10-Macrocell | 24S | PALC22V10B | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=15 / 10 / 10$ | 90,55 | D, L, P, Q, W, J, H | Now |
| LD24 | 22V10-Macrocell | 24S | PAL22V10C | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=10 / 3.6 / 7.5,12 / 4.5 / 9.5$ | 190 | D, L, P, J | 4Q89 |
| LD24 | 22VP10-Macrocell | 24S | PAL22VP10C | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=10 / 3.6 / 7.5,12 / 4.5 / 9.5$ | 190 | D, L, P, J | 1Q90 |
| LD24 | 20G10-Generic | 24S | PLDC20G10 | $\mathrm{t}_{\text {PD/ } / \text { / }}$ CO $=25 / 15 / 15$ | 55 | D, L, P, Q, W, J, H | Now |
| LD24 | 20G10-Generic | 24S | PLDC20G10B | $\mathrm{t}_{\text {PD/ } / \text { / } / \mathrm{CO}}=15 / 12 / 10$ | 70 | D, L, P, Q, W, J, H | Now |
| LDB24 | 20G10-Generic | 24S | PLDC20G10C | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=10 / 3.6 / 7.5,12 / 4.5 / 9.5$ | 190 | D, L, P, J | 2 Q 90 |
| LD24 | 20RA10-Asynchronous | 24S | PLD20RA10 | $\mathrm{t}_{\text {PD/ } / \text { / } / \mathrm{CO}}=20 / 10 / 20$ | 80 | D, L, P, Q, W, J, H | Now |
| LD28 | 7C330-State Machine | 28S | CY7C330 | $\mathrm{f}_{\mathrm{MAX}}, \mathrm{t}_{\text {IS }}, \mathrm{t}_{\text {co }}=66 \mathrm{MHz} / 3 \mathrm{~ns} / 12 \mathrm{~ns}$ | 130 | D,L, P, Q, W, J, H | Now |
| LD28 | 7C331-Asynchronous | 28S | CY7C331 | $\mathrm{t}_{\text {PD/S/CO }}=20 / 12 / 20$ | 120 | D, L, P, Q, W, J, H | Now |
| LD28 | 7C332-Combinatorial | 28S | CY7C332 | $\mathrm{t}_{\mathrm{PD}}=20$ | 120 | D, L, P, Q, W, J, H | Now |
| LD28 | 7C361-32 Macrocell | 28S | CY7C361 | $\mathrm{f}_{\mathrm{MAX}}=125 \mathrm{MHz}$ | 140 | Q, W, H | 2 Q 90 |
| [AX28 | 7C344-32 Macrocell | 28 S | CY7C344 | $t_{\text {tPd } / \text { /co }}=20 / 10 / 15$ | 120 | D, L, P, Q, W, J, H | Now |

PLDs (continued)

| Size | Organization | Pins | Part Number | Speed (ns) | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} / I_{\mathbf{C C D R}} \\ (\mathrm{mA} @ \mathbf{n s}) \end{gathered}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX40 <br> MAX68 | 7C345-128 Macrocell <br> 7C342-128 Macrocell | $\begin{aligned} & 40 / 44 \\ & 68 \end{aligned}$ | $\begin{aligned} & \hline \text { CY7C345 } \\ & \text { CY7C342 } \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=30 / 22 / 15 \\ & \mathrm{tPD} / \mathrm{CO}=30 / 22 / 15 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{D}, \mathrm{~L}, \mathrm{P}, \mathrm{Q}, \mathrm{~J}, \mathrm{H} \\ & \mathrm{~L}, \mathrm{~J}, \mathrm{G}, \mathrm{H}, \mathrm{R} \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \mathrm{Q} 89 \\ \text { Now } \end{array}$ |

## ECL PLDs

| Organization | Pins | Part Number | Speed (ns) |  | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16P8-10 KH | 24 | CY10E301 | $\mathrm{tPD}^{\text {P }}$ 3.5,4 | 240 | D, K, Y | Now |
| 16P8-10 KH | 24 | CY10E301L | $\mathrm{t}_{\mathrm{PD}}=6$ | 70 | P, J | Now |
| 16P8-100K | 24 | CY100E301 | $\mathrm{t}_{\mathrm{PD}}=3.5,4$ | 240 | D, K, Y | Now |
| 16P8-100K | 24 | CY100E301L | $\mathrm{t}_{\mathrm{PD}}=6$ | 70 | P, J | Now |
| 16P4-10 KH | 24 | CY10E302 | $\mathrm{t}_{\mathrm{PD}}=3,4$ | 220 | D, K, Y | Now |
| 16P4-10KH | 24 | CY10E302L | $\mathrm{t}_{\mathrm{PD}}=4$ | 70 | P, J | Now |
| 16P4-100K | 24 | CY100E302 | $\mathrm{t}_{\mathrm{PD}}=3,4$ | 220 | D, K, Y | Now |
| 16P4-100K | 24 | CY100E302L | $\mathrm{t}_{\mathrm{PD}}=4$ | 70 | P, J | Now |

## FIFOs

| Organization | Pins | Part Number | Speed (ns) | $\underset{\substack{(\mathrm{mA} @ \mathrm{~ns})}}{\mathbf{I}_{\mathbf{C C}} / \mathrm{I}_{\mathbf{S B}} / \mathbf{I C C D R}}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $64 \times 4$-Cascadeable | 16 | CY3341 | 1.2,2 MHz | 45 | D, P | Now |
| 64×4-Cascadeable | 16 | CY7C401 | $5,10,15,25 \mathrm{MHz}$ | 75 | D, L, P, V | Now |
| 64×4-Cascadeable/OE | 16 | CY7C403 | $10,15,25 \mathrm{MHz}$ | 75 | D, L, P, V | Now |
| 64×5-Cascadeable | 18 | CY7C402 | $5,10,15,25 \mathrm{MHz}$ | 75 | D,L,P,V | Now |
| 64×5-Cascadeable/OE | 18 | CY7C404 | $10,15,25 \mathrm{MHz}$ | 75 | D, L, P, V | Now |
| 64×8-Cascadeable/OE | 285 | CY7C408A | $15,25,35 \mathrm{MHz}$ | 120 | D, L, P, V | Now |
| $64 \times 9$-Cascadeable | 28S | CY7C409A | 15, $25,35 \mathrm{MHz}$ | 120 | D,L,P, V | Now |
| 512x9-Cascadeable | 28 | CY7C420 | 25, 30, 40,65 ns | 100 | D, P | Now |
| 512×9-Cascadeable | 28S | CY7C421 | $25,30,40,65$ ns | 100 | D, J, L, P, V | Now |
| 1Kx9-Cascadeable | 28 | CY7C424 | 25, $30,40,65 \mathrm{~ns}$ | 100 | D, P | Now |
| 1 Kx 9 -Cascadeable | 28S | CY7C425 | 25, 30, 40,65 ns | 100 | D, J, L, P | Now |
| $2 \mathrm{~K} \times 9$-Cascadeable | 28 | CY7C428 | 25, $30,40,65 \mathrm{~ns}$ | 100 | D, P | Now |
| 2Kx9-Cascadeable | 28 S | CY7C429 | 25, $30,40,65 \mathrm{~ns}$ | 100 | D, J, L, P, V | Now |
| $2 \mathrm{Kx9}$-Bidirectional | 285 | CY7C439 | 30,40,65 ns | 120 | D, J, L, P, V | 2Q90 |
| $4 \mathrm{Kx9-Cascadeable}$ | 28 | CY7C432 | 25, 30, 40,65 ns | 140 | D, P | Now |
| $4 \mathrm{Kx9}$-Cascadeable | 28 S | CY7C433 | 25,30, 40,65 ns | 140 | D, J,L, P, V | Now |

## Logic

| Organization | Pins | Part Number | Speed (ns) | $\underset{\text { (mA@ns) }}{\mathbf{I C C}^{\mathbf{C l} / /_{\mathbf{S B}} / \mathbf{I}_{\mathbf{C C D R}}}}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2901-4-BitSlice | 40 | CY7C901 | $\mathrm{t}_{\text {CLK }}=23,31$ | 70 | D, L, P, J | Now |
| 2901-4-BitSlice | 40 | CY2901 | C | 140 | D, P | Now |
| 4x 2901-16-BitSlice | 64 | CY7C9101 | $\mathrm{t}_{\text {CLK }}=30,40$ | 60 | D, L, P, J | Now |
| 29116-16-Bit Controller | 52 | CY7C9116 | $\mathbf{t}_{\mathbf{C L K}}=35,45,53,79,100$ | 145 | D, L, G, J | Now |
| 29116-16-Bit Controller | 52 | CY7C9115 | $\mathrm{t}_{\text {CLK }}=35,45,53,79,100$ | 145 | J | Now |
| 29117-16-Bit Controller | 68 | CY7C9117 | $\mathrm{t}_{\text {CLK }}=35,45,53,79,100$ | 145 | L,G,J | Now |
| 2909-Sequencer | 28 | CY7C909 | $\mathrm{t}_{\text {CLK }}=30,40$ | 55 | D, L, P, J | Now |
| 2911-Sequencer | 20 | CY7C911 | $\mathrm{t}_{\text {clk }}=30,40$ | 55 | D, L, P, J | Now |
| 2909-Sequencer | 28 | CY2909 | A | 70 | D,P | Now |
| 2911-Sequencer | 20 | CY2911 | A | 70 | D, P | Now |
| 2910-Controller (17-wordStack) | 40 | CY7C910 | $\mathrm{t}_{\text {CLK }}=40,50,93$ | 100 | D, L, P, J | Now |
| 2910-Controller (9-wordStack) | 40 | CY2910 | A | 170 | D, L, P, J | Now |
| $16 \times 16$ Multiplier | 64 | CY7C516 | $\mathrm{t}_{\mathrm{MC}}=38,45,55,75$ | $100 @ 10 \mathrm{MHz}$ | D, L, P, G, J | Now |
| $16 \times 16$ Multiplier | 64 | CY7C517 | $\mathrm{t}_{\mathrm{MC}}=38,45,55,75$ | $100 @ 10 \mathrm{MHz}$ | D,L,P,G,J | Now |
| $16 \times 16$ Multiplier/Accumulator | 64 | CY7C510 | $\mathrm{t}_{\mathrm{MC}}=45,55,65,75$ | $100 @ 10 \mathrm{MHz}$ | D,L, P, G, J | Now |


| Desc. | Organization | Pins | Part Number | Speed (ns) |  | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U | SPARC 32-bit Integer Unit | 207 | CY7C601 | $\mathrm{t}_{\mathrm{CYC}}=40,33,25 \mathrm{MHz}$ | 600 | G,B | Now |
| 'PU | Floating-Point Unit (Controiler and Processor) | 143 | CY7C602 | $\mathbf{t}_{\mathbf{C Y C}}=33,25 \mathrm{MHz}$ | 400 | G,K | Now |
| 'MU | Cache-Controlled Memory Management Unit | 243 | CY7C604 | $\mathbf{t}_{\mathbf{C Y C}}=33,25 \mathrm{MHz}$ | 600 | G,K | Now |
| $\underset{\mathbf{M P}}{\mathbf{M P}}$ | Cache Controller and Multiprocessing Memory Management Unit | 243 | CY7C605 | $\mathrm{t}_{\mathbf{C Y C}}=33,25 \mathrm{MHz}$ | 600 | G,K | 2Q90 |
| U | SPARC 32-bit Integer Unit for Embedded Control | 160 | CY7C611 | $\mathrm{t}_{\mathbf{C Y C}}=25 \mathrm{MHz}$ | 600 | G160 | Now |
| :RAM | SPARCCache RAM | 52 | CY7C157 | $\mathrm{t}_{\mathrm{CrC}}=33,24,20 \mathrm{MHz}$ | 250 | J, L | Now |

## esign and Programming Tools

| Part Name | Type | Part Number |
| :--- | :--- | :--- |
| luickPro | Programmer | CY3000 |
| luickProII | Programmer | CY3300 |
| LD ToolKit | Design Tool | CY3101 |
| 1AX+PLUS | Design Tool | CY3201 |
| 2P2-MAX PLD Programmer | Programmer | CY3202 |

## tes:

e above specifications are for the commercial temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ product cessed to MIL-STD-883 Revision C is also available. Speed and power selections may vary from those above.
mmercial grade product is available in plastic, CERDIP, or LCC. Military grade product is available in CERDIP, LCC, or PGA. F, K, and T kages are special order only.
power supplies are $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$.
S, $24 \mathrm{~S}, 28 \mathrm{~S}$ stands for 300 mil . 22 -pin, 24 -pin, 28 -pin, respectively. 28.4 stands for 28 -pin 400 mil, 24.4 stands for 24 -pin 400 mil.
CC, SOJ, and SOIC packages are available on some products.
K , and T packages are special order only.
$\pm X$ and MAX+PLUS are trademarks of Altera Corporation.

## :kage Code:

= PLASTIC PIN GRID ARRAY
= CERDIP
= FLATPAK
= PIN GRID ARRAY (PGA)
= WINDOWED HERMETIC LCC
$=\mathrm{PLCC}$
= CERPAK
= LEADED CHIP CARRIER (LCC)
= PLASTIC
= WINDOWED LCC
$=$ WINDOWED PGA

$$
\begin{aligned}
\mathrm{S} & =\text { SOIC } \\
\mathrm{T} & =\text { WINDOWED CERPAK } \\
\mathbf{V} & =\text { SOJ } \\
\mathbf{W} & =\text { WINDOWED CERDIP } \\
\mathbf{X} & =\text { DICE } \\
\text { HD } & =\text { HERMETIC DIP } \\
\mathrm{HV} & =\text { HERMETIC VERTICAL DIP } \\
\text { PF } & =\text { PLASTIC FLAT SIP } \\
\mathrm{PF} & =\text { PLASTIC SIP } \\
\text { PZ } & =\text { PLASTIC ZIP } \\
\mathbf{Y} & =\text { CERAMIC LCC }
\end{aligned}
$$

In general, the codes for all products (except modules) follow the format below.
PAL \& PLD

| PREFIX | DEVICE | SUFFIX |
| :---: | :---: | :---: |
| PALC | 16R8 | -25 P C |
| PALC | 16R8 | L-35 P C |
| PAL C | 22V10 | -25 W C |
| PLD C | 20G10 | -25 W C |
| CY | 7 C 330 | -33 P C |
| CY | 10E302 | -2.5 D C |
| CY | 100E302 | -2.5 D C |

FAMILY
PAL 20
LOW POWER PAL 20
PAL 24 VARIABLE PRODUCT TERMS

## GENERIC PLD 24

PLD SYNCHRONOUS STATE MACHINE
10 K ECL PLD
100K ECL PLD
RAM, PROM, FIFO, $\mu$ P, ECL

| PREFIX | DEVICE |
| :---: | :---: |
| CY | 7C128 |
| CY | 7B185 |
| CY | 7 C 245 |
| CY | 7C404 |
| CY | 7 C 901 |
| CY | 10E415 |
| CY | 100E415 |

FAMILY
CMOS SRAM
BiCMOS SRAM


PROCESSING
B $=$ HI REL MIL STD 883C FOR MILITARY PRODUCT
= LEVEL 2 PROCESSING FOR COMMERCIAL PRODUCT
T = SURFACE-MOUNTED DEVICES (V \& S PACKAGE) TO
BE TAPE AND REELED
R = LEVEL 2 PROCESSING ON TAPE AND REEL DEVICES
TEMPERATURE RANGE
$\mathrm{C}=\operatorname{COMMERCIAL}\left(0^{\circ} \mathrm{C} \mathrm{TO} 70^{\circ} \mathrm{C}\right)$
$\mathrm{I}=$ INDUSTRIAL $\left(-40^{\circ} \mathrm{C}\right.$ TO $\left.+85^{\circ} \mathrm{C}\right)$
$\mathrm{M}=\mathrm{MILITARY}\left(-55^{\circ} \mathrm{C} \operatorname{TO}+125^{\circ} \mathrm{C}\right)$
PACKAGE
D = CERDIP
F = FLATPAK
G = PIN GRID ARRAY (PGA)
H = WINDOWED LEADED CHIP CARRIER
$\mathrm{J}=\mathrm{PLCC}$
$K=$ CERPAK (GLASS-SEALED FLAT PACKAGE)
L = LEADLESS CHIP CARRIER
$\mathrm{P}=\mathrm{PLASTIC}$
Q = WINDOWED LEADLESS CHIP CARRIER
R = WINDOWED PGA
$\underset{T}{S}=$ SOIC (GULL WING)
T = WINDOWED CERPAK
$\mathrm{V}=$ SOIC (J LEAD)
W = WINDOWED CERDIP
$\mathrm{X}=\mathrm{DICE}$ (WAFFLE PACK)
$\mathbf{Y}=\mathbf{C E R A M I C}$ LEADED CHIP CARRIER
SPEED (ns or MHz)
L = LOW-POWER OPTION
A, B, C = REVISION LEVEL

The codes for module products follow the the format below.


## Cypress FSCM *65786

Notes:
PLCC, SOJ, and SOIC packages are available on some products. MAX and MAX + PLUS are trademarks of Altera Corporation.

## Product Line Cross Reference

| CYPRESS | CYPRESS | CYPRESS | CYPRESS | CYPRESS | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2147-35C | 7C147-35C | 6116-55C | 6116-45C | 7C189-25C | 7C189-15C+ |
| 2147-45C | 2147-35C | 6116-55M | 6116-45M | $7 \mathrm{C} 190-25 \mathrm{C}$ | 7C190-15C+ |
| 2147-45C | 7C147-45C | 74S189C | 27S03C | 7C191-45M | 7C191-35M |
| 2147-45M+ | 7C147-45M + | 7C122-25C | 7C122-15C+ | 7C192-45M | 7C192-35M |
| 2147-55C | 2147-45C | 7C122-35C | 7C122-25C | 7C194-35C | $7 \mathrm{C} 194-25 \mathrm{C}$ |
| 2147-55M | 2147-45M | 7C122-35M | 7C122-25M | 7C194-45C | 7C194-35C+ |
| 2148-35C | 21L48-35C | 7C123-12C | 7C123-7C | 7C194-45M | 7C194-35M |
| 2148-35C | 7C148-35C | 7C128-35C | 7C128-25C | 7C196-35C | 7C196-25C |
| 2148-35M | 7C148-35M | 7C128-35M | 7C128-35M | 7C196-35M | 7C196-35M |
| 2148-45C | 2148-35C | 7C128-45C | 7C128-35C | 7C196-45C | 7C196-35C+ |
| 2148-45C | 21L48-45C | 7C128-45M | 7C128-35M+ | 7C197-35C | 7C197-25C |
| 2148-45M | 2148-35M | 7C128-55C | 7C128-45C+ | 7C197-45C | 7C197-35C+ |
| 2148-45M+ | 7C148-45M + | 7C128-55M | 7C128-45M + | 7C197-45M | 7C197-35M |
| 2148-55C | 2148-45C | 7C130-45C | 7C130-35C | 7C198-45C | 7C198-35C |
| 2148-55C | 21L48-55C | 7C130-45M | $7 \mathrm{C} 130-45 \mathrm{M}$ | 7C198-55C | 7C198-45C+ |
| 2148-55M | 2148-45M | 7C130-55C | 7C130-45C | 7C198-55M | 7C198-45M |
| 2149-35C | 21L49-35C | 7C130-55M | 7C130-45M | 7C199-45C | 7C199-35C |
| 2149-35C | 7C149-35C | 7C131-45C | 7C131-35C | 7C199-55C | 7C199-45C+ |
| 2149-35M | 7C149-35M | 7C131-45M | 7C131-45M | 7C199-55M | 7C199-45M |
| 2149-45C | 21L49-45C | 7C131-55C | 7C131-45C | 7C225-30C | 7C225-25C |
| 2149-45M | 2149-35M | 7C131-55M | 7C131-45M | 7C225-30M | 7C225-25M |
| 2149-45M | 7C149-45M | 7C132-35C | 7C132-35C | 7C225-40C | 7C225-30C |
| 2149-55C | 2149-45C | 7C132-45C | 7C132-35C | 7C225-40M | 7C225-35M |
| 2149-55C | 21L49-55C | 7C132-55C | $7 \mathrm{C} 132-45 \mathrm{C}$ | 7C235-40C | $7 \mathrm{C} 235-30 \mathrm{C}$ |
| 2149-55M | 2149-45M | 7C132-55M | 7C132-45M | 7C245-35C | 7C245-25C |
| 21L48-35C | 7C148-35C | 7C136-35C | 7C136-35C | 7C245-45C | 7C245-35C |
| 21L48-45C | 21L48-35C | 7C136-45C | 7C136-35C | 7C245-45M | 7C245-35M |
| 21L48-45C | 7C148-45C | 7C136-55C | 7C136-45C | 7C245A-25C | 7C245A-18C |
| 21L48-55C | 21L48-45C | 7C136-55M | 7C136-45M | 7C245A-35C | 7C245AL-35C |
| 21L49-35C | 7C149-25C | 7C140-35C | 7C140-25C | 7C245A-35M | 7C245A-25M |
| 21L49-45C | 21L49-35C | 7C140-45C | 7C140-35C | 7C245AL-35C | 7C245A-25C+ |
| 21L49-45C | 7C149-45C | 7C140-55C | 7C140-45C | 7C245L-35C | 7C245-35C+ |
| 21L49-55C | 21L49-45C | 7C141-35C | 7C141-25C | 7C245L-45C | 7C245L-35C |
| 27S03AC | 7C189-25C | 7C141-45C | 7C141-35C | 7C251-55C | 7C251-45C |
| 27S03AM | 7C189-25M | 7C141-55C | 7C141-45C | 7C251-65C | 7C251-55C |
| 27S03C | 27S03AC | 7C147-35C | 7C147-25C+ | 7C251-65C | 7C251-55C |
| 27S03C | 74S189C | 7C147-35M+ | 7C147-35M+ | 7C251-65M | 7C251-55M |
| 27S03M | 27S03AM | 7C147-45C | 7C147-35C | 7C253-65M | 7C253-55M |
| 27S03M | 54S189M | 7C148-25C | 7C148-25C | 7C254-45C | 7C254-45C |
| 27S07AC | 7C190-25C | 7C148-35C | 7C148-25C+ | 7C254-55C | 7C254-45C |
| 27S07AM | 7C190-25M | 7C148-45C | 7C148-35C | 7C254-65C | 7C254-55C |
| 27S07C | 27S07AC | 7C149-35C | 7C149-25C+ | 7C254-65M | 7C254-55M |
| 27S07M | 27S07AM | 7C149-45C | 7C149-35C | 7C261-35C | 7C261-35C |
| 27S07M | 7C190-25M | 7C149-45M | 7C149-35M | 7C261-45C | 7C261-35C |
| 2901CC | 7C901-31C | 7C150-25C | 7C150-15C | 7C261-45M | 7C261-45M |
| 2901CM | 7C901-32M | 7C150-35C | 7C150-25C | 7C261-55C | 7C261-45C |
| 2909 AC | 7C909-40C | 7C150-35M | 7C150-25M | 7C261-55M | 7C261-45M |
| 2909AM | 7C909-40M | 7C167-35C | 7C167-25C | 7C263-35C | 7C263-35C |
| 2910AC | 7C910-50C | 7C167-45M | 7C167-35M+ | 7C263-45C | 7C263-35C |
| 2910AM | 7C910-51M | 7C168-35C | 7C168-25C | 7C263-45M | 7C263-45M |
| 2910C | 2910AC | 7C168-45M | 7C168-35M+ | 7C263-55C | 7C263-45C |
| 2910M | 2910AM | 7C169-35C | 7C169-25C | 7C263-55M | 7C263-45M |
| 2911AC | 7C911-40C | 7C169-40M | 7C169-35M + | 7C264-35C | 7C264-35C |
| 2911 AM | 7C911-40M | 7C170-35C | 7C170-25C | 7C264-45C | 7C264-35C |
| 3341-2C | 7C401-5C+ | 7C170-45C | 7C170-35C | 7C264-45M | 7C264-45M |
| 3341-2M | 7C401-10M | 7C170-45M | 7C170-35M | 7C264-55C | 7C264-45C |
| 3341 C | 3341-2C | 7C171-35C | 7C171-25C | 7C264-55M | 7C264-45M |
| 3341M | 3341-2M | 7C171-35M | 7C171-35M | 7C268-50C | 7C268-40C+ |
| 54S189M | 27S03M | 7C171-45M | 7C171-35M+ | 7C268-60C | 7C268-50C |
| 6116-35C | 6116-35C | 7C172-35C | 7C172-25C | 7C268-60M | 7C268-50M+ |
| 6116-45C | 6116-35C | 7C172-45M | 7C172-35M+ | $7 \mathrm{C} 269-50 \mathrm{C}$ | 7C269-40C+ |
| 6116-45M | 6116-45M | 7C186L-45M | 7C186-45M | 7C269-60C | 7C269-50C |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\mathrm{SB}}$;

[^1]| CYPRESS | CYPRESS |
| :---: | :---: |
| 7C269-60M | 7C269-50M+ |
| 7C281-45C | $7 \mathrm{C} 281-30 \mathrm{C}$ |
| 7C282-45C | 7C282-30C+ |
| 7C282-45M | 7C282-45M |
| 7C291-35C | 7C291-25C+ |
| 7C291-35M | 7C291-35M |
| 7C291-50C | 7C291-35C |
| 7C291-50M | 7C291-35M |
| 7C291A-35C | 7C291AL-35C |
| 7C291A-35M | 7C291A-30M |
| 7C291A-50C | 7C291AL-50C |
| 7C291A-50M | 7C291A-35M |
| 7C291AL-35C | 7C291A-25C+ |
| 7C291AL-50C | 7C291AL-35C |
| 7C291L-35C | 7C291-35C+ |
| 7C291L-50C | 7C291L-35C |
| 7C292-35C | 7C292-25C+ |
| 7C292-50C | 7C292-35C |
| 7C292L-35C | 7C292-35C+ |
| 7C292L-50C | 7C292L-35C |
| 7C293A-35C | 7C293AL-35C |
| 7C293A-35M | 7C293A-30M |
| 7C293A-50C | 7C293AL-50C |
| 7C293A-50M | 7C293A-35M |
| 7C293AL-35C | 7C293A-20C+ |
| 7C293AL-50C | 7C293AL-35C |
| 7C401-10C | 7C401-15C |
| 7C401-10M | 7C401-15M |
| 7C401-5C | $7 \mathrm{C401-10C}$ |
| 7C402-10C | 7C402-15C |
| 7C402-10M | $7 \mathrm{C402-15M}$ |
| 7C402-5C | 7C402-10C |
| 7C403-10C | 7C403-15C |
| 7C403-10M | 7C403-15M |
| 7C403-15C | 7C403-25C |
| 7C403-15M | 7C403-25M |
| 7C404-10C | 7C404-15C |
| 7C404-10M | 7C404-15M |
| 7C404-15C | 7C404-25C |
| 7C404-15M | 7C404-25M |
| 7C408-15C | 7C408-25C |
| 7C408-15M | 7C408-25M |
| 7C408-25C | 7C408-35C |
| 7C409-15C | 7C409-25C |
| 7C409-15M | 7C409-25M |
| 7C409-25C | 7C409-35C |
| 7C420-40C | 7C420-30C |
| 7C420-40M | 7C420-30M |
| 7C420-65C | 7C420-40C |
| 7C420-65M | 7C420-40M |
| 7C421-40C | 7C421-30C |
| 7C421-40M | 7C421-30M |
| 7C421-65C | 7C421-40C |
| 7C421-65M | 7C421-40M |
| 7C424-40C | 7C424-30C |
| 7C424-40M | $7 \mathrm{C} 424-30 \mathrm{M}$ |
| 7C424-65C | 7C424-40C |
| 7C424-65M | 7C424-40M |
| 7C425-40C | 7C425-30C |
| 7C425-40M | 7C425-30M |
| 7C425-65C | 7C425-40C |
| 7C425-65M | 7C425-40M |


| CYPRESS | CYPRESS | CYPRESS | CYPRESS |
| :---: | :---: | :---: | :---: |
| 7C428-40C | 7 C 428 -30C | PALC16R4-40M | PALC16R4-30M |
| 7C428-40M | 7C428-30M | PALC16R4L-35C | PALC16R4L-25C |
| 7C428-65C | 7C428-40C | PALC16R6-25C | PALC16R6L-25C |
| 7C428-65M | $7 \mathrm{C} 428-40 \mathrm{M}$ | PALC16R6-30M | PALC16R6-20M |
| 7C429-40C | $7 \mathrm{C} 429-30 \mathrm{C}$ | PALC16R6-35C | PALC16R6-25C |
| 7C429-40M | 7C429-30M | PALC16R6-40M | PALC16R6-30M |
| 7C429-65C | $7 \mathrm{C} 429-40 \mathrm{C}$ | PALC16R6L-35C | PALC16R6L-25C |
| 7C429-65M | 7C429-40M | PALC16R8-25C | PALC16R8L-25C |
| 7C510-55C | 7C510-45C | PALC16R8-30M | PALC16R8-20M |
| 7C510-65C | 7C510-55C | PALC16R8-35C | PALC16R8-25C |
| 7C510-65M | 7C510-55M | PALC16R8-40M | PALC16R8-30M |
| 7C510-75C | 7C510-65C | PALC16R8L-35C | PALC16R8L-25C |
| 7C510-75M | 7C510-65M | PALC22V10-35C | PALC22V10-25C |
| 7C516-45C | $7 \mathrm{C} 516-38 \mathrm{C}$ | PALC22V10-40M | PALC22V10-30M |
| 7C516-55C | 7C516-45C | PALC22V10L-25C | PALC22V10-25C |
| 7C516-55M | 7C516-42M | PALC22V10L-35C | PALC22V10L-25C |
| 7C516-75C | 7C516-55C | PLDC20G10-35C | PLDC20G10-25C |
| 7C516-75M | 7C516-55M | PLDC20G10-40M | PLDC20G10-30M |
| 7C517-45C | 7C517-38C |  |  |
| 7C517-55C | 7C517-45C | AMD | CYPRESS |
| 7C517-55M | 7C517-42M | PREFIX:Am | PREFIX:CY |
| 7C517-75C | 7C517-55C | PREFIX:SN | PREFIX:CY |
| 7C517-75M | 7C517-55M | SUFFIX:B | SUFFIX:B |
| 7C901-31C | 7C901-23C+ | SUFFIX:D | SUFFIX:D |
| 7C901-32M | 7C901-27M | SUFFIX:F | SUFFIX:F |
| 7C909-40C | 7C909-30C | SUFFIX:L | SUFFIX:L |
| 7C909-40M | 7C909-30M | SUFFIX:P | SUFFIX:P |
| 7C910-50C | 7C910-40C | 2130-100C | 7C130-55C |
| 7C910-51M | 7C910-46M | 2130-120C | 7C130-55C |
| 7C910-93C | 7C910-50C | 2130-70C | $7 \mathrm{C} 130-55 \mathrm{C}$ |
| 7C910-99M | 7C910-51M | 2147-35C | 2147-35C |
| 7C9101-40C | 7C9101-30C | 2147-45C | 2147-45C |
| 7C9101-45M | 7C9101-35M | 2147-45M | 2147-45M |
| 7C911-40C | 7C911-30C | 2147-55C | 2147-55C |
| 7C911-40M | 7C911-30M | 2147-55M | 2147-55M |
| 9122-25C | 7C122-15C | 2147-70C | 2147-55C |
| 9122-25C | 91L22-25C | 2147-70M | 2147-55M |
| 9122-35C | 9122-25C | 2148-35C | 2148-35C |
| 9122-35C | 91L22-35C | 2148-35M | 2148-35M |
| 9122-45C | 93LA22C | 2148-45C | 2148-45C |
| 91122-25C | $7 \mathrm{C} 122-25 \mathrm{C}$ | 2148-45M | 2148-45M |
| 91L22-35C | 7C122-35C | 2148-55C | 2148-55C |
| 91L22-45C | 93L422AC | 2148-55M | 2148-55M |
| 93422AC | 7C122-35C | 2148-70C | 2148-55C |
| 93422AC | 9122-35C | 2148-70M | 2148-55M |
| 93422AM | 7C122-35M | 2149-35C | 2149-35C |
| 93422C | 93L422AC | 2149-45C | 2149-45C |
| 93422M | 93422AM | 2149-45M | 2149-45M |
| 93422M | 93L422AM | 2149-55C | 2149-55C |
| 93L422AC | 7C122-35C | 2149-55M | 2149-55M |
| 93LA22AC | 91L22-45C | 2149-70C | 2149-55C |
| 93LA22AM | 7C122-35M | 2149-70M | 2149-55M |
| 93L422C | 93LA22AC | 2167-35C | 7C167-35C |
| 93L422M | 93L422AM | 2167-35M | 7C167-35M |
| PALC16L8-25C | PALC16L8L-25C | 2167-45C | 7C167-45C |
| PALC16L8-30M | PALC16L8-20M | 2167-45M | 7C167-45M |
| PALC16L8-35C | PALC16L8-25C | 2167-55C | 7C167-45C |
| PALC16L8-40M | PALC16L8-30M | 2167-55M | 7C167-45M |
| PALC16L8L-35C | PALC16L8L-25C | 2167-70C | 7C167-45C |
| PALC16R4-25C | PALC16R4L-25C | 2167-70M | 7C167-45M |
| PALC16R4-30M | PALC16R4-20M | 2168-35C | 7C168-35C |
| PALC16R4-35C | PALC16R4-25C | 2168-45C | 7C168-45C |


| AMD | CYPRESS | AMD | CYPRESS | AMD | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2168-45M | 7C168-45M | 27S181AC | 7C282-30C | 2910AM | 2910AM |
| 2168-55C | 7C168-45C | 27S181AM | 7C282-45M | 2910C | 2910 C |
| 2168-55M | 7C168-45M | 27S181C | 7C282-45C | 2910M | 2910M |
| 2168-70C | 7C168-45C | 27S181M | 7C282-45M | 29116AC | 7C9116AC |
| 2168-70M | 7C168-45M | 27S191AC | 7C292-35C | 29116AM | 7C9116AM |
| 2169-40C | 7C169-40C | 27S191AM | 7C292-50M | 29116C | 7C9116AC |
| 2169-50C | 7C169-40C | 27S191C | 7C292-50C | 29116M | 7C9116AM |
| 2169-50M | 7C169-40M | 27S191M | 7C292-50M | 29117C | 7C9117AC |
| 2169-70C | 7C169-40C | 27S191SAC | 7C292A-20C | 29117M | 7C9117AM |
| 2169-70M | 7C169-40M | 27S25AC | 7C225-30C | 2911AC | 2911AC |
| 21L47-45C | 7C147-45C | 27S25AM | 7C225-35M | 2911AM | 2911AM |
| 21L47-55C | 7C147-45C | 27S25C | 7C225-40C | 2911C | 2911AC |
| 21L47-70C | 7C147-45C | 27S25M | 7C225-40M | 2911M | 2911M |
| 21L48-45C | 21L48-45C | 27S25SAC | 7C225-25C | 29510C | 7C510-75C |
| 21L48-55C | 21L48-55C | 27S25SAM | 7C225-35M | 29510M | 7C510-75M |
| 21L48-70C | 21L48-55C | 27S281AC | 7C281-30C | 29516AM | 7C516-55M |
| 21L49-45C | 21L49-45C | 27S281AM | 7C281-45M | 29516C | 7C516-55C |
| 21L49-55C | 21L49-55C | 27S281C | 7C281-45C | 29516M | 7C516-55M |
| 21L49-70C | 21L49-55C | 27S281M | 7C281-45M | 29517AC | 7C517-38C |
| 27C191-25C | 7C292A-25C | 27S291AC | 7C291-35C | 29517C | 7C517-55C |
| 27C191-35C | 7C291A-25C+ | 27S291AM | 7C291-50M | 29517M | 7C517-55M |
| 27C191-35C | 7C291A-35C | 27S291C | 7C291-50C | 29701C | 27S07C |
| 27C191-35C | 7C292A-35C | 27S291M | 7C291-50M | 29701M | 27S07M |
| 27C191-35C | 7C292AL-35C | 27S291SAC | 7C291A-25C | 29703C | 27S03C |
| 27C191-35M | 7C292A-30M | 27S291SAM | 7C291A-30M | 29703M | 27S03M |
| 27C191-45M | 7C291A-45M | 27S35AC | $7 \mathrm{C} 235-30 \mathrm{C}$ | $29 \mathrm{C} 01-1 \mathrm{C}$ | 7C901-23C+ |
| 27C256-55C | 7C291A-45M | 27S35AM | 7C235-40M | $29 \mathrm{C01BA}$ | 7C901-32M |
| 27C256-90M | 7C291A-45M | 27S35C | 7C235-40C | $29 \mathrm{C01BC}$ | 7C901-31C |
| 27C291-25C | 7C291A-25C | 27S35M | 7C235-40M | 29 C 01 C | 7C901-31C |
| 27C291-35C | 7C291AL-35C | 27S45AC | 7C245-35C | 29C01CC | 7C901-31C |
| 27C291-45M | 7C291A-35M | 27S45AM | 7C245-45M | 29C10-1C | 7C910-40C |
| 27C291A-30M | 7C291A-30M | 27S45C | 7C245-45C | 29 C 101 C | 7C9101-40C |
| 27LS03C | 27LS03C | 27S45M | 7C245-45M | 29C101M | 7C9101-35M |
| 27LS03M | 27LS03M+ | 27S45SAC | 7C245-25C | 29 C 10 ABA | 7C910-51M |
| 27LS07C | 27S07C+ | 27S45SAM | 7C245A-25M- | 29C10AC | 7C910-50C |
| 27LS191C | 7C292-35C | 27S49AC | 7C264-40C | 29C10AC | 7C910-93C |
| 27LS291C | 7C291-35C | 27S49AC-45 | 7C264-45C | 29 C 116 C | 7C9116AC |
| 27LS291M | 7C291-35M | 27S49AC-45T | 7C263-45C | 29C116M | 7C9116AM |
| 27PS181AC | 7C282-45C | 27S49AC-T | 7C263-40C | 29C117C | 7C9117AC |
| 27PS181AM | 7C282-45M + | 27S49ALM | 7C263-45M | 29L116AC | 7C9116AC |
| 27PS181C | 7C282-45C | 27S49C-T | 7C263-55C | 29L116AM | 7C9116AM |
| 27PS181M | 7C282-45M + | 27S49LM | 7C263-55M | 29L510C | 7C510-75C |
| 27PS191AC | 7C292-50C | 27S49AM | 7C264-55M | 29L510M | 7C510-75M |
| 27PS191AM | 7C292-50M + | 27S49C | 7C264-55C | 29L516C | 7C516-75C |
| 27PS191C | 7C292-50C | 27S49M | 7C264-55M | 29L516M | 7C516-75M |
| 27PS191M | 7C292-50M + | 27S51C | 7C254-55C | 29L517C | 7C517-75C |
| 27PS281AC | 7C281-45C | 27S51M | 7C254-65M | 29L517M | 7C517-75M |
| 27PS281AM | 7C281-45M + | 2841AC | 3341C | 3341C | 3341C |
| 27PS281C | 7C281-45C | 2841AM | 3341M | 3341M | 3341M |
| 27PS281M | 7C281-45M+ | 2841C | 3341C | 54S189M | 54S189M |
| 27PS291AC | 7C291-50C | 2841M | 3341M | 7201-25C | 7C420-25C |
| 27PS291AM | 7C291-50M+ | 2901BC | 2901CC | 7201-25RC | 7C421-25C |
| 27PS291C | 7C291-50C | 2901BM | 2901CM | 7201-35C | 7C420-30C |
| 27PS291M | 7C291-50M+ | 2901CC | 2901CC | 7201-35RC | 7C421-30C |
| 27S03AC | 27S03AC | 2901CM | 2901CM | $7201-50 \mathrm{C}$ | 7C420-40C |
| 27S03AM | 27S03AM | 2909AC | 2909AC | 7201-50RC | 7C421-40C |
| 27S03C | 27S03C | 2909AM | 2909AM | 7201-65C | 7C420-65C |
| 27S03M | 27S03M | 2909C | 2909AC | 7201-65RC | 7C421-65C |
| 27S07AC | 27S07AC | 2909M | 2909M | 7202-25C | 7C424-25C |
| 27S07AM | 27S07AM | 2910-1C | 2910C | 7202-25RC | $7 \mathrm{C425-25C}$ |
| 27S07C | 27S07C | 2910-1M | 2910M | 7202-35C | 7C424-30C |
| 27S07M | 27S07M, | 2910 AC | 2910AC | 7202-35RC | 7C425-30C |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\mathrm{SB}}$;
$+=$ meets all performance specs but may not meet $I_{\text {CC }}$ or $I_{\text {SB }}$;
$*=$ meets all performance specs except $2 V$ data retention-may not meet $I_{C C}$ or $I_{S B}$;

- = functionally equivalent.
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M

| AMD | CYPRESS |
| :---: | :---: |
| 7202-50C | 7C424-40C |
| 7202-50RC | 7C425-40C |
| 7202-65C | 7C424-65C |
| 7202-65RC | 7C425-65C |
| 7203-25C | 7C428-25C |
| 7203-25RC | 7C429-25C |
| 7203-35C | 7C428-30C |
| 7203-35RC | 7C429-30C |
| 7203-50C | 7C428-40C |
| 7203-50RC | 7C429-40C |
| 7203-65C | 7C428-65C |
| 7203-65RC | 7C429-65C |
| 7204-25D | 7C432-25D |
| 7204-25J | 7C433-25LC |
| 7204-25P | 7C432-25P |
| 7204-35D | 7C432-30D |
| 7204-35J | 7C433-30LC |
| 7204-35P | 7C432-30P |
| 7204-50D | 7C432-40D |
| 7204-50J | 7C433-40LC |
| 7204-50P | 7C432-40P |
| 7204-65D | 7C432-65D |
| 7204-65J | 7C433-65LP |
| 7204-65P | 7C432-65P |
| 74S189C | 74S189C |
| 9122-25C | 9122-25C |
| 9122-35C | 9122-35C |
| 9122-35M | 7C122-35M |
| 9128-100C | 6116-55C |
| 9128-120M | 6116-55M |
| 9128-150C | 6116-55C |
| 9128-150M | 6116-55M |
| 9128-200C | 6116-55C |
| 9128-200M | 6116-55M |
| 9128-70C | 6116-55C |
| 9128-90M | 6116-55M |
| 9150-20C | 7C150-15C |
| 9150-25C | 7C150-25C |
| 9150-25M | 7C150-25M |
| 9150-35C | 7C150-35C |
| 9150-35M | 7C150-35M |
| 9150-45C | 7C150-35C |
| 9150-45M | 7C150-35M |
| 91L22-35C | 91L22-35C |
| 91L22-35M | 7C122-35M |
| 91L22-45C | 91L22-45C |
| 91L22-45M | 7C122-35M |
| 91L22-60C | 7C122-35C+ |
| 91L50-25C | 7C150-25C |
| 91L50-35C | 7C150-35C |
| 91L50-45C | 7C150-35C |
| 93422AC | 93422AC |
| 93422AM | 93422AM |
| 93422C | 93422C |
| 93422M | 93422M |
| 93L422AC | 93L422AC |
| 93L422AM | 93L422AM |
| 93L422C | 93L422C |
| 93L422M | 93L422M |
| 99C164-35C | 7C164-35C+ |
| 99C164-45C | 7C164-45C+ |
| 99C164-45M | 7C164-45M + |


| AMD | CYPRESS |
| :---: | :---: |
| 99C164-55C | 7C164-45C+ |
| 99C164-55M | 7C164-45M+ |
| 99C164-70C | 7C164-45C+ |
| 99C164-70M | 7C164-45M |
| 99C165-35C | 7C166-35C+ |
| 99C165-45C | 7C166-45C+ |
| 99C165-45M | 7C166-45M+ |
| 99C165-55C | 7C166-45C+ |
| 99C165-55M | 7C166-45M+ |
| 99C165-70C | 7C166-45C+ |
| 99C165-70M | 7C166-45M+ |
| 99C641-25C | 7C187-25C |
| 99C641-35C | 7C187-35C |
| 99C641-45C | 7C187-45C |
| 99C641-45M | 7C187-45M |
| 99C641-55C | 7C187-45C |
| 99C641-55M | 7C187-45M |
| 99C641-70C | 7C187-45C |
| 99C641-70M | 7C187-45M |
| 99C68-35C | 7C168-35C |
| 99C68-45C | 7C168-45C* |
| 99C68-45M | $7 \mathrm{C} 168-45 \mathrm{M}^{*}$ |
| 99C68-55C | $7 \mathrm{C} 168-45 \mathrm{C}^{*}$ |
| 99C68-55M | 7C168-45M* |
| 99C68-70C | 7C168-45C* |
| 99C68-70M | 7C168-45M* |
| $99 \mathrm{C} 88 \mathrm{H}-35 \mathrm{C}$ | 7C186-35C |
| 99C88H-45C | 7C186-45C |
| 99C88H-45M | 7C186-45M |
| 99C88H-55C | 7C186-55C |
| 99C88H-55M | 7C186-55M |
| $99 \mathrm{C} 88 \mathrm{H}-70 \mathrm{C}$ | 7C186-55C |
| $99 \mathrm{C} 88 \mathrm{H}-70 \mathrm{M}$ | 7C186-55M |
| 99CL68-35C | 7C168-35C |
| 99CL68-45C | $7 \mathrm{C} 168-45 \mathrm{C}^{*}$ |
| 99CL68-45M | 7C168-45M* |
| 99CL68-55C | 7C168-45C* |
| 99CL6855M | 7C168-45M* |
| 99CL68-70C | 7C168-45C* |
| 99CL68-70M | 7C168-45M* |
| PAL16L8A-4C | PALC16L8L-35C |
| PAL16L8A-4M | PALC16L8-40M |
| PAL16L8AC | PALC16L8-25C |
| PAL16L8ALC | PALC16L8-25C |
| PAL16L8ALM | PALC16L8-30M |
| PAL16L8AM | PALC16L8-30M |
| PAL16L8BM | PALC16L8-20M |
| PAL16L8C | PALC16L8-35C |
| PAL16L8LC | PALC16L8-35C |
| PAL16L8LM | PALC16L8-40M |
| PAL16L8M | PALC16L8-40M |
| PAL16L8QC | PALC16L8L-35C |
| PAL16L8QM | PALC16L8-40M |
| PAL16R4A-4C | PALC16R4L-35C |
| PAL16R4A-4M | PALC16R4-40M |
| PAL16R4ALC | PALC16R4-25C |
| PAL16R4ALM | PALC16R4-30M |
| PAL16R4AM | PALC16R4-30M |
| PAL16R4BM | PALC16R4-20M |
| PAL16R4C | PALC16R4-35C |
| PAL16R4LC | PALC16R4-35C |
| PAL16R4LM | PALC16R4-40M |


| AMD | CYPRESS |
| :---: | :---: |
| PAL16R4M | PALC16R4-40M |
| PAL16R4QC | PALC16R4L-35C |
| PAL16R4QM | PALC16R4-40M |
| PAL16R6A-4C | PALC16R6L-35C |
| PAL16R6A-4M | PALC16R6-40M |
| PAL16R6AC | PALC16R6-25C |
| PAL16R6ALC | PALC16R6-25C |
| PAL16R6ALM | PALC16R6-30M |
| PAL16R6AM | PALC16R6-30M |
| PAL16R6BM | PALC16R6-20M |
| PAL16R6C | PALC16R6-35C |
| PAL16R6LC | PALC16R6-35C |
| PAL16R6LM | PALC16R6-40M |
| PAL16R6M | PALC16R6-40M |
| PAL16R6QC | PALC16R6L-35C |
| PAL16R6QM | PALC16R6-40M |
| PAL16R8A-4C | PALC16R8L-35 |
| PAL16R8A-4M | PALC16R8-40M |
| PAL16R8AC | PALC16R8-25C |
| PAL16R8ALC | PALC16R8-25C |
| PAL16R8ALM | PALC16R8-30M |
| PAL16R8AM | PALC16R8-30M |
| PAL16R8BM | PALC16R8-20M |
| PAL16R8C | PALC16R8-35C |
| PAL16R8LC | PALC16R8-35C |
| PAL16R8LM | PALC16R8-40M |
| PAL16R8M | PALC16R8-40M |
| PAL16R8QC | PALC16R8L-35 |
| PAL16R8QM | PALC16R8-40M |
| PAL22V10AC | PALC22V10-25C |
| PAL22V10AM | PALC22V10-30M |
| PAL22V10C | PALC22V10-35C |
| PAL22V10M | PALC22V10-40M |
| ANALOG DEV | CYPRESS |
| PREFIX:ADSP | PREFIX:CY |
| SUFFIX:883B | SUFFIX:B |
| SUFFIX:D | SUFFIX:D |
| SUFFIX:E | SUFFIX:L |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:G | SUFFIX:G |
| 1010A | 7C510-65C+ |
| 1010J | 7C510-75C+ |
| 1010K | 7C510-75C+ |
| 1010S | 7C510-75M+ |
| 1010T | 7C510-75M+ |
| 7C901-27M | 7C910-32M |
| 7C901-32M | 2901CM |
| DENSEPAK | CYPRESS |
| PREFIX:DPS | PREFIX:CYM |
| 1027-25C | 1621HD-25C |
| 1027-25C | 161HD-25C |
| 1027-35C | 1621HD-30C |
| 1027-35C | 1621HD-35C |
| 1027-45C | 1621HD-45C |
| 1027-55C | 1621HD-55C |
| 16X17-25C | 1611HV-25C |
| 16X17-25C | 1611HV-25C |
| 16X17-35C | 1611HV-35C |
| 16X17-35C | 1611HV-35C |
| 16X17-45C | 1611HV-45C |

## Product Line Cross Reference

| DENSEPAK | CYPRESS |
| :---: | :---: |
| 16X17-45C | 1611HV-45C |
| 16X17-55C | 1611HV-55C |
| 41288-100C | 1421HD-85C |
| 41288-100C | 1421HD-100C |
| 41288-70C | 1421HD-70C |
| 41288-85C | 1421HD-85C |
| 41288-85C | 1421HD-85C |
| 6432-45C | 1830HD-45C |
| 6432-55C | 1830HD-55C |
| 6432-55C | 1830HD-55C |
| 8M624-100C | 1623HD-85C |
| 8M624-85C | $1623 \mathrm{HD}-100 \mathrm{C}$ |
| 8M656-35C | 1610HD-35C |
| 8M656-70C | 1610HD-70C |
| EDI | CYPRESS |
| PREFIX:ED | PREFIX:CYM |
| 816H16C-25 | 1611HV-25C |
| 816H16C-35 | 1611HV-35C |
| 816H16C-45 | 1611HV-45C |
| 8M8128C-100 | 1421HD-85C |
| 8M8128C-70 | 1421HD-70C |
| H816H16C-25CC- | 1611HV-25C |
| H816H16C-35CC- | 1611HV-35C |
| H816H16C-45CC- | 1611HV-45C |
| H816H16C-55CC- | 1611HV-45C |
| H816H64C-35CC | 1621HD-35C |
| H816H64C-35MHR | 1621HD-35MB |
| H816H64C-45CC | 1621HD-45C |
| H816H64C-45MHR | 1621HD-45MB |
| H816H64C-55CC | 1621HD-45C |
| H816H64C-55MHR | 1621HD-45MB |
| H816H64C-70CC | 1621HD-45C |
| H816H64C-70MHR | 1621HD-45MB |
| I8M1664C-100CC | 1623HD-100C |
| 18M1664C-60CC | 1623HD-55C |
| 18M1664C-70CC | 1623HD-70C |
| 18M1664C-85CC | 1623HD-85C |
| 18M8128C-100CB | 1420HD-55MB |
| 18M8128C-100CC | 1421HD-85C |
| 18M8128C-60CB | 1420HD-55MB |
| 18M8128C-60CC | 1420HD-55C |
| 18M8128C-70CB | 1421HD-55MB |
| 18M8128C-70CC | 1421HD-70C |
| 18M8128C-80CC | 1421HD-70C |
| 18M8128C-90CB | 1421HD-55MB |
| 18M8128C-90CC | 1421HD-85C |
| FAIRCHILD | CYPRESS |
| PREFIX:F | PREFIX:CY |
| SUFFIX:D | SUFFIX:D |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:L | SUFFIX:L |
| SUFFIX:P | SUFFIX:P |
| SUFFIX:QB | SUFFIX:B |
| 100E422-5 | 100E422-5C |
| 100E422-7 | 100E422-7C |
| 10E422-7 | 10E422-7C |
| 100E474-7 | 100E474-7C |
| 10E474-7 | 10E474-7C |
| 1600 C 45 | 7C187-45C |
| 1600 C 55 | 7C187-45C |


| FAIRCHILD | CYPRESS |
| :---: | :---: |
| 1600 C 70 | 7C187-45C |
| 1600M55 | 7C187-45M |
| 1600 M 70 | 7C187-45M |
| 1601C55 | 7C187-45C |
| 1620 C 35 | 7C164-35C+ |
| 1620M35 | 7C164-35M |
| 1620M45 | 7C164-45M |
| 1621C25 | 7C164-25C+ |
| 1622C25 | 7C166-25C+ |
| 1622C35 | 7C166-35C+ |
| 1622M35 | 7C166-35M |
| 1622M45 | 7C166-45M |
| 16L8A | PALC16L8-20M |
| 16L8A | PALC16L8-25C |
| 16P8A | PALC16L8-20M |
| 16P8A | PALC16L8-25C- |
| 16R4A | PALC16R4-20M |
| 16R4A | PALC16R4-25C |
| 16R6A | PALC16R6-20M |
| 16R6A | PALC16R6-25C |
| 16R8A | PALC16R8-20M |
| 16R8A | PALC16R8-25C |
| 16RP4A | PALC16R4-20M |
| 16RP4A | PALC16R4-25C |
| 16RP6A | PALC16R6-20M |
| 16RP6A | PALC16R6-25C |
| 16RP8A | PALC16R8-20M |
| 16RP8A | PALC16R8-25C |
| 3341AC | 3341C |
| 3341C | 3341C |
| 54F189 | 7C189-25M- |
| 54F219 | 7C190-25M- |
| 54F413 | 7C401-15M |
| 54S189M | 54S189M |
| 74AC1010-40 | 7C510-45C |
| 74F189 | 7C189-25C- |
| 74F219 | 7C190-25C- |
| 74F413 | 7C401-15C |
| 74LS189 | 27LS03C |
| 74S189 | 74S189C |
| 93422AC | 93422AC |
| 93422AM | 93422AM |
| 93422C | 93422C |
| 93422M | 93422M |
| 93475C | 2149-45C |
| 93L422AC | 93LA22AC |
| 93L422AM | 93L422AM |
| 93L422C | 93L422C |
| 93LA22M | 93L422M |
| 93Z451AC | 7C282-30C |
| 93Z451AM | 7C282-45M |
| 93Z451C | 7C282-30C |
| 93Z451M | 7C282-45M |
| 93Z511C | 7C292-35C |
| 93Z511M | 7C292-50M |
| 93Z565AC | 7C264-45C |
| 93Z565AM | 7C264-55M |
| 93Z565C | 7C264-55C |
| 93Z565M | 7C264-55M |
| 93Z611C | 7C292-25C |
| 93Z611M | 7C291A-30M |
| 93Z665C | 7C264-35C |


| FAIRCHILD | CYPRESS |
| :---: | :---: |
| 93Z665M | 7C264-45M |
| 93Z667C | 7C263-35C |
| 93Z667M | 7C261-45M |
| FUJITSU | CYPRESS |
| PREFIX:MB | PREFIX:CY |
| PREFIX:MBM | PREFIX:CY |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:M | SUFFIX:P |
| SUFFIX:Z | SUFFIX:D |
| 100422A-5C | 100E422-5C |
| 100422A-7C | 100E422-7C |
| 100422AC | 100E422-7C |
| 100474A-3C | 100E474-3C |
| 100474A-5C | 100E474-5C |
| 100474A-7C | 100E474-7C |
| 100474AC | 100E474-7C |
| 10422A-5C | 10E422-5C |
| 10422A-7C | 10E422-7C |
| 10422AC | 10E422-7C |
| 10474A-3C | 10E474-3C |
| 10474A-5C | 10E474-5C |
| 10474A-7C | 10E474-7C |
| 10474AC | 10E474-7C |
| $2147 \mathrm{H}-35$ | 2147-35C |
| 2147H-45 | 2147-45C |
| 2147H-55 | 2147-55C |
| 2147H-70 | 2147-55C |
| 2148-55L | 21L48-55C |
| 2148-70L | 21L48-55C |
| 2149-45 | 2149-45C |
| 2149-55L | 21149-55C |
| 2149-70L | 21L49-55C |
| 7132E | 7C282-45C |
| 7132E-SK | 7C281-45C |
| 7132E-W | 7C282-45M |
| 7132H | 7C282-45C |
| 7132H-SK | 7C281-45C |
| 7132Y | 7 C 282 -30C |
| 7132Y-SK | 7C281-30C |
| 7138E | 7C292-50C |
| 7138E-SK | 7C291-50C |
| $7138 \mathrm{E}-\mathrm{W}$ | 7C292-50M |
| 7138H | 7C292-35C |
| $7138 \mathrm{H}-\mathrm{SK}$ | 7C291-35C |
| 7138Y | 7C292-35C |
| 7138Y-SK | 7C291-35C |
| 7144E | 7C264-55C |
| 7144E-W | 7C264-55M |
| 7144H | 7C264-55C |
| 7144Y | 7C264-45C |
| 7226RA-20 | 7C225-30C |
| 7226RA-25 | 7C225-30C |
| 7232RA-20 | 7C235-30C |
| 7232RA-25 | 7C235-30C |
| 7238RA-20 | 7C245-25C |
| 7238RA-25 | 7C245-35C |
| 8128-10 | 7C128-55C |
| 8128-15 | 7C128-55C |
| 8167-70W | 7C167-45M |
| 8167A-55 | 7C167-45C |
| 8167A-70 | 7C167-45C |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\mathrm{SB}}$;
$+=$ meets all performance specs but may not meet $I_{C C}$ or $I_{S B}$;

* = meets all performance specs except $2 V$ data retention -may not meet $I_{C C}$ or $I_{S B}$;
- = functionally equivalent.
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M


## Product Line Cross Reference

CYPRESS
SEMICONDUCTOR

| FUJTISU | CYPRESS | HARRIS | CYPRESS |
| :---: | :---: | :---: | :---: |
| 8168-55 | 7C168-45C | 65162C-9 | 6116-55M* |
| 8168-70 | 7C168-45C | 65162S-5 | 6116-55C** |
| 8168-70W | 7C168-45M | 65162S-9 | $6116-55 \mathrm{M}^{*}$ |
| 8171-55 | 7C187-45 | 65262-8 | 7C167-45M* |
| 8171-70 | 7C187-45C | 65262-9 | 7C167-45M* |
| 81-67-35 | 7C167-35C | 65262B-8 | 7C167-45M* |
| 81C67-45 | 7C167-45C | 65252B-9 | 7C167-45M* |
| 81C67-55W | 7C167-45M | 65262C-9 | 7C167-45M* |
| 81C68-45 | 7C168-45C | 65262S-9 | 7C167-45M* |
| 81C68-55W | 7C168-45M+ | 76161-2 | 7C292-50M |
| 81C71-45 | 7C187-45C | 76161A-2 | 7C292-50M |
| 81C71-55 | 7C187-45C | 76161A-5 | 7C292-50C |
| 81C74-25 | 7C164-25C | 76161B-5 | 7C292-35C |
| 81C74-35 | 7C164-35C+ | 76641-2 | 7C264-55M |
| 81C74-45 | 7C164-45C | 76641-5 | 7C264-55C |
| 81C75-25 | 7C166-25C | 76641A-5 | 7C264-45C |
| 81C75-35 | 7C166-35C | 7681-2 | 7C282-45M |
| 81C78-45 | 7C186-45C | 7681-5 | 7C282-45C |
| 81C78-55 | 7C186-55C | 7681A-5 | 7C282-45C |
| 81C81-45 | 7C197-45C |  |  |
| 81C81-55 | 7C197-45C | HITACHI | CYPRESS |
| 81-84-45 | 7C194-45C | PREFIX:HM | PREFIX:CY |
| 81C84-55 | 7C194-45C | PREFIX:HN | PREFIX:CY |
| 81C86-55 | 7C192-45C+ | SUFFIX:CG | SUFFIX:L |
| 81C86-70 | 7C192-45C+ | SUFFIX:G | SUFFIX:D |
| 8464L-100 | 7C185-55C+ | SUFFIX:P | SUFFIX:P |
| 8464L-70 | 7C185-45C+ | 100422C | 100E422-7C |
|  |  | 100474-10C | 100E474-7C |
| HARRIS | CYPRESS | 10047-8C | 100E474-7C |
| PREFIX:HM | PREFIX:CY | 100474C | 100E474-7C |
| PREFIX:HPL | PREFIX:CY | 10422C | 10E422-7C |
| SUFFIX:8 | SUFFIX:B | 10474-10C | 100E474-7C |
| PREFIX:1 | SUFFIX:D | 10474-8C | 10E474-7C |
| PREFIX:9 | SIFFOX"F | 10474C | 100E474-7C |
| PREFIX:4 | SUFFIX:L | 25089 | 7C282-45C |
| PREFIX:3 | SUFFIX:P | 25089S | $7 \mathrm{C} 282-45 \mathrm{C}$ |
| 16LC8-5 | PALC16L8L-35C | 25169S | 7C292-50C |
| 16LC8-8 | PALC16L8-40M | 4847 | 2147-55C |
| 16LC8-9 | PALC16L8-40M | 4847-2 | 2147-45C |
| 16RC4-5 | PALC16R4L-35C | 4847-3 | 2147-55C |
| 16RC4-8 | PALC16R4-40M | 6116ALS-12 | 6116-55C** |
| 16RC4-9 | PALC16R4-40M | 6116ALS-15 | 6116-55C* |
| 16RC6-5 | PALC16R6L-35C | 6116ALS-20 | 6116-55C** |
| 16RC6-8 | PALC16R6-40M | 6116AS-12 | 6116-55C+ |
| 16RC6-9 | PALC16R6-40M | 6116AS-15 | 6116-55C+ |
| 16RC8-5 | PALC16R8L-35C | 6116AS-20 | 6116-55C+ |
| 16RC8-8 | PALC16R8-40M | 6147 | 7C147-45C* |
| 16RC8-9 | PALC16R8-40M | 6147-3 | 7C147-45C* |
| 6-76161-2 | 7C291-50M | 6147H-35 | 7C147-35C+ |
| 6-76161-5 | $7 \mathrm{C} 291-50 \mathrm{C}$ | 6147H-45 | 7C147-45C+ |
| 6-76161A-2 | 7C291-50M | 6147H-55 | 7C147-45C+ |
| 6-76161A-5 | 7 C 291 -50C | 6147HL-35 | 7C147-35C* |
| 6-76161B-5 | 7C291-35C | 6147HL-45 | 7C147-45C* |
| 6-7681-5 | 7C281-45C | 6147HL-55 | 7C147-55C* |
| 6-7681A-5 | 7C281-45C | 6148 | 7 C 148 -45C |
| 65162-5 | 6116-55C* | 6148H-35 | 21L48-35C |
| 65162-8 | 6116-55M ${ }^{*}$ | 6148H-45 | 7C148-45C+ |
| 65162-9 | 6116-55M* | 6148H-55 | 7C14845C+ |
| 65162B-5 | 6116-55C** | 6148HL-35 | 21L48-35C* |
| 65162B-8 | 6116-55M* | 6148HL-45 | 7C148-45C* |
| 65162B-9 | $6116-55 \mathrm{M}^{*}$ | 6148HL-55 | $7 \mathrm{C} 148-45 \mathrm{C}^{*}$ |
| 65162C-8 | 6116-55M* | 6148L | 7C148-45C* |


| HITACHI | CYPRESS |
| :---: | :---: |
| 6167-6 | 7C167-45C+ |
| 6167-8 | 7C167-45C+ |
| 6167H-55 | 7C167-45C |
| 6167H-70 | 7C167-45C |
| 6167HL-55 | 7C167-45C* |
| 6167HL-70 | 7C167-45C* |
| 6167L-6 | 7C167-45C* |
| 6167L-8 | $7 \mathrm{C} 167-45 \mathrm{C}^{*}$ |
| 6168H-45 | 7C168-45C+ |
| 6168H-55 | 7C168-45C+ |
| 6168H-70 | 7C168-45C+ |
| 6168HL-45 | $7 \mathrm{C} 168-45 \mathrm{C}^{*}$ |
| 6168HL-55 | $7 \mathrm{C} 168-45 \mathrm{C}^{*}$ |
| 6168HL-70 | $7 \mathrm{C} 168-45 \mathrm{C}^{*}$ |
| 6264-10 | 7C186-55C+ |
| 6264-12 | 7C186-55C+ |
| 6264-15 | 7C186-55C+ |
| 6267-35 | 7C167-35C+ |
| 6267-45 | 7C167-45C |
| 6268-25 | 7C168-25C |
| 6268-35 | 7C168-35C |
| 6287-45 | 7C187-45C |
| 6287-55 | 7C187-45C |
| 6287-70 | 7C187-45C |
| 6288-35 | 7C164-35C |
| 6288-45 | 7C164-45C |
| 6288-55 | 7C164-45C |
| 6716 | 7C128-25C |
| 6787-30 | 7C187-25C |
| 6788-25 | $7 \mathrm{C} 164-25 \mathrm{C}$ |
| 6788-30 | 7C164-25C |
| INMOS | CYPRESS |
| PREFIX:IMS | PREFIX:CY |
| SUFFIX:B | SUFFIX:B |
| SUFFIX:P | SUFFIX:P |
| SUFFIX:S | SUFFIX:D |
| SUFFIX:W | SUFFIX:L |
| 1203-25 | 7C147-25C+ |
| 1203-35 | 7C147-35C+ |
| 1203-45 | 7C147-45C+ |
| 1203M-35 | 7C147-35M+ |
| 1203M-45 | 7C147-45M + |
| 1223-25 | 7C148-25C |
| 1223-35 | 7C148-35C |
| 1223-45 | 7C148-45C |
| 1223M-35 | 7C148-25M + |
| 1223M-45 | 7C148-45M+ |
| 1400-35 | 7C167-35C |
| 1400-45 | 7C167-45C |
| 1400-55 | $7 \mathrm{C} 167-45 \mathrm{C}$ |
| 1400M-45 | 7C167-45M |
| 1400M-55 | 7C167-45M |
| 1400M-70 | 7C167-45M |
| 1403-25 | 7C167-25C |
| 1403-35 | 7C167-35C+ |
| 1403-45 | 7C167-45C+ |
| 1403-55 | 7C167-45C+ |
| 1403LM-35 | 7C167-35M* |
| 1403M-35 | 7C167-35M+ |
| 1403M-45 | 7C167-45M + |
| 1403M-55 | 7C167-45M + |


| IDT | CYPRESS |
| :---: | :---: |
| 6116LA90T | 7C128-55C* |
| 6116LA90TB | $7 \mathrm{C} 128-55 \mathrm{M}^{*}$ |
| 6116S120B | 6116-55M+ |
| 6116S150B | 6116-55M+ |
| 6116S55 | 6116-55C+ |
| 6116S55B | 6116-55M+ |
| 6116S70 | 6116-55C+ |
| 6116S70B | 6116-55M+ |
| 6116S90 | 6116-55C+ |
| 6116S90B | 6116-55M+ |
| 6116SA120B | 6116-55M+ |
| 6116SA120TB | 7C128-55M+ |
| 6116SA35 | 6116-35C+ |
| 6116SA35B | 6116-45M+ |
| 6116SA35T | 7C128-35C+ |
| 6116SA35TB | 7C128-35M+ |
| 6116SA45 | 6116-45C+ |
| 6116SA45B | 6116-45M+ |
| 6116SA45T | 7C128-45C+ |
| 6116SA45TB | 7C128-45M+ |
| 6116SA55 | 6116-55C+ |
| 6116SA55B | 6116-55M+ |
| 6116SA55T | 7C128-55C+ |
| 6116SA55TB | 7C128-55M+ |
| 6116SA70 | 6116-55C+ |
| 6116SA70B | 6116-55M+ |
| 6116SA70T | 7C128-55C+ |
| 6116SA70TB | 7C128-55M+ |
| 6116SA90 | 6116-55C+ |
| 6116SA90B | 6116-55M+ |
| 6116SA90T | 7C128-55C+ |
| 6116SA90TB | 7C128-55M+ |
| 6167L100B | 7C167-45M* |
| 6167L55B | 7C167-45M* |
| 6167L70B | 7C167-45M* |
| 6167L85B | 7C167-45M* |
| 6167LA25 | 7C167-25C* |
| 6167LA35 | 7C167-35C* |
| 6167LA35B | $7 \mathrm{C} 167-35 \mathrm{M}^{*}$ |
| 6167LA45 | 7C167-45C* |
| 6167LA45B | 7C167-45M* |
| 6167LA55 | $7 \mathrm{C} 167-45 \mathrm{C}^{*}$ |
| 6167LA55B | 7C167-45M* |
| 6167LA70B | 7C167-45M* |
| 6167S100B | 7C167-45M |
| 6167S45 | 7C167-45C |
| 6167 S 55 | 7C167-45C |
| 6167S55B | 7C167-45M |
| 6167S70B | 7C167-45M |
| 6167S85B | 7C167-45M |
| 6167SA25 | 7C167-25C+ |
| 6167SA35 | 7C167-35C+ |
| 6167SA35B | 7C167-35M+ |
| 6167SA45 | 7C167-45C+ |
| 6167SA45B | 7C167-45M+ |
| 6167SA55 | 7C167-45C+ |
| 6167SA55B | 7C167-45M+ |
| 6167SA70B | 7C167-45M+ |
| 6168LA100B | 7C168-45M* |
| 6168LA85B | 7C168-45M* |
| 6168LA25 | 7C168-25C** |
| 6168LA25B | 7C169-25M |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\mathrm{SB}}$
$+=$ meets all performance specs but may not meet $I_{C C}$ or $I_{S B}$;

* = meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$;
- = functionally equivalent.
- = SOIC only
* = 32-pin LCC crosses to the 7 C 198 M

| IDT | CYPRESS | IDT | CYPRESS | IDT | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6168LA35 | 7C168-35C* | 7132L55 | 7C132-55C* | 71681S55B | 7C171-45M+ |
| 6168LA35B | $7 \mathrm{C} 168-35 \mathrm{M}^{*}$ | 7132L70 | 7C132-55C* | 71681 S 70 | 7C171-45C+ |
| 6168LA45B | $7 \mathrm{C} 168-45 \mathrm{M}^{*}$ | 7132L70B | 7C132-55M* | 71681S70B | 7C171-45M+ |
| 6168LA55B | 7C168-45M* | 7132L90 | 7C132-55C* | 71681S85B | 7C171-45M+ |
| 6168LA70B | 7 C 168 -45M* | 7132L90B | 7C132-55M* | 71681SA25 | 7C171-25C+ |
| 6168SA100B | 7C168-45M + | 7132 S 100 | 7C132-55C+ | 71681SA35 | 7C171-35C+ |
| 6168SA70B | 7C168-45M | 7132S100B | 7C132-55M+ | 71681SA35B | 7C171-35M+ |
| 6168SA85B | 7C168-45M | $7132 \mathrm{S120B}$ | 7C132-55M+ | 71681SA45 | $7 \mathrm{C} 171-45 \mathrm{C}+$ |
| 6168SA25 | 7C168-25C+ | 7132S55 | 7C132-55C+ | 71681SA45B | 7C171-45M+ |
| 6168SA25B | 7C169-25M | $7132 S 70$ | 7C132-55C+ | 71681A55 | 7C171-45C+ |
| 6168SA35 | $7 \mathrm{C} 168-35 \mathrm{C}+$ | 7132S70B | 7C132-55M+ | 71681SA55B | 7C171-45M+ |
| 6168SA35B | 7C168-35M + | 7132S90 | 7C132-55C+ | 71681SA70B | 7C171-45M+ |
| 6168SA45B | 7C168-45M+ | 7132S90B | 7C132-55M+ | 71682L100B | $7 \mathrm{C} 172-45 \mathrm{M}^{*}$ |
| 6168SA55B | 7C168-45M+ | 71321 S 25 | 7C132-25C | 71682L45 | 7C172-45C* |
| 6168SA70B | 7C168-45M+ | 71321535 | 7C132-35C | 71682L55 | 7 C 172 -45C** |
| 61970S25 | 7C170-25C | 71321 S 45 | 7C132-45C | 71682L55B | 7C172-45M* |
| 61970S35 | 7C170-35C | 7140 S 25 | 7C140-25C | 71682L70 | 7C172-45C** |
| 61970S35B | 7C170-35M | 7140S35 | 7C140-35C | 71682L70B | 7C172-45M* |
| 61970S45 | 7C170-45C | 7140 S45 | 7C140-45C | 71682L85B | $7 \mathrm{C} 172-45 \mathrm{M}^{*}$ |
| 61970S45B | 7C170-45M | 7140 S 55 | 7C140-55C | 71682LA25 | $7 \mathrm{C} 172-25 \mathrm{C}^{*}$ |
| 6198S25 | 7C196-25C | 7140570 | 7C140-55C | 71682LA35 | 7C172-35C** |
| 6198S35 | 7C196-35C | 7140 S90 | 7C140-55C | 71682LA35B | 7C172-35M* |
| 6198S35B | 7C196-35M | 71421 S 25 | 7C142-25C | 71682LA45 | 7 C 172 -45C** |
| 6198S45 | 7C196-45C | 71421 S 35 | 7C142-35C | 71682LA45B | $7 \mathrm{C} 172-45 \mathrm{M}^{*}$ |
| 6198S45B | 7C196-45M | 71421 S 45 | 7 C 142 -45C | 71682LA55 | $7 \mathrm{C} 172-45 \mathrm{C}^{*}$ |
| 71256 S25 | 7C198-25C | 71421 S 55 | 7C142-55C | 71682LA55B | $7 \mathrm{C} 172-45 \mathrm{M}^{*}$ |
| 71256 S 25 | 7C199-25C* | 71421 S 70 | 7C142-55C | 71682S100B | 7C172-45M+ |
| 71256 S 35 | 7C198-35C | 71421 S90 | 7C142-55C | $71682 \mathrm{S45}$ | 7C172-45C+ |
| 71256535 | 7C199-35C* | 7164 S 35 T | 7C185-35C | 71682 S 55 | $7 \mathrm{C} 172-45 \mathrm{C}+$ |
| 71256S35B | 7C198-35M | 7164 S 45 T | 7C185-45C | 71682S55B | $7 \mathrm{C} 172-45 \mathrm{M}+$ |
| 71256S35B | 7C199-35M $\ddagger$ | 7164 S 45 TB | 7C185-45M | 71682S70 | 7C172-45C+ |
| 71256 S 45 | 7C198-45C | 7164 S 55 T | $7 \mathrm{C} 185-45 \mathrm{M}$ | 71682 S70B | $7 \mathrm{C172-45M}+$ |
| 71256S45 | 7C199-45C $\dagger$ | 7164S55TB | 7C185-55M | 71682S85B | 7C172-45M+ |
| 71256S45B | 7C198-45M | 7164S70T | 7C185-55C | 71682SA25 | 7C172-25C+ |
| 71256S45B | 7C199-45M $\ddagger$ | 7164S70TB | 7C185-55M | 71682SA35 | 7C172-35C+ |
| 71256S55 | 7C198-55C | 7164 S 85 TB | 7C185-55M | 71682SA35B | 7C172-35M+ |
| 71256555 | 7C199-55C $\dagger$ | 7164 S 35 | 7C186-35C | 71682 SA45 | $7 \mathrm{C} 172-45 \mathrm{C}+$ |
| 71256S55B | 7C198-55M | 7164 S45 | 7C186-45C | 71682SA45B | 7C172-45M+ |
| 71256S55B | 7C199-55M ${ }^{\text {\% }}$ | 7164S45B | 7C186-45M | 71682SA55 | $7 \mathrm{C} 172-45 \mathrm{C}+$ |
| 71257S25 | 7C197-25C | 7164S55 | 7C186-55C | 71682SA55B | $7 \mathrm{C} 172-45 \mathrm{M}+$ |
| 71257S35 | 7C197-35C | 7164S55B | 7C186-55M | 7187 S 30 | 7C187-25C |
| 71257S35B | 7C197-35M | 7164 S70 | 7C186-55C | 7187 S 35 | 7C187-35C |
| 71257 S45 | 7C197-45C | 7164S70B | 7C186-55M | 7187S35B | 7C187-35M |
| 71257S45B | 7C197-45M | 7164S85B | 7C186-55M | 7187 S 45 | $7 \mathrm{C} 187-45 \mathrm{C}$ |
| 7130 L 100 | $7 \mathrm{C} 130-55 \mathrm{C}^{*}$ | 71681L100B | 7C171-45M* | 7187S45B | 7C187-45M |
| 7130 L 100 B | 7C130-55M | 71681145 | 7C171-45C* | 7187 S 55 | $7 \mathrm{C} 187-45 \mathrm{C}$ |
| 7130L120B | 7C130-55M | $71681 \mathrm{L55}$ | 7C171-45C* | 7187S55B | 7C187-45M |
| $7130 \mathrm{L55}$ | $7 \mathrm{C} 1309-55 \mathrm{C}^{*}$ | 71681L55B | 7C171-45M* | 7187 S 70 | $7 \mathrm{C} 187-45 \mathrm{C}$ |
| 7130 L 70 | 7C130-55C* | 71681 L 70 | $7 \mathrm{C} 171-45 \mathrm{C}^{*}$ | 7187S70B | 7C187-45M |
| 7130 L 90 | 7C130-55C* | 71681L70B | 7C171-45M* | 7187 S 85 | $7 \mathrm{C} 187-45 \mathrm{C}$ |
| 7130 S100 | 7C130-55C | 71681L85B | 7C171-45M* | 7187S85B | 7C187-45M |
| 7130 S100B | 7C130-55M | 71681LA25 | $7 \mathrm{C} 171-25 \mathrm{C}^{*}$ | 7188 S 25 | $7 \mathrm{C} 194-25 \mathrm{C}$ |
| 7130S120B | 7C130-55M | 71681LA35 | 7C171-35C* | 7188530 | 7C164-25C |
| 7130 S25 | $7 \mathrm{C} 130-25 \mathrm{C}$ | 71681LA35B | 7C171-35M* | 7188535 | $7 \mathrm{C} 164-35 \mathrm{C}$ |
| 7130535 | 7C130-35C | 71681LA45 | $7 \mathrm{C} 171-45 \mathrm{C}^{*}$ | 7188535 | $7 \mathrm{C} 194-35 \mathrm{C}$ |
| 7130 S45 | 7C130-45C | 71681LA45B | 7C171-45M* | 7188S35B | 7C194-35M |
| 7130555 | 7C130-55C | 71681LA55 | 7C171-45C* | 7188545 | $7 \mathrm{C} 164-45 \mathrm{C}$ |
| 7130570 | 7C130-55C | 71681LA55B | 7C171-45M* | 7188 S 45 | 7C194-45C |
| 7130590 | 7C130-55C | 71681LA70B | 7C171-45M* | 7188S45B | 7C164-45M |
| 7132 L 100 | 7C132-55C** | 71681S100B | 7C171-45M+ | 7188S45B | 7C194-45M |
| 7132L100B | $7 \mathrm{C} 132-55 \mathrm{M}^{*}$ | 71681545 | 7C171-45C+ | 7188 S 55 | $7 \mathrm{C} 164-45 \mathrm{C}$ |
| 7132L120B | $7 \mathrm{C} 132-55 \mathrm{M}^{*}$ | $71681 \mathrm{S55}$ | 7C171-45C+ | 7188S55B | 7C164-45M |


| IDT | CYPRESS | IDT | CYPRESS | IDT | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7188 S 70 | 7C164-45C | 7201LA35T | 7C421-30C | 7203S65B | 7C428-65M |
| 7188S70B | 7C164-45M | 7201LA40TB | 7C421-40M | 7203S65T | 7C429-65C |
| 7188S85B | 7C164-45M | 7201LA50TB | 7C421-40M | 72045S35D | 7C432-30D+ |
| 71981S25 | 7C191-25C | 7201LA65T | 7C421-65C | 72045S35D | 7C432-40D+ |
| 71981S35 | 7C161-35C | 7201LA50T | 7C421-40C | 72045S35J | 7C433-30LC+ |
| 71981S35 | 7C191-35C | 7201LA65TB | 7C421-65M | 72045S35P | 7C433-30P+ |
| 71981S35B | 7C161-35M | 7201SA25T | 7C421-25C | 72045S35P | 7C433-65P+ |
| 71981S35B | 7C191-35M | 7201SA30TB | 7C421-30M | 72045S40J | 7C433-40LMB |
| 71981S45 | 7C161-45C | 7201SA35T | 7C421-30C | 72045S50D | 7C432-65D+ |
| 71981S45 | 7C191-45C | 7201SA40TB | 7C421-40M | 72045S50J | 7C433-40LC + |
| 71981S45B | 7C161-45M | 7201SA50T | 7C421-40C | 72045S50P | 7C433-40P+ |
| 71981S45B | 7C191-45M | 7201SA50TB | 7C421-40M | 72045S65J | 7C433-65LC+ |
| 71981S55 | 7C161-45C | 7201SA65T | 7C421-65C | 7210-120B | 7C510-75M |
| 71981S55B | 7C161-45M | 7201SA65TB | 7C421-65M | $7210-200 \mathrm{~B}$ | 7C510-75M+ |
| 71981 S70 | 7C161-45C | 7202LA120 | 7C424-65C+ | 7210-55B | 7C510-55M |
| 71981S70B | 7C161-45M | 7202LA120B | 7C424-65M+ | 7210-65B | $7 \mathrm{C} 510-65 \mathrm{M}$ |
| 71981S85B | 7C161-45M | 7202LA25 | 7C424-25C | 7210-75B | 7C510-75M |
| 71982 S25 | 7C192-25C | 7202LA35 | 7C424-30C+ | 7210-85B | 7C510-75M |
| 71982 S35 | 7C162-35C | 7202LA40B | 7C424-40M+ | 7210L-45 | 7C510-45C+ |
| 71982 S35 | 7C192-35C | 7202LA50 | 7C424-40C+ | 7210L100 | $7 \mathrm{C} 510-75 \mathrm{C}+$ |
| 71982S35B | 7C162-35M | 7202LA50B | 7C424-40M+ | 7210L165 | 7C510-75C+ |
| 71982S35B | 7C192-35M | 7202LA65 | 7C424-65C+ | 7210 L55 | 7C510-55C+ |
| 71982 S 45 | 7C162-45C | 7202LA65B | 7C424-65M+ | 7210 L65 | 7C510-65C+ |
| 71982 S 45 | $7 \mathrm{C} 192-45 \mathrm{C}$ | 7202LA80 | 7C424-65C+ | 7210 L75 | 7C510-75C+ |
| 71982S45B | 7C162-45M | 7202LA80B | 7C424-65M+ | 7216L120B | 7C516-75M+ |
| 71982S45B | 7C192-45M | 7202SA120 | 7C424-65C | 7216L140 | 7C516-75C+ |
| 71982 S55 | 7C162-45C | 7202SA120B | 7C424-65M | 7216L185B | 7C516-75M+ |
| 71982S55B | 7C162-45M | 7202SA25 | 7C424-25C | 7216L55 | 7C516-55C+ |
| 71982S70 | 7C162-45C | 7202SA35 | 7C424-30C | 7216L55B | 7C516-55M+ |
| 71982S70B | 7C162-45M | 7202SA40B | 7C424-40M | $7216 \mathrm{L65}$ | 7C516-65C+ |
| 71982S85B | 7C162-45M | 7202SA50 | 7C424-40C | 7216L65B | 7C516-65M |
| 7198 S35 | 7C166-35C | 7202SA50B | 7C424-40M | 7216 L 75 | 7C516-75C+ |
| 7198S35B | 7C166-35M | 7202SA65 | 7C424-65C | 7216L75B | 7C516-75M |
| 7198S45 | 7C166-45C | 7202SA65B | 7C424-65M | 7216 L 90 | 7C516-75C+ |
| 7198S45B | 7C166-45M | 7202SA80 | 7C424-65C | 7216L90B | 7C516-75M+ |
| 7198S55 | 7C166-45C | 7202SA80B | 7C424-65M | 7217L120B | 7C517-75M+ |
| 7198S55B | 7C166-45M | 7202LA25T | 7C425-25C | 7217 L 140 | 7C517-75C+ |
| 7198 S70 | 7C166-45C | 7202LA30TB | 7C425-30M | 7217L185B | 7C517-75M+ |
| 7198S70B | 7C166-45M | 7202LA35T | 7C425-30C | 7217L45 | 7C517-45C+ |
| 7198S85B | 7C166-45M | 7202LA40TB | 7C425-40M | 7217L55 | 7C517-55C+ |
| 7201LA120 | 7C420-65C+ | 7202LA50T | 7C425-40C | 7217L55B | 7C517-55M |
| 7201LA120B | 7C420-65M + | 7202LA50TB | 7C425-40M | $7217 \mathrm{L65}$ | 7C517-65C+ |
| 7201LA35 | 7C420-30C+ | 7202LA65T | 7C425-65C | 7217L65B | 7C517-65M |
| 7201LA40B | 7C420-40M + | 7202LA65TB | 7C425-65M | 7217 L 75 | 7C517-75C+ |
| 7201LA50 | 7C420-40C+ | 7202SA25T | 7C425-25C | 7217L75B | 7C517-75M |
| 7201LA50B | 7C420-40M + | 7202 SA 30 TB | 7C425-30M | 7217L90 | 7C517-75C+ |
| 7201LA65 | 7C420-65C+ | 7202SA35T | $7 \mathrm{C} 425-30 \mathrm{C}$ | 7217L.90B | 7C517-75M+ |
| 7201LA65B | 7C420-65M+ | 7202 SA 40 TB | 7C425-40M | 7M4016S25C | 1641HD-25C |
| 7201LA80 | 7C420-65C+ | 7202SA50T | $7 \mathrm{C} 425-40 \mathrm{C}$ | 7M4016S35C | 1641HD-35C |
| 7201LA80B | 7C420-65M+ | $7202 S A 50 T B$ | 7C425-40M | 7M4016S35CB | 1641HD-35MB |
| 7201SA120 | 7C420-65C | 7202SA65T | 7C425-65C | 7M4016S45C | 1641HD-45C |
| 7201SA120B | 7C420-65M | 7202SA65TB | 7C425-65M | 7M4016S45CB | 1641HD-45MB |
| 7201SA35 | 7C420-30C | 7203L50 | 7C428-40C | 7M4016S55C | 1641HD-55C |
| 7201SA40B | $7 \mathrm{C} 420-40 \mathrm{M}$ | 7203L50B | 7C428-40M | 7M4016S55CB | 1641HD-55MB |
| 7201SA50 | 7C420-40C | 7203L50T | 7C429-40C | 7M4016S70CB | 1641HD-55MB |
| 7201SA50B | 7C420-40M | 7203L65 | 7C428-65C | 7M4017S40C | 1830HD-35C |
| 7201SA65 | 7C420-65C | 7203L65B | 7C428-65M | 7N4017S45C | 1830HD-45C |
| 7201SA65B | 7C420-65M | 7203L65T | 7C429-65C | 7M4017S50C | 1830HD-45C |
| 7201SA80 | 7C420-65C | 7203550 | 7C428-40C | 7M4017S50CB | 1830HD-45MB |
| 7201SA80B | 7C420-65M | 7203S50B | 7C428-40M | 7M4017S55C | 1830HD-55C |
| 7201LA25T | 7C421-25C | 7203S50T | $7 \mathrm{C429-40C}$ | 7M4017S60C | 1830HD-55C |
| 7201LA30TB | 7C421-30M | 7203 S 65 | 7C428-65C | 7M4017S60CB | 1830HD-55MB |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\mathrm{SB}}$;
$+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$;

* $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$;
- = functionally equivalent.
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M

| IDT | CYPRESS | IDT | CYPRESS | INTEL | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7M4017S70C | 1830HD-55C | 8M824L85N | 1421HD-85C | M2149H-3 | 2149-55M |
| 7M4017S70CB | 1830HD-55MB | 8M824S100CB | 1420HD-55MB |  |  |
| 7M624S30C | 1621HD-30C | 8M824S100N | 1421HD-85C | LATTICE | CYPRESS |
| 7M624S35C | 1621HD-35C | 8M824S35C | 1420HD-35C | PREFIX:EE | PREFIX:CY |
| 7M624S35CB | 1621HD-35MB | 8M824S40C | 1420HD-35C | PREFIX:GAL | PREFIX:CY |
| 7M624S45C | 1621HD-45C | 8M824S45C | 1420HD-45C | PREFIX:ST | PREFIX:CY |
| 7M624S45CB | 1621HD-45MB | 8M824S45CB | 1420HD-45MB | SUFFIX:B | SUFFIX:B |
| 7M624S55C | 1621HD-45C | 8M824S45N | $1423 \mathrm{PD}-45 \mathrm{C}$ | SUFFIX:D | SUFFIX:D |
| 7M624S55CB | 1621HD-45MB | 8M824S50C | 1420HD-45C | SUFFIX:L | SUFFIX:L |
| 7M624S65C | 1621HD-45C | 8M824S50CB | 1420HD-45MB | SUFFIX:P | SUFFIX:P |
| 7M624S65CB | 1621HD-45MB | 8M824S50N | 1423PD-45C | 16K4-25 | 7C168-25C |
| 7MC4005S20CV | 1611HV-20C | 8M824S60C | 1420HD-55C | 16K4-35 | 7C168-35C |
| 7MC4005S25CV | 1611HV-25C | $8 \mathrm{M} 824 \mathrm{S60CB}$ | 1420HD-55MB | 16K4-35M | 7 C 168 -35M |
| 7MC4005S25CVB | $1611 \mathrm{HV}-25 \mathrm{MB}$ | 8M824S60N | 1423PD-55C | 16K4-45 | 7 C 168 -45C |
| 7 MC 4005 S 30 CV | 1611HV-30C | 8M824S70C | 1421HD-70C | 16K4-45M | 7C168-45M |
| 7 MC 4005 S 30 CVB | 1611HV-30MB | 8M824S70CB | 1420HD-55MB | 16K8-35 | 7C128-35C+ |
| 7MC4005S35CV | 1611HV-35C | 8M824S70N | 1423PD-70C | 16K8-55 | 7C128-45C+ |
| 7MC4005S35CVB | 1611HV-35MB | 8M824S85CB | 1420HD-55MB | 16V8-25 | PALC16L8-25C |
| 7MC4005S45CV | 1611HV-45C | 8M824S85N | 1421HD-85C | 16V8-25 | PALC16R4-25C |
| 7MC4005S45CVB | 1611HV-45MB | 8MP624S40S | 1626PS-35C | 16V8-25 | PALC16R6-25C |
| 7MC4005S55CV | 1611HV-45C | 8MP624S45S | 1626PS-45C | 16V8-25 | PALC16R8-25C |
| 7MC4005S55CVB | 1611HV-45MB | 8MP624S50S | 1626PS-45C | 16V8-25L | PALC16L8-25C |
| 7MC4032S20CV | 1822HV-20C | 8MP624S60S | 1626PS-45C | 16V8-25L | PALC16R4-25C |
| 7MC4032S25CV | 1822HV-25C | 8MP824S40S | 1422PS-35C | 16V8-25L | PALC16R6-25C |
| 7MC4032S25CVB | 1822HV-25MB | 8MP824S45S | 1422PS-45C | 16V8-25L | PALC16R8-25C |
| 7MC4032S30CV | 1822HV-30C | 8MP824S50S | 1422PS-45C | 16V8-250 | PALC16L8L-25C |
| 7MC4032S30CVB | 1822HV-30MB | 8MP824S60S | 1422PS-55C | 16V8-250 | PALC16R4L-25 |
| 7MC4032S40CV | 1822HV-35C | 8MP824S70S | 1422PS-55C | 16V8-25Q | PALC16R6L-25 |
| 7MC4032S40CVB | 1822HV-35MB |  |  | 16V8-25Q | PALC16R8L-25 |
| $7 \mathrm{MC} 4032 \mathrm{S50CV}$ | 1822HV-45C | INTEL | CYPRESS | 16V8-30 | PALC16L8-30M |
| $7 \mathrm{MC4032S50CVB}$ | 1822HV-45MB | PREFIX:D | SUFFIX:D | 16V8-30 | PALC16R4-30M |
| 7MC4032S70CVB | 1822HV-45MB | PREFIX:L | SUFFIX:L | 16V8-30 | PALC16R6-30M |
| 7MP4008L100S | 1461PS-100C | PREFIX:P | SUFFIX:P | 16V8-30 | PALC16R8-30M |
| 7MP4008L70S | 1461PS-70C | SUFFIX:/B | SUFFIX:B | 16V8-30L | PALC16L8-30M |
| 7MP4008L85S | 1461PS-85C | 2147H | 2147-55C | 16V8-30L | PALC16R4-30M |
| 7MP4008S35S | 1460PS-35C | $2147 \mathrm{H}-1$ | 2147-35C | 16V8-30L | PALC16R6-30M |
| 7MP4008S45S | 1460PS-45C | $2147 \mathrm{H}-2$ | 2147-45C | 16V8-30L | PALC16R8-30M |
| 7MP4008S55S | 1460PS-55C | $2147 \mathrm{H}-3$ | 2147-55C | 16V8-300 | PALC16L8-30M |
| 7MP4008S70S | 1460PS-70C | 2147HL | 7C147-45C | 16V8-30Q | PALC16R4-30M |
| 8M624S100CB | 1620HD-55MB | 2148H | 2148-55C | $16 \mathrm{~V} 8-30 \mathrm{Q}$ | PALC16R6-30M |
| 8M624S35C | 1620HD-35C | $2148 \mathrm{H}-2$ | 2148-45C | 16V8-30Q | PALC16R8-30M |
| 8M624S40C | 1620HD-35C | $2148 \mathrm{H}-3$ | 2148-55C | 16V8-35 | PALC16L8-35C |
| 8M624S45C | 1620HD-45C | 2148HL | 21L48-55C | 16V8-35 | PALC16R4-35C |
| 8M624S50C | 1620HD-45C | 2148HL-3 | 21L48-55C | 16V8-35 | PALC16R6-35C |
| 8M624S50CB | 1620HD-45MB | 2149H | 2149-55C | 16V8-35 | PALC16R8-35C |
| 8M624S60C | 1620HD-55C | $2149 \mathrm{H}-1$ | 2149-35C | 16V8-35L | PALC16L8-35C |
| 8M624S60CB | 1620HD-55MB | 2149H-2 | 2149-45C | 16V8-35L | PALC16R4-35C |
| 8M624S70C | 1620HD-55C | $2149 \mathrm{H}-3$ | 2149-55C | 16V8-35L | PALC16R6-35C |
| 8N624S70CB | 1620HD-55MB | 2149 HL | 21L49-55C | 16V8-35L | PALC16R8-35C |
| 8N624S85CB | $1620 \mathrm{HD}-55 \mathrm{MB}$ | 51C66-25 | 7C167-25C- | 16V8-35Q | PALC16L8L-35C |
| 8M656S40C | 1610HD-35C | 51C66-30 | 7C167-25C- | 16V8-35Q | PALC16R4L-35C |
| 8M656S50C | 1610HD-45C | 51C66-35 | 7C167-25C- | 16V8-35Q | PALC16R6L-35C |
| 8M656S50CB | 1610HD-45MB | 51C66-35L | 7C167-25C- | 16V8-35Q | PALC16R8L-35C |
| 8M656S60C | 1610HD-45C | 51C67-30 | 7C167-25C+ | 20V8-25 | PLDC20G10-25C |
| 8M656S60CB | 1610HD-45MB | 51C67-35 | 7C167-35C+ | 20V8-25L | PLDC20G10-25C |
| 8M656S70C | 1610HD-45C | 51C67-35L | 7C167-35C+ | 20V8-250 | PLDC20G10-25C |
| 8M656S70CB | 1610HD-45MB | 51C68-30 | 7C168-25C+ | 20V8-35 | PLDC20G10-30M |
| 8M656S85C | 1610HD-45C | 51C68-35 | 7C168-35C+ | 20V8-35 | PLDC20G10-35C |
| 8M656S85CB | 1610HD-45MB | M2147H-3 | 7C169-40M | 20V8-35L | PLDC20G10-30M |
| 8M824L100C | 1421HD-85C | M2148H | 2148-55M | 20V8-35L | PLDC20G10-35C |
| 8M824L100N | 1421HD-85C | M2149H | 2149-55M | 20V8-350 | PLDC20G10-30M |
| 8M824L85C | 1421HD-85C | M2149H-2 | 2149-45M | 20V8-35Q | PLDC20G10-35C |


| LATTICE | CYPRESS |
| :---: | :---: |
| 64E4-35 | 7C166-35C |
| 64E4-45 | 7C155-45C |
| 64E4-55 | 7C166-45C |
| 64K1-35 | 7C187-35C |
| 64K1-45 | 7C187-45C |
| 64K1-45M | 7C187-45M |
| 64K1-55 | 7C187-45C |
| 64K1-55M | 7C187-45M |
| 64K4-35 | 7C164-35C |
| 64K4-45 | 7C164-45C |
| 64K4-45M | 7C164-45M |
| 64K4-55 | 7C164-45C |
| 64K4-55M | 7C164-45M |
| 64K8-35 | 7C186-35C |
| 64K8-45 | 7C186-45C |
| 64K8-45 | 7C264-45C |
| 64K8-45M | 7C186-45M |
| 64K8-55 | 7C186-55C |
| 64K8-55 | 7C264-55C |
| 64K8-55M | 7C186-45M |
| 64K8-70 | 7C264-55C |
| L1010-45 | 7C510-45C+ |
| L1010-65 | 7C510-65C+ |
| L1010-65B | 7C510-65M+ |
| L1010-90 | 7C510-75C+ |
| L1010-90B | 7C510-75M+ |
| MICRON | CYPRESS |
| PREFIX:MT | PREIFX:CY |
| 5C1601-20C | 7C167A-20C |
| 5C1601-25C | 7C167A-25C |
| 5C1601-25M | 7C167A-25M |
| 5C1601-35C | 7C167A-35C |
| 5C1601-35M | 7C167A-35M |
| 5C1601-45C | 7C167A-45C |
| 5C1601-45M | 7C167A-45M |
| 5C1604-20C | 7C168A-20C |
| 5C1604-25C | 7C168A-25C |
| 5C1604-25M | 7C168A-25M |
| 5C1604-35C | 7C168A-35C |
| 5C1604-35M | 7C168A-35M |
| 5C1604-45C | 7C168A-45C |
| 5C1604-45M | 7C168A-45M |
| 5C1605-20C | 7C170A-20C |
| 5C1605-25C | 7C170A-25C |
| 5C1605-25M | 7C170A-25M |
| 5C1605-35C | 7C170A-35C |
| 5C1605-35M | 7C170A-35M |
| 5C1605-45C | 7C170A-45C |
| 5C1605-45M | 7C170A-45M |
| 5C1606-20C | $7 \mathrm{C} 171 \mathrm{~A}-20 \mathrm{C}$ |
| 5C1606-25C | 7C171A-25C |
| 5C1606-25M | 7C171A-25M |
| 5C1606-35C | 7C171A-35C |
| 5C1606-35M | 7C171A-35M |
| 5C1606-45C | 7C171A-45C |
| 5C1606-45M | 7C171A-45M |
| 5C1607-20C | 7C172A-20C |
| 5C1607-25C | 7C172A-25C |
| 5C1607-25M | 7C172A-25M |
| 5C1607-35C | 7C172A-35C |
| 5C1607-35M | 7C172A-35M |


| MICRON | CYPRESS |
| :---: | :---: |
| 5C1607-45C | 7C172A-45C |
| 5C1607-45M | 7C172A-45M |
| 5C1608-20C | 7C128A-20C |
| 5C1608-25C | 7C128A-25C |
| 5C1608-25M | 7C128A-25M |
| 5C1608-35C | 7C128A-35C |
| 5C1608-35M | 7C128A-35M |
| 5C1608-45C | 7C128A-45C |
| 5C1608-45M | 7C128A-45M |
| 5C1608-55C | 7C128A-55C |
| 5C1608-55M | 7C128A-55M |
| 5C2561-25C | 7C197-25C |
| 5C2561-35C | 7C197-35C |
| 5C2561-35M | 7C197-35M |
| 5C2561-45C | 7C197-45C |
| 5C2561-45M | 7C197-45M |
| 5C6401-20C | 7C187-20C |
| 5C6401-25C | 7C187-25C |
| 5C6401-25M | 7C187-25M |
| 5C6401-35C | 7C187-35C |
| 5C6401-35M | 7C187-35M |
| 5C6401-45C | 7C187-45C |
| 5C6401-45M | 7C187-45M |
| 5C6404-20C | 7C164-20C |
| 5C6404-25C | $7 \mathrm{C} 164-25 \mathrm{C}$ |
| 5C6404-25M | 7C164-25M |
| 5C6404-35C | 7C164-35C |
| 5C6404-35M | 7C164-35M |
| 5C6404-45C | 7C164-45C |
| 5C6404-45M | 7C164-45M |
| 5C6405-20C | 7C166-20C |
| 5C6405-25C | 7C166-25C |
| 5C6405-25M | 7C166-25M |
| 5C6405-35C | 7C166-35C |
| 5C6405-35M | 7C166-35M |
| 5C6405-45C | 7C166-45C |
| 5C6405-45M | 7C166-45M |
| 5C6406-20C | 7C161-20C |
| 5C6406-25C | 7C161-25C |
| 5C6406-25M | $7 \mathrm{C} 161-25 \mathrm{M}$ |
| 5C6406-35C | 7C161-35C |
| 5C6406-35M | 7C161-35M |
| 5C6406-45C | 7C161-45C |
| 5C6406-45M | 7C161-45M |
| 5C6407-20C | 7C162-20C |
| 5C6407-25C | 7C162-25C |
| 5C6407-25M | 7C162-25M |
| 5C6407-35C | 7C162-35C |
| 5C6407-35M | 7C162-35M |
| 5C6407-45C | 7 C 162 -45C |
| 5C6407-45M | $7 \mathrm{C} 162-45 \mathrm{M}$ |
| 5C6408-20C | $7 \mathrm{C} 185-20 \mathrm{C}$ |
| 5C6408-25C | $7 \mathrm{C} 185-25 \mathrm{C}$ |
| 5C6408-25M | 7C185-25M |
| 5C6408-35C | 7C185-35C |
| 5C6408-35M | 7C185-35M |
| 5C6408-45C | 7C185-45C |
| 5C6408-45M | 7C185-45M |
| 5C6408-55C | 7C185-55C |
| 5C6408-55M | 7C185-55M |
| 5C6408W-20C | 7C186-20C |
| 5C6408W-25C | 7C186-25C |


| MICRON | CYPRESS |
| :---: | :---: |
| 5C6408W-25M | 7C186-25M |
| 5C6408W-35C | 7C186-35C |
| 5C6408W-35M | 7C186-35M |
| 5C6408W-45C | 7C186-45C |
| 5C6408W-45M | 7C186-45M |
| 5C6408W-55C | 7C186-55C |
| 5C6408W-55M | 7C186-55M |
| 85C1664-30C | 1620HD-30C |
| 85C1664-35C | 1620HD-35C |
| 85C1664-45C | 1620HD-45C |
| 85C8128-30C | 1420HD-30C |
| 85C8128-35C | 1420HD-35C |
| 85C8128-45C | 1420HD-45C |
| 85C8128-45C | 1423PD-45C |
| MITSUBISHI | CYPRESS |
| PREFIX:M5M | PREFIX:CY |
| SUFFIX:AP | SUFFIX:L |
| SUFFIX:FP | SUFFIX:F |
| SUFFIX:K | SUFFIX:D |
| SUFFIX:P | SUFFIX:P |
| 21C67P-35 | 7C167-35C |
| 21C67P-45 | 7C167-45C |
| 21C67P-55 | 7C167-45C |
| 21C68P-35 | 7C168-35C |
| 21C68P-45 | 7C168-45C |
| 21C68P-55 | 7C168-45C |
| 5165L-100 | 7C186-55C+ |
| 5165L-120 | 7C186-55C+ |
| 5165L-70 | 7C186-55C+ |
| 5165P-100 | 7C186-55C+ |
| 5165P-120 | 7C186-55C+ |
| 5165P-70 | 7C186-55C+ |
| 5178P-45 | 7C186-45C+ |
| 5178P-55 | 7C186-55C+ |
| 5187P-25 | 7C187-25C |
| 5187P-35 | 7C187-35C |
| 5187P-45 | 7C187-45C |
| 5187P-55 | 7C187-45C |
| 5188P-25 | 7C164-25C |
| 5188P-35 | 7C164-35C |
| 5188P-45 | 7C164-45C |
| 5188P-55 | 7C164-45C |
| MMI/AMD | CYPRESS |
| SUFFIX:883B | SUFFIX:B |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:J | SUFFIX:D |
| SUFFIX:L | SUFFIX:L |
| SUFFIX:N | SUFFIX:P |
| SUFFIX:SHRP | SUFFIX:B |
| 5381-1 | 7C282-45M |
| 5381-2 | 7C282-45M |
| 5381S-1 | 7C281-45M |
| 5381S-2 | 7C281-45M |
| 53RA1681AS | 7C245-35M- |
| 53RA1681S | 7C245-45M- |
| 53RA481AS | 7C225-35M |
| 53RA481S | 7C225-40M |
| 53R1681AS | 7C245-35M- |
| 53RS1681S | 7C245-45M- |
| 53RS881AS | 7C235-40M |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\text {SB }}$;
$+=$ meets all performance specs but may not meet $I_{C C}$ or $I_{S B}$;

* = meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$;
- = functionally equivalent.
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M

| MMI/AMD | CYPRESS |
| :--- | :--- |
| 53RS881S | 7C235-40M- |
| 53S1681 | 7C292-50M |
| 53S1681AS | 7C291-35M |
| 53S1681S | 7C291-50M |
| 53S881 | 7C282-45M |
| 53S881A | 7C222-45M |
| 53S881AS | 7C281-45M |
| 53S881S | 7C281-45M |
| 57401 | 7C401-10M |
| 57401A | 7C401-10M |
| 57402 | 7C402-10M |
| 57402A | 7C402-10M |
| 6381-1 | 7C282-45C |
| 6381-2 | 7C282-45C |
| 6381S-1 | 7C281-45C |
| 6381S-2 | 7C281-45C |
| 63RA1681AS | 7C245-35C- |
| 63RA1681S | 7C245-35C- |
| 63RA481AS | 7C225-25C |
| 63RA481S | 7C225-30C |
| 63RS1681AS | 7C245-35C- |
| 63RS1681S | 7C245-35C- |
| 63RS881AS | 7C235-30C- |
| 63RS881S | 7C235-30C- |
| 63S1681 | 7C292-50C |
| 63S1681A | 7C92-35C |
| 63S1681AS | 7C291-35C |
| 63S1681S | 7C291-50C |
| 63S881 | 7C281-45C |
| 63S881 | 7C282-45C |
| 63S881A | 7C281-30C |
| 63S881A | 7C282-30C |
| 67401 | 7C401-10C |
| 67401A | 7C401-15C |
| 67701B | 7C43-25C |
| 67401D | 7C403-25C |
| 67402 | 7C402-10C |
| 67402A | 7C402-15C |
| 67402B | 7C402-25C |
| 67402D | 7C404-25C |
| 67411 | 7C403-25C |
| 67412 | 7C402-25C |
| 67LA02 | 7C402-10C |
| C57401 | 7C401-10M |
| C57401A | 7C401-10M |
| C5702 | 7C422-10M |
| C57402A | 7C402-10M |
| C67401A | 7C401-15C |
| C67401B | 7C403-25C |
| C67402 | 7C402-10C |
| C67402A | 7C402-15C |
| C67402B | 7C404-25C |
| C67L401 | 7C401-5C |
| C67401D | 7C401-15C |
| C67402D | 7C402-15C |
| PAL12L10C | PLDC20G10-35C |
| PAL12L10M | PLDC20G10-40M |
| PAL14L8C | PLDC20G10-35C |
| PAL14L8M | PLD20G10-40M |
| PAL16L6C | PLD20G10-35C |
| PAL16L6M | PLDC20G10-40M |
|  |  |


| MMI/AMD | CYPRESS |
| :---: | :---: |
| PAL16L8A-2M | PALC16L8-40M |
| PAL16L8A-4C | PALC16L8L-35C |
| PAL16L8A-4M | PALC16L8-40M |
| PAL16L8AC | PALC16L8-25C |
| PAL16L8AM | PALC16L8-30M |
| PAL16L8B-2C | PALC16L8-35C |
| PAL16L8B-2M | PALC16L8-30M |
| PAL16L8B-4C | PALC16L8L-35C |
| PAL16L8B-4M | PALC16L8-40M |
| PAL16L8BM | PALC16L8-20M |
| PAL16L8C | PALC16L8-35C |
| PAL16L8D-4C | PALC16L8L-25C |
| PAL16L8D-4M | PALC16L8-30M |
| PAL16L8M | PALC16L8-40M |
| PAL16R4A-2C | PALC16R4-35C |
| PAL16R4A-2M | PALC16R4-40M |
| PAL16R4A-4C | PALC16R4L-35C |
| PAL16R4A-4M | PALC16R4-40M |
| PAL16R4AC | PALC16R4-25C |
| PAL16R4AM | PALC16R4-30M |
| PAL16R4B-2C | PALC16R4-25C |
| PAL16R4B-2M | PALC16R4-30M |
| PAL16R4B-4C | PALC16R4L-35C |
| PAL16R4B-4M | PALC16R4-40M |
| PAL16R4BM | PALC16R4-20M |
| PAL16R4C | PALC16R4-35C |
| PAL16R4D-4C | PALC16R4L-25C |
| PAL16R4M | PALC16R4-40M |
| PAL16R6A-2C | PALC16R6-35C |
| PAL16R6A-2M | PALC16R6-40M |
| PAL16R6A-4C | PALC16R6L-35C |
| PAL16R6A-4M | PALC16R6-40M |
| PAL16R6AC | PALC16R6-25C |
| PAL16R6AM | PALC16R6-30M |
| PAL16R6B-2C | PALC16R6-25C |
| PAL16R6B-2M | PALC16R6-30M |
| PAL16R6B-4C | PALC16R6L-35C |
| PAL16R6B-4M | PALC16R6-40M |
| PAL16R6BM | PALC16R6-20M |
| PAL16R6C | PALC16R6-35C |
| PAL16R6D-4C | PALC16R6L-25C |
| PAL16R6M | PALC16R6-40M |
| PAL16R8A-2C | PALC16R8-35C |
| PAL16R8A-2M | PALC16R8-40M |
| PAL16R8A-4C | PALC16R8L-35C |
| PAL16R8A-4M | PALC16R8-40M |
| PAL16R8AC | PALC16R8-25C |
| PAL16R8AM | PALC16R8-30M |
| PAL16R8B-2C | PALC16R8-25C |
| PAL16R8B-2M | PALC16R8-30M |
| PAL16R8B-4C | PALC16R8L-35C |
| PAL16R8B-4M | PALC16R8-40M |
| PAL16R8BM | PALC16R8-20M |
| PAL16R8C | PALC16R8-35C |
| PAL16R8D-4C | PALC1648L-25C |
| PAL16R8M | PALC16R8-40M |
| PAL18L4C | PLDC20G10-35C |
| PAL18LAM | PLDC20G10-40M |
| PAL20L10AC | PLDC20G10-35C |
| PAL20L10AM | PLDC20G10-30M |
| PAL20L10C | PLDC20G10-35C |
| PAL20L10M | PLDC20G10-40M |


| MMI/AMD | CYPRESS |
| :---: | :---: |
| PAL20L2C | PLDC20G10-35C |
| PAL20L2M | PLDC20G10-40M |
| PAL20L8A-2C | PLDC20G10-35C |
| PAL20L8A-2M | PLDC20G10-40M |
| PAL20L8AC | PLDC20G10-25C |
| PAL20L8AM | PLDC20G10-30M |
| PAL20L8C | PLDC20G10-35C |
| PAL20L8M | PLDC20G10-40M |
| PAL20R4A-2C | PLDC20G10-35C |
| PAL20R4A-2M | PLDC20G10-40M |
| PAL20R4AC | PLDC20G10-25C |
| PAL20R4AM | PLDC20G10-30M |
| PAL20R4C | PLDC20G10-35C |
| PAL20R4M | PLDC20G10-40M |
| PAL20R6A-2C | PLDC20G10-35C |
| PAL20R6A-2M | PLDC20G10-40M |
| PAL20R6AC | PLDC20G10-25C |
| PAL20R6AM | PLDC20G10-30M |
| PAL20R6C | PLDC20G10-35C |
| PAL20R6M | PLDC20G10-40M |
| PAL20R8A-2C | PLDC20G10-35C |
| PAL20R8A-2M | PLDC20G10-40M |
| PAL20R8AC | PLDC20G10-25C |
| PAL20R8AM | PLDC20G10-30M |
| PAL20R8C | PLDC20G10-35C |
| PAL20R8M | PLDC20G10-40M |
| PALC22V10/A | PALC22V10-35C |
| PLE10P8C | 7C281-30C |
| PLE10P8C | 7C282-30C |
| PLE10P8M | 7C281-45M |
| PLE10P8M | 7C282-45M |
| PLE10R8C | 7C235-30C- |
| PLE10R8M | 7C235-40M- |
| PLE11P8C | 7C291-35C |
| PLE11P8M | 7C291-35M |
| PLE11RA8C | 7C245-35C- |
| PLE11RA8M | 7C245-35M- |
| PLE11RS8C | 7C245-35C- |
| PLE11RS8M | 7C245-35M- |
| PLE9R8C | 7C225-30C |
| PLE9R8M | 7C225-35M |
| MOSIAC | CYPRESS |
| PREFIX:MS | PREFIX:SYM |
| 8128SC-100 | 1420HD-85C |
| 8128SC-100 | 1421HD-85C |
| 8128SC-45 | 1420HD-45C |
| 8128SC-55 | 1420HD-55C |
| 8128SC-70 | 1420HD-70C |
| 8128SC-70 | 1421HD-70C |
| MOSTEK | CYPRESS |
| PREFIX:ET | PREFIX:CY |
| PREFIX:MK | PREFIX:CY |
| PREFIX:TS | PREFIX:CY |
| SUFFIX:N | SUFFIX:P |
| SUFFIX:P | SUFFIX:D |
| 41H67-25 | 7C167-25C+ |
| 41H67-35 | 7C167-35 + |
| 41H68-25 | 7C168-25C+ |
| 41H68-35 | 7C168-35C+ |
| 41H69-25 | 7C169-25 |


| $\begin{array}{\|l} \hline \text { MOSTEK } \\ \text { 41H69-35 } \\ \text { 41L67-25 } \\ \text { 41L67-35 } \\ \text { 41L67-45 } \end{array}$ | CYPRESS | MOTOROLA | CYPRESS | NATIONAL | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7C169-35C | 93L422 | 93L422M |  |  |
|  | 7C167-25C- | 93L422A | 93L422AC | 77S191B | $7 \mathrm{C} 292-50 \mathrm{M}$ |
|  | 7C167-35- | 93L422A | 93LA22AM | 77S281 | 7C281-45M |
|  | 7C167-35- |  |  | 77S281A | 7C281-45M |
|  |  | NATIONAL | CYPRESS | 77S291 | 7C291-50M |
| MOTOROLA | CYPRESS | PREFIX:DM | PREFIX:CY | 77S291A | 7C291-50M |
| PREFIX:MCM | PREFIX:CY | PREIFX:IDM | PREFIX:CY | 77S291B | 7C291-50M |
| SUFFIX:P | SUFFIX:P | PREFIX:NMC | PREFIX:CY | 77 S401 | 7C401-10M |
| SUFFIX:S | SUFFIX:D | SUFFIX:J | SUFFIX:D | 77S401A | 7C401-10M |
| SUFFIX:Z | SUFFIX:L | SUFFIX:N | SUFFIX:P | $77 \mathrm{S402}$ | 7C402-10M |
| 10422-10C | 10E422-7C | 100422-10C | 100E422-7C | 77S402A | 7C402-10M |
| 1423-45 | 7C168-45C+ | 100422-5C | 100E422-5C | 77SR181 | 7C235-40M |
| 2016H-45 | 6116-45C | 100422A-7C | 100E422-7C | 77SR25 | 7C225-40M |
| 2016H-55 | 6116-55C | 100422AC | 100E422-7C | 77SR25B | 7C225-40M |
| 2016H-70 | 6116-55C | 100474A-10C | 100E474-7C | 77ST476 | 7C225-40M- |
| 2018-35 | 7C128-35C | 100474A-8C | 100E474-7C | 77SR476B | 7C225-40M- |
| 2018-45 | 7C128-45C | 10422-10C | 10E422-7C | 85S07 | 27S07C |
| 2167H-35 | 7C167-35C | 10422-5C | 10E422-5C | 85S07A | 27S07AC |
| 2167H-45 | 7C167-45C | 10422A-7C | 10E422-7C | 85S07A | 7C128-45C+ |
| 2167H-55 | 7C167-45C | 10422AC | 10E422-7C | 87LS181 | 7C282-45C |
| 6147-55 | 7C147-45C* | 1047A-10C | 10E474-7C | 87S181 | 7C282-45C |
| 6147-70 | 7C147-45C* | 10474A-8C | 10E474-7C | 87S191 | 7C292-50C |
| 6164-45 | 7C186-45C | 12L10C | PLDC20G10-35C | 87S191A | 7C292-35C |
| 6164-55 | 7C186-55C | 14L8C | PLDC20G10-35C | 87S191B | 7C292-35C |
| 6164-70 | 7C186-55C | 14L8M | PLDC20G10-40M | 87S281 | 7C281-45C |
| 6168-35 | 7C168-35C+ | 16L6C | PLDC20G10-35C | 87S281A | 7C281-45C |
| 6168-45 | 7C168-45C+ | 16L6M | PLDC20G10-40M | 87S291 | 7C291-50C |
| 6168-55 | 7C168-45C+ | 18L4C | PLDC20G10-35C | 87S291A | 7C291-35C |
| 6168-70 | 7C168-45C+ | 18L4M | PLDC20G10-40M | 87S291B | 7C291-35C |
| 61147-55 | 7C147-45C* | 20L2M | PLDC20G10-40M | 87S401 | 7C401-10C |
| 61L47-70 | 7C147-45C* | 2147H | 2147-55C | 87S401A | 7 C 401 -15C |
| 61164-45 | 7C186-45C | 2147H | 2147-55M | 87 S 402 | 7C402-10C |
| 61164-55 | 7C186-55C | 2147H-1 | 2147-35C | 87S402A | 7C402-15C |
| 61164-70 | 7C186-55C | 2147H-2 | 2147-45C | 87SR181 | 7C235-30C |
| 6268-25 | 7C168-25C | $2147 \mathrm{H}-3$ | 2147-55C | 87S625 | 7C225-40C |
| 6268-35 | 7 C 168 -35C | $2147 \mathrm{H}-3$ | 2147-55M | 87SR25B | 7C225-30C |
| 6269-25 | 7C169-25C | $2147 \mathrm{H}-3 \mathrm{~L}$ | 7C147-45C | 87SR476 | 7C225-40C- |
| 6269-35 | 7C169-35C | 2148H | 2148-55C | 87SR476B | 7C225-30C- |
| 6270-25 | 7C170-25C | $2148 \mathrm{H}-2$ | 2148-45C | PAL10016P4-2.5 | 100E302-2.5C |
| 6270-35 | 7C170-35C | $2148 \mathrm{H}-3$ | 2148-55C | PAL10016P4-4C | 100E302-4C |
| 6270-45 | 7C170-45C | 2148H-3L | 21L48-55C | PAL10016P4-6C | 100E302-6C |
| 6287-25 | 7C187-25C | 2148HL | 21L48-55C | PAL10016P8-3C | 100E301-3C |
| 6287-35 | 7C187-35C | 2901A-1C | 7C901-31C | PAL10016P8-4C | 100E301-4C |
| 6287-45 | 7C187-45C | 2901A-1M | 7C901-32M | PAL10016P8-6C | 100E301-6C |
| 6288-25C | 7C164-25C | 2901A-2C | 7C901-31C | PAL1016P4-2.5C | 10E302-2.5C |
| 6288-35C | 7C164-35C | 2901A-2M | 7C901-32M | PAL1016P4-4C | 10E302-4C |
| 6288-35M | 7C164-35M | 2901AC | $7 \mathrm{C} 901-31 \mathrm{C}$ | PAL1016P4-6C | 10E302-6C |
| 6288-45M | 7C164-45M | 2901AM | 7C901-32M | PAL1016P8-3C | 10E301-3C |
| 6290-25C | 7C166-25C | 2909AC | 2909AC | PAL1016P8-4C | 10E301-4C |
| 6290-35C | 7C166-35C | 2909AM | 2909M | PAL1016P8-6C | 10E301-6C |
| 6290-35M | 7C166-35M | 2911AC | 2911AC | PAL16L8A2C | PALC16L8-35C |
| 6290-45C | 7C166-45C | 2911AM | 2911M | PAL16L8A2M | PALC16L8-40M |
| 6290-45M | 7C166-45M | 54S189 | 54S189M | PAL16L8AC | PALC16L8-25C |
| 62L87-25 | 7C187-25C | 54S189A | 7C189-25M | PAL16L8AM | PALC16L8-30M |
| 62L87-35 | 7C187-35C+ | 74 S 189 | 74S189C | PAL16L8B2C | PALC16L8-25C |
| 7681 | 7C282-45C | 74S189A | 27S03AC | PAL16L8B2M | PALC16L8-30M |
| 7681A | 7C282-45C | 75507 | 7C190-25M | PAL16L8B4C | PALC16L8L-35C |
| 93422 | 93422C | 75S07A | 27S07AM | PAL16L8B4M | PALC16L8-40M |
| 93422 | 93422M | 77LS181 | 7C282-45M | PAL16L8BM | PALC16L8-20M |
| 93422A | 93422AC | 77 S 181 | 7C282-45M | PAL16L8C | PALC16L8-35C |
| 93422A | 93422AM | 77S181A | 7C282-45M | PAL16L8M | PALC16L8-40M |
| 93 L 422 | 93LA22C | 77 S 191 | 7C292-50M | PAL16R4A2C | PALC16R4-35C |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\mathrm{SB}}$;
$+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$;

* = meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$;
- = functionally equivalent.
$t=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M

| NATIONAL | CYPRESS |
| :---: | :---: |
| PAL164A2M | PALC16R4-40M |
| PAL16R4AC | PALC16R4-25C |
| PAL16R4AM | PALC16R4-30M |
| PAL16R4B2C | PALC16R4-25C |
| PAL16R4B2M | PALC16R4-30M |
| PAL16R4B4C | PALC16R4L-35C |
| PAL16R4B4M | PALC16R4-40M |
| PAL16R4BM | PALC16R4-20M |
| PAL16R4C | PALC16R4-35C |
| PAL16R4M | PALC16R4-40M |
| PAL16R6A2C | PALC16R6-35C |
| PAL16R6A2M | PALC16R6-40M |
| PAL16R6AC | PALC16R6-25C |
| PAL16R6AM | PALC16R6-30M |
| PAL16R6B2C | PALC16R6-25C |
| PAL16R6B2M | PALC16R6-30M |
| PAL16R6B4C | PALC16R6L-35C |
| PAL16R6B4M | PALC16R6-40M |
| PAL16R6BM | PALC16R6-20M |
| PAL16R6C | PALC16R6-35C |
| PAL16R6M | PALC16R6-40M |
| PAL16R8A2C | PALC16R8-35C |
| PAL16R8A2M | PALC16R8-40M |
| PAL16R8AC | PALC16R8-25C |
| PAL16R8AM | PALC16R8-30M |
| PAL16R8B2C | PALC16R8-25C |
| PAL16R8B2M | PALC16R8-30M |
| PAL16R8B4C | PALC16R8L-35C |
| PAL16R8B4M | PALC16R8-40M |
| PAL16R8BM | PALC16R8-20M |
| PAL16R8C | PALC16R8-35C |
| PAL16R8M | PALC16R8-40M |
| PAL20L10B2C | PLDC20G10-25C |
| PAL20L10B2M | PLDC20G10-30M |
| PAL20L10C | PLDC20G10-35C |
| PAL20L10M | PLDC20G10-40M |
| PAL20L2C | PLDC20G10-35C |
| PAL20L8AC | PLDC20G10-25C |
| PAL 20L8AM | PLDC20G10-30M |
| PAL20L8BC | PLDC20G10-25C |
| PAL20L8BM | PLDC20G10-30M |
| PAL20L8C | PLDC20G10-35C |
| PAL20L8M | PLDC20G10-40M |
| PAL20R4AC | PLDC20G10-25C |
| PAL20R4AM | PLDC20G10-30M |
| PAL20R4BC | PLDC20G10-25C |
| PAL20R4BM | PLDC20G10-30M |
| PAL20R4C | PLDC20G10-35C |
| PAL20R4M | PLDC20G10-40M |
| PAL20R6AC | PLDC20G10-25C |
| PAL20R6AM | PLDC20G10-30M |
| PAL20R6BC | PLDC20G10-25C |
| PAL20R6BM | PLDC20G10-30M |
| PAL20R6C | PLDC20G10-35C |
| PAL20R6M | PLDC20G10-40M |
| PAL20R8AC | PLDC20G10-25C |
| PAL20R8AM | PLDC20G10-30M |
| PAL20R8BC | PLDC20G10-25C |
| PAL20R8BM | PLDC20G10-30M |
| PAL20R8C | PLDC20G10-35C |
| PAL20R8M | PLDC20G10-40M |


| NEC | CYPRESS |
| :--- | :--- |
| PREFIX:uPD | PREFIX:CY |
| SUFFIX:C | SUFFIX:P |
| SUFFIX:D | SUFFIX:D |
| SUFFIX:K | SUFFIX:L |
| SUFFIX:L | SUFFIX:F |
| 100422-10C | 100E422-7C |
| 100422-7C | 100E422-7C |
| 100474-10C | 100E474-7C |
| 100474-8C | 100E474-7C |
| 10422-10C | 10E422-7C |
| 10422-7C | 10E422-7C |
| 10474-10C | 10E474-7C |
| 10474-8C | 10E474-7C |
| 2147-2 | 2147-55C |
| 2147-3 | 2147-55C |
| 2147A-25 | 7C147-25C |
| 2147A-35 | 2147-35C |
| 2147A-45 | 2147-45C |
| 2149 | 2149-55C |
| 2149-1 | 2149-45C |
| 2149-2 | 2149-35C |
| 2167-2 | 7C167-45C |
| 2167-3 | 7C167-45C |
| 429 | 7C292-50C |
| 429-1 | 7C292-50C |
| 429-2 | 7C292-50C |
| 429-3 | 7C92-35C |
| 4311-45 | 7C167-45C |
| 4311-55 | 7C167-45C |
| 4361-40 | 7C187-35C |
| 4361-45 | 7C187-45C |
| 4361-55 | 7C187-45C |
| 4361-70 | 7C187-45C |
| 4362-45 | 7C164-45C |
| 4362-55 | 7C164-45C |
| 4336-70 | 7C164-45C |
| 4363-45 | 7C166-45C |
| 4363-55 | 7C166-45C |
| 4363-70 | 7C166-45C |
| PERFORMANCE | CYPRESS |
| PREFIX:P | PREFIX:CY |
| 4C150-12C | 7C150-12C |
| 4C150-15C | 7C150-15C |
| 4C150-15M | 7C150-15M |
| 4C150-20C | 7C150-15C |
| 4C150-20M | 7C150-15M |
| 4C150-25C | 7C150-25C |
| 4C150-25M | 7C150-25M |
| 4C150-35M | 7C150-35M |
| 4C164P-20C | 7C185-20C |
| 4C164DW-20C | 7C186-20C |
| 4C164P-25C | 7C185-25C |
| 4C164DW-25C | 7C186-25C |
| 4C164P-25M | 7C185-25M |
| 4C164DW-25M | 7C186-25M |
| 4C164P-35C | 7C185-35C |
| 4C164DW-35C | 7C186-35C |
| 4C164P-35M | 7C185-35M |
| 4C164DW-35M | 7C186-35M |
| 4C164P-45C | 7C185-45C |
| 7C186-4SC |  |


| PERFORMANCE | CYPRESS |
| :---: | :---: |
| 4C164P-45M | 7C185-45M |
| 4C164DW-45M | 7C186-45M |
| 4C164P-55C | 7C185-55C |
| 4C164DW-55C | 7C186-55C |
| 4C164P-55M | 7C185-55M |
| 4C164DW-55M | 7C186-55M |
| 4C1681-25C | 7C171-25C |
| 4C1681-35C | 7C171-35C |
| 4C1681-35M | 7C171-35M |
| 4C1681-45C | 7C171-45C |
| 4C1681-45M | 7C171-45M |
| 4C1682-25C | 7C172-25C |
| 4C1682-35C | 7C172-35C |
| 4C1682-35M | 7C172-35M |
| 4C1682-45C | 7C172-45C |
| 4C1682-45M | 7C172-45M |
| 4C169-25C | 7C169-25C |
| 4C169-30C | 7C169-25C |
| 4C169-35C | 7C169-35C |
| 4C169-35M | 7C169-35M |
| 4C169-45M | 7C169-45M |
| 4C187-20C | 7C187-20C |
| 4C187-25C | 7C187-25C |
| 4C187-25M | 7C187-25M |
| 4C187-35M | 7C187-35M |
| 4C188-20C | 7C164-20C |
| 4C188-25C | 7C164-25C |
| 4C188-25M | 7C164-25M |
| 4C188-35C | 7C164-35C |
| 4C188-35M | 7C164-35M |
| 4C188-45M | 7C164-45M |
| 4C1981-20C | 7C161-20C |
| 4C1981-25C | 7C161-25C |
| 4C1981-25M | 7C161-25M |
| 4C1981-35C | 7C161-35C |
| 4C1981-35M | 7C161-35M |
| 4C1981-45M | 7C161-45M |
| 4C1981-55M | 7C161-55M |
| 4C1982-20C | 7C162-20C |
| 4C1982-25C | 7C162-25C |
| 4C1982-25M | 7C162-25M |
| 4C1982-35C | 7C162-35C |
| 4C1982-35M | 7C162-35M |
| 4C1982-45M | 7C162-45M |
| 4C1982-55M | 7C162-55M |
| 4C198-20C | 7C166-20C |
| 4C198-25C | 7C166-25C |
| 4C198-25M | 7C166-25M |
| 4C198-35C | 7C166-35C |
| 4C198-35M | 7C166-35M |
| 4C198-45M | 7C166-45M |
| 93U422-35C | 7C122-15C |
| 93U422-35C | 7C122-25C |
| 93U422-35C | 7C122-35C |
| 93U422-35M | 7C122-25M |
| 93U422-35M | 7C122-35M |
| RAYTHEON | CYPRESS |
| PREFIX:R | PREFIX:CY |
| SUFFIX:B | SUFFIX:B |
| SUFFIX:D | SUFFIX:D |
| SUFFIX:F | SUFFIX:F |


| PERFORMANCE | CYPRESS |
| :---: | :---: |
| SUFFIX:L | SUFFIX:L |
| SUFFIX:S | SUFFIX:S |
| 29631AC | 7C282-45C |
| 29631AM | 7C282-45M |
| 29631ASC | 7C281-45C |
| 29631ASM | 7C281-45M |
| 29631C | 7C282-45C |
| 29631M | 7C282-45M |
| 29631SC | 7C281-45C |
| 29631SM | 7C281-45M |
| 29633AC | 7C282-45C+ |
| 29633AM | 7C282-45M+ |
| 29633ASC | 7C281-45C+ |
| 29633ASM | 7C281-45M+ |
| 29633C | 7C282-45C+ |
| 29633M | 7C282-45M+ |
| 29633SC | 7C281-45C+ |
| 29633SM | 7C281-45M + |
| 29681AC | 7C292-50C |
| 29681AM | 7C292-50M |
| 29681ASC | 7C291-50C |
| 29681ASM | 7C291-50M |
| 29681C | 7C292-50C |
| 29681M | 7C292-50M |
| 29681SC | 7C291-50C |
| 29681SM | 7C291-50M |
| 29683AC | 7C292-50C+ |
| 29683AM | 7C292-50M+ |
| 29683ASC | 7C291-50C+ |
| 29683ASM | 7C291-50M+ |
| 29683C | 7C292-50C+ |
| 29683M | 7C292-50M+ |
| 29683SC | 7C291-50C+ |
| 29683SM | 7C291-50M+ |
| 29VP864DB | 7C264-55M |
| 29VP864SB | 7C263-55M |
| 29VS864SB | 7C261-55M |
| 39VP864D | 7C264-55C |
| 39VP864S | 7C263-55C |
| 39VS864S | 7C261-55C |
| SIGNETICS | CYPRESS |
| PREFIX:N | PREFIX:CY |
| PREFIX:S | PREFIX:CY |
| SUFFIX:883B | SUFFIX:B |
| SUFFIX:F | SUFFIX:D |
| SUFFIX:G | SUFFIX:L |
| SUFFIX:N | SUFFIX:P |
| SUFFIX:R | SUFFIX:F |
| 100422BC | 100E422-7C |
| 100422CC | 100E422-7C |
| 100474AC | 100E474-7C |
| 10422BC | 10E422-7C |
| 10422CC | 10E422-7C |
| 10474AC | 10474-7C |
| N74S189 | 74S189C |
| N82HS641 | 7C264-55C |
| N82HS641A | 7C264-45C |
| N82HS641B | 7C264-35C |
| N82LS181 | 7C282-45C |
| N82S181 | 7C282-45C |
| N82S181A | 7C282-45C |


| SIGNETICS | CYPRESS |
| :---: | :---: |
| N82S181B | 7C282-45C |
| N82S191A-3 | 7C291-50C |
| N82S191A-6 | 7C292-50C |
| N82S191B-3 | 7C291-35C |
| N82S191B-6 | 7C292-35C |
| N82S191-3 | 7C291-50C |
| N82S191-6 | 7C292-50C |
| SS4S189 | 54S189M |
| S82HS641 | 7C264-55M |
| S82LS181 | 7C282-45M |
| S82S181 | 7C282-45M |
| S82S181A | 7C282-45M |
| S82S191A-3 | 7C291-50M |
| S82S191A-6 | 7C292-50M |
| S82S191B-3 | 7C291-50M |
| S82S191B-6 | 7C292-50M |
| S82S191-3 | 7C291-50M |
| S82S191-6 | 7C292-50M |
| TI | CYPRESS |
| PREFIX:JBP | PREFIX:CY |
| PREFIX:PAL | SUFFIX:P |
| PREFIX:SN | PREFIX:CY |
| PREFIX:TBP | PREFIX:CY |
| PREFIX:TIB | PREFIX:CY |
| PREFIX:TMS | PREFIX:CY |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:J | SUFFIX:L |
| SUFFIX:N | SUFFIX:D |
| 10016P8-3C | 100E301-3C |
| 10016P8-4C | 100E301-4C |
| 10016P8-6C | 100E301-6C |
| 10H16P8-3C | 10E301-3C |
| 10H16P8-4C | 10E301-4C |
| 10H16P8-6C | 10E301-6C |
| 22V10AC | PALC22V10-25C |
| 22V10AM | PALC22V10-30M |
| 27C291-3 | 7C291L-35C+ |
| 27C291-30 | 7C291L-35C+ |
| 27C291-5 | 7C291L-50C+ |
| 27C291-50 | 7C291L-50C+ |
| 27C292-3 | 7C292L-35C+ |
| 27C292-35 | 7C292L-35C+ |
| 27C292-5 | 7C292L-50C+ |
| 27C292-50 | 7C292L-50C+ |
| 28L166W | 7C292-50C |
| 28L86AMW | 7C282-45M |
| 28L86AW | 7C282-45C |
| 28S166W | 7C292-50C |
| 28S86AMW | 7C282-45M |
| 28S86AW | 7C282-45C |
| 320C601-25 | 7C601-25 |
| 320C601-33 | 7C601-33 |
| 320C602-25 | 7C602-25 |
| 320C602-33 | 7C602-33 |
| 320C604-25 | 7C604-25 |
| 320C604-33 | 7C604-33 |
| 38L165-35C | 7C291-35C |
| 38L165-45C | 7C291-35C |
| 38L166-35 | 7C292-35C |
| 38L166-45 | 7C292-35C |
| 38L85-45C | 7C281-45C |


| TI | CYPRESS |
| :--- | :--- |
| 38R165-18C | 7C245-25C |
| 38R165-25C | 7C245-35C |
| 38R85-15C | 7C235-30C |
| 38S165-25C | 7C21A-25C |
| 38S165-35C | 7C291-35C |
| 38S85-30C | 7C281-30C |
| 54HC189 | 7C189-25M |
| 54HCT189 | 7C189-25M |
| 54LS189A | 27LS03M |
| 54LS219A | 7C190-25M + |
| 54S189A | 54S189M |
| 7489 | 7C189-25C |
| 74ACT29116 | 7C9116AC |
| 74ACT29116-1 | 7C9116AC |
| 74HC189 | 7C189-25C |
| 74HC219 | 7C190-25C |
| 74HCT189 | 7C189-25C |
| 74LS189A | 27LS03C |
| 74LS219A | 27S07C+ |
| 74S189A | 74S189C |
| 74S189B | 7C189-25C |
| HCT9510E | 7C510-75C+ |
| HCT9510E-10 | 7C510-75C+ |
| HCT9510M | 7C510-75M+ |
| PAL16L8-20M | PALC16L8-20M |
| PAL16L8-25C | PALC16L8-25C |
| PAL16L8-30M | PALC16L8-30M |
| PAL16L8A-2C | PALC16L8-35C |
| PAL16L8A-2M | PALC16L8-40M |
| PAL16L8AC | PALC16L8-25C |
| PAL16L8AM | PALC16L8-30M |
| PAL16R4-20M | PALC16R4-20M |
| PAL16R4-25C | PALC16R4-25C |
| PAL16R4-30M | PALC16R4-30M |
| PAL16R4A-2C | PALC16R4-25C |
| PAL16R4A-2M | PALC16R4-40M |
| PAL16R4AC | PALC16R4-25C |
| PAL16R4AM | PALC16R4-30M |
| PAL16R6-20M | PALC16R6-20M |
| PAL16R6-25C | PALC16R6-25C |
| PAL16R6-30M | PALC16R6-30M |
| PAL16R6A-2C | PALC16R6-25C |
| PAL16R6A-2M | PALC16R6-40M |
| PAL16R6AC | PALC16R6-25C |
| PAL16R6AM | PALC16R6-30M |
| PAL16R8-20M | PALC16R8-20M |
| PAL16R8-25C | PALC16R8-25C |
| PAL16R8-30M | PALC16R8-30M |
| PAL16R8A-2C | PALC16R8-25C |
| PAL16R8A-2M | PALC16R8-40M |
| PAL16R8AC | PALC16R8-25C |
| PAL16R8AM | PALC16R8-30M |
| PAL20L10A-2C | PLDC20G10-25C |
| PAL20L10A-2M | PLDC20G10-30M |
| PAL2010L10AC | PLDC20G10-35C |
| PAL20L8AM | PLDC20G10-30M |
| PAL20L8A-2M | PLDC20G10-25C |
| PAL20L8AC | PLDC20G10-30M |
| PAL20L8AM | PLDC20G10-25C |
| PAL20R4A-2C | PLDC20G10-30M |
| PLDC20G10-25C |  |
| PLDC20G10-30M |  |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\mathbf{S B}}$;
$t=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$;

* $=$ meets all performance specs except $2 V$ data retention-may not meet $I_{C C}$ or $I_{S B}$;
- = functionally equivalent.
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M

| TI | CYPRESS | VTI | CYPRESS | WSI | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PAL20R4AC | PLDC20G10-25C | 20C18-25 | 7C128-25C+ | 57C191-70 | 7C292-50C |
| PAL20R4AM | PLDC $20 \mathrm{G} 10-30 \mathrm{M}$ | 20C18-35 | $7 \mathrm{C} 128-35 \mathrm{C}+$ | 57C191-70M | 7C292-50M |
| PAL20R6A-2C | PLDC20G10-25C | 20C19-25 | 7C128-25C | 57C291B-35 | 7 C 291 -35C |
| PAL20R6A-2M | PLDC20G10-30M | 20C19-35 | $7 \mathrm{C} 128-35 \mathrm{C}$ | 57C291B-35M | 7C291-35M |
| PAL20R6AC | PLDC20G10-25C | 20C68-25 | $7 \mathrm{C} 168-25 \mathrm{C}+$ | 57C291B-45 | 7C291-35C |
| PAL20R6AM | PLDC20G10-30M | 20C68-35 | $7 \mathrm{C} 168-35 \mathrm{C}+$ | 57C291B-45M | 7C291-35M |
| PAL20R8A-2C | PLDC20G10-25C | 20C69-25 | 7C169-25C | 57C291-45 | 7C291-35C |
| PAL20R8A-2M | PLDC $20 \mathrm{G} 10-30 \mathrm{M}$ | 20C69-35 | $7 \mathrm{C} 169-35 \mathrm{C}$ | 57C291-45M | 7C291-35M |
| PAL20R8AC | PLDC20G10-25C | 20C69-45 | 7C169-45C | 57C291-55 | 7C291-50C |
| PAL20R8AM | PLDC20G10-30M | 20C78-25 | 7C170-25C+ | 57C291-55M | 7C291-50M |
|  |  | 20C78-35 | 7C170-35C+ | 57C291-70 | 7C291-50C |
| TOSHIBA | CYPRESS | 20C78-45 | 7C170-45C+ | 57C291-70M | 7C291-50M |
| PREFIX:P | SUFFIX:P | 20C79-25 | 7C170-25C | 57C45-20 | 7C245A-15C |
| PREFIX:TMM | PREFIX:CY | 20C79-35 | 7C170-35C | 57C45-25 | 7C245A-25C |
| SUFFIX:D | SUFFIX:D | 20C79-45 | $7 \mathrm{C} 170-45 \mathrm{C}$ | 57C45-25M | 7C245A-25M |
| 2015A-10 | 7C128-55C+ | 20C98-35 | 7C185-35C+ | 57C45-35 | 7C245A-35C |
| 2015A-12 | 7C128-55C+ | 20C98-45 | 7C185-45C+ | 57C45-35M | 7C245A-35M |
| 2015A-15 | 7C128-55C+ | 20C99-35 | 7C185-35C | 57C49B-35 | $7 \mathrm{C} 264-30 \mathrm{C}$ |
| 2015A-90 | 7C128-55C+ | 20C99-45 | 7C185-45C | 57C49B-35T | 7C261-30C |
| 2018-25 | 7C128-25C | 2130-10C | 7C130-55C | 57C49B-45 | 7C264-40C |
| 2018-35 | 7C128-35C | 2130-12C | 7C130-55C | 57C49B-45T | 7C261-40C |
| 2018-45 | 7C128-45C | 2130-15C | 7C130-55C | 57C49B-55 | 7C264-45C |
| 2018-55 | 7C128-55C+ | 7132-55 | 7C132-55C | 57C49B-55T | $7 \mathrm{C} 261-45 \mathrm{C}$ |
| 2068-25 | 7C168-25C | 7132-70 | 7C132-55C | 57C49B-55TM | 7C261-45M |
| 2068-35 | 7C168-35C | 7132A-35 | 7C132-35C | 57C49B-55TM | 7C264-45M |
| 2068-45 | 7C168-45C | 7132A-45 | $7 \mathrm{C} 132-45 \mathrm{C}$ | 57C291-55 | $7 \mathrm{C} 291-50 \mathrm{C}$ |
| 2068-55 | 7C168-45C | 7142-55 | 7C142-55C | 57C291-55 | 7C291-50C |
| 2069-35 | 7C169-35C | 7142-70 | 7C142-55C | 57C49-55 | 7C264-55C+ |
| 2078-35 | 7C170-35C | 7142A-35 | 7C142-35C | 57C49-55M | 7C264-55M |
| 2078-45 | 7C170-45C | 7142A-45 | 7C142-45C | 57C49-70 | 7C264-55C+ |
| 2078-55 | 7C170-45C | 7C122-15 | $7 \mathrm{C} 122-15 \mathrm{C}$ | 57C49-70M | $7 \mathrm{C} 264-55 \mathrm{M}$ |
| 2088-35 | 7C186-35C | 7C122-25 | 7C122-25C | 57C49-90 | 7C264-55C+ |
| 2088-45 | 7C186-45C | 7C122-35 | 7C122-35C | 57C49-90M | $7 \mathrm{C} 264-55 \mathrm{M}$ |
| 2088-55 | 7C186-55C | VL2010-65 | 7C510-65C | 59016C | 7C9101-40C |
| 315 | 2147-55C | VL2010-70 | 7C510-65C | 59016C | 7C9101-45M |
| 315-1 | 2147-55C | VL2010-90 | $7 \mathrm{C} 510-75 \mathrm{C}$ | 5901C | $2901 \mathrm{CC}+$ |
| 55416-35 | 7C164-35C | VT64KS4-35 | 7C164-35C | 5901M | 2901CM + |
| 55416-45 | 7C164-45C | VT64KS4-45 | 7C164-45C | 5910AC | $7 \mathrm{C} 910-40 \mathrm{C}$ |
| 55417-25 | 7C166-25C | VT64KS4-55 | 7C164-45C | 5910AM | 7C910-46M |
| 55417-35 | 7C166-35C | VT65KS4-35 | 7C166-35C | 59516 | 7C516-45C |
| 55417-45 | 7C166-45C | VT65KS4-45 | 7C166-45C | 59517 | 7C517-45C |
| 5561-45 | 7C187-45C+ | VT65KS4-55 | 7C166-45C |  |  |
| 5561-55 | 7C187-45C+ |  |  | WEITEK | CYPRESS |
| 5561-70 | 7C187-45C+ | WSI | CYPRESS | 1010AC | 7C510-75C |
| 5562-35 | 7C187-35C | PREFIX:WS | PREFIX:CY | 1010AM | 7C510-75M |
| 5562-45 | 7C187-45C | SUFFIX:C | PREFIX:CY | 1010BC | 7C510-75C |
| 5562-55 | 7C187-45C | SUFFIX:D | PREFIX:CY | 1010BM | 7C510-75M |
|  |  | SUFFIX:M | SUFFIX:P | 1010C | 7C510-75C |
| TRW | CYPRESS | SUFFIX:P | PREFIX:CY | 1010M | 7C510-75M |
| MPY016HA | 7C516-75M | $29 \mathrm{C01C}$ | 7C901-31C | 1516AC | 7C516-75C |
| MPY016HC | 7C516-75C | 57C128F-70 | 7C251-55C | 1516AM | 7C516-75M |
| MPY016KA | 7C516-75M | $57 \mathrm{C} 128 \mathrm{~F}-70 \mathrm{M}$ | 7C251-55M+ | 1516BC | 7C516-55C |
| MPY016KC | 7C516-75C | 57C128F-90 | 7C251-55C | 1516BM | 7C516-75M |
| TDC1010A | 7C510-75M | 57C128F-90M | 7C251-55M + | 1516C | 7C516-75C |
| TDC1010C | 7C510-75C | 57C191B-35 | 7C292-35C | 1516M | 7C516-75M |
| TMC2010A | 7C510-75M+ | 57C191B-35M | 7C292-35M | 2010AC | 7C510-55C |
| TMC2010C | 7C510-75C+ | 57C191B-45 | 7C292-35C | 2010AM | 7C510-75M |
| TMC2110A | 7C510-75M | 57C191B-45M | 7C292-35M | 2010BC | 7C510-45C |
| TMC2110C | 7C510-75C | 57C191-45 | 7C292-35C | 2010BM | 7C510-55M |
| TMC216HA | 7C516-75M | 57C191-45M | 7C292-35M | 2010C | 7C510-75C |
| TMC216HC | 7C516-75C+ | 57C191-55 | 7 C 292 -50C | 2010DC | 7C510-55C |
|  |  | 57C191-55M | 7C292-50M | 2010DM | 7C510-75M |


| WEITEK | CYPRESS |
| :--- | :--- |
| 2010M | 7C510-75M + |
| 2516AC | 7C516-55C |
| 2516AM | 7C56-75M |
| 2516C | 7C516-75C |
| 2516DC | 7C516-45C |
| 2516DM | 7C516-55M |
| 2516M | 7C516-75M + |
| 2517AC | 7C517-55C |
| 2517AM | 7C517-75M |
| 2517C | 7C517-75C |
| 2517M | 7C517-75M + |

PRODUCT
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND ..... 12
PROGRAMMING TOOLS
QUALITY AND ..... 13RELIABILITY
PACKAGES14

## Static RAMs (Random Access Memory)

Page Number

Device Number
CY2147
CY2148
CY21L48
CY2149
CY21LA9
CY6116
CY6117
CY6116A
CY7C122
CY7C123
CY7C128
CY7C128A
CY7C130
CY7C131
CY7C140
CY7C141
CY7C132
CY7C136
CY7C142
CY7C146
CY7C147
CY7C148
CY7C149
CY7C150
CY7C157
CY7B160
CY7B161
CY7B162
CY7C161
CY7C162
CY7C161A
CY7C162A
CY7B164
CY7B166

## CY7C164

## CY7C166

CY7C164A
CY7C166A
CY7C167
CY7C167A
CY7C168
CY7C169

## CY7C168A

## CY7C169A

CY7C170
CY7C170A
CY7C171 CY7C172 CY7C171A CY7C172A CY7C182

## Description

$4096 \times 1$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1
$1024 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
$1024 \times 4$ Static R/W RAM, Low Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
$1024 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
$1024 \times 4$ Static R/W RAM, Low Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
2048 x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-12
2048 x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-12
2048 x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-19
$256 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-26
$256 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-33
$2048 \times 8$ Static R/W RAM .............................................................................. . . . . . 3 . 39
$2048 \times 8$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-46
1024 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-54
1024 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-54
1024 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-54
1024 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-54
2048 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-66
$2048 \times 8$ Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-66
$2048 \times 8$ Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-66
2048 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-66
$4096 \times 1$ Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-78
$1024 \times 4$ Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-85
$1024 \times 4$ Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-85
1024 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-92
$1024 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-100
Expandable $16,384 \times 4$ Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-106
16,384x 4 Static RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-111
16,384x 4 Static RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-111
16,384x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-116
16,384x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-116
16,384x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-123
16,384x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-123
16,384 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-131
16,384 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-131
16,384 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-137
16,384 x 4 Static R/W RAM with Output Enable ............................................. . . 2-137
16,384 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-144
16,384x4 Static R/W RAM with Output Enable .............................................. . 2-144
16,384x 1 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-153
16,384 x 1 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-160
4096 x 4 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-167
$4096 \times 4$ Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-167
4096 x 4 R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-174
4096 x 4 R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-174
$4096 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-183
$4096 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-188
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-194
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-194
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-200
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-200
8,192x 9 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-208

Static RAMs (Random Access Memory) (continued)

Page Number

Device Number
CY7C183
Description
$2 \times 4096 \times 16$ Cache RAM ..... 2-213
CY7C184
$2 \times 4096 \times 16$ Cache RAM ..... 2-213
CY7B185 $8,192 \times 8$ Static RAM ..... 2-221
CY7B186 8,192 $\times 8$ Static RAM ..... 2-221
CY7C185
CY7C186
CY7C185A
CY7C186A
CY7C187
CY7C187A
CY7C189
CY7C190
$8,192 \times 8$ Static R/W RAM ..... 2-226
8,192 $\times 8$ Static R/W RAM ..... 2-226
8,192 $\times 8$ Static R/W RAM ..... 2-233
$8,192 \times 8$ Static R/W RAM ..... 2-233
65,536x 1 Static R/W RAM ..... 2-241
65,536 x 1 Static R/W RAM ..... 2-248
$16 \times 4$ Static R/W RAM ..... 2-257
$16 \times 4$ Static R/W RAM ..... 2-257
CY7C191 65,536 x 4 Static R/W RAM Separate I/O ..... 2-264
CY7C192
CY7C194
65,536 x 4 Static R/W RAM Separate I/O ..... 2-264
65,536 x 4 Static R/W RAM ..... 2-271
CY7C196
CY7C197
65,536 $\times 4$ Static R/W RAM with Output Enable ..... 2-271
$262,144 \times 1$ Static R/W RAM ..... 2-279
CY7C198
$32,768 \times 8$ Static R/W RAM ..... 2-286
CY7C199
32,768 $\times 8$ Static R/W RAM ..... 2-286
CY74S189
CY27LS03
$16 \times 4$ Static R/W RAM ..... 2-294
$16 \times 4$ Static R/W RAM ..... 2-294
CY27S03 $16 \times 4$ Static R/W RAM ..... 2-294
CY27S07 $16 \times 4$ Static R/W RAM ..... 2-294CY93422A
$256 \times 4$ Static R/W RAM ..... 2-300
CY93L422A
$256 \times 4$ Static R/W RAM ..... 2-300
CY93422
CY93L422
$256 \times 4$ Static R/W RAM ..... 2-300
$256 \times 4$ Static R/W RAM ..... 2-300
CYM1220
$64 \mathrm{~K} \times 4$ Static RAM Module ..... 2-306
CYM1240
256K x 4 Static RAM Module ..... 2-311
32K x 8 Static RAM Module ..... 2-316
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 2-321
128K x 8 Static RAM Module ..... 2-326
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 2-332
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 2-333
$256 \mathrm{~K} \times 8$ Static RAM Module ..... 2-338
512K x 8 Static RAM Module ..... 2-339
$512 \mathrm{~K} \times 8$ Static RAM Module ..... 2-340
512K x 8 Static RAM Module ..... 2-341
256K x 9 Buffered Static RAM Module with Separate I/O ..... 2-346
16K x 16 Static RAM Module ..... 2-347
$16 \mathrm{~K} \times 16$ Static RAM Module ..... 2-353
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 2-354
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 2-359
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 2-360
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 2-361
$64 \mathrm{~K} \times 16$ Static RAM Module ..... 2-367
256K x 16 Static RAM Module ..... 2-368
$32 \mathrm{~K} \times 24$ Static RAM Module ..... 2-369
16K x 32 Static RAM Module ..... 2-370
$16 \mathrm{~K} \times 32$ Static RAM Module with Separate I/O ..... 2-371
$64 \mathrm{~K} \times 32$ Static RAM Module ..... 2-372

## Section Contents

## Static RAMs (Random Access Memory) (continued)

Device Number DescriptionCYM1831CYM1832
$64 \mathrm{~K} \times 32$ Static RAM Module ..... 2-373
$64 \mathrm{~K} \times 32$ Static RAM Module ..... 2-374
CYM1841256K x 32 Static RAM Module2-375
CYM1910
$16 \mathrm{~K} \times 68$ Static RAM Module2-376
CYM1911 16 K x 68 Static RAM Module ..... 2-377

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-35 \mathrm{~ns}$
- Low active power
- 690 mW (commercial)
-770 mW (military)
- Low standby power
- 140 mW
- TTL-compatible imputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY2147 is a high-performance CMOS static RAM organized as 4096 by 1 bit. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and three-state drivers. The CY2147 has an automatic power-down feature, reducing the power consumption by $80 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.
The output pin stays in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



## Pin Configuration



Selection Guide (For higher performance and lower power, refer to CY7C147 data sheet.)

|  |  | $2147-35$ | $2147-45$ | $2147-55$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 35 | 45 | 55 |
| Maximum Operating <br> Current (mA) | Commerical | 125 | 125 | 125 |
|  | Military |  | 140 | 140 |
| Maximum Standby <br> Current (mA) | Commerical | 25 | 25 | 25 |
|  | Military |  | 25 | 25 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MILSTD-883, Method 3015)

Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current into Outputs (Low) 20 mA

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V C C}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 2147 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}^{\text {, }} \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathbf{c c}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{cc}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{GND} \leq V_{\mathrm{o}} \leq V_{\mathrm{cc}},$Output Disabled |  | -50 | $+50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $\begin{aligned} & \text { Output Short } \\ & \text { Circuit Current }{ }^{[3]} \\ & \hline \end{aligned}$ | $\mathbf{V}_{\text {CC }}=$ Max., $\mathbf{V}_{\text {Out }}=\mathbf{G N D}$ |  |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ Operating Supply Current | $\mathrm{V}_{\text {cc }}=\mathbf{M a x} ., \mathrm{I}_{\text {OUt }}=0 \mathrm{~mA}$ | Com'l |  | 125 | mA |
|  |  |  | Mil |  | 140 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current ${ }^{(4)}$ | $\mathbf{M a x} . \mathbf{V}_{\mathbf{C c}}, \overline{\mathrm{CE}} \geq \mathbf{V}_{\mathbf{I H}}$ | Com'l |  | 25 | mA |
|  |  |  | Mil |  | 25 |  |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Cl}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance |  | 6 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Duration of the short circuit should not exceed $\mathbf{3 0}$ seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $V_{\mathbf{C C}}$ power-up, otherwise $I_{\text {SB }}$ will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



CYPRESS
CY2147
CIPRESS
Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 2147-35 |  | 2147-45 |  | 2147-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 30 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}}$ HIGH to Power-Down |  | 20 |  | 20 |  | 20 | ns |

WRITE CYCLE ${ }^{[9]}$

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{SCE}}$ | $\overline{\text { CE LOW to Write End }}$ | 35 |  | 45 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 35 |  | 45 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PWE}}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}$ | $\overline{\text { WE LOW to High } Z^{[7]}}$ |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{LZWE}}$ | $\overline{\text { WE HIGH to Low } Z^{[7,8]}}$ | 0 |  | 0 |  | 0 |  | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $t_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for all devices.
8. $t_{H Z C E}$ and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


## Switching Waveforms

Read Cycle No. $2^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[9]}$


Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[9,13]}$


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 35 | CY7C147-35PC | P3 | Commercial |
|  | CY7C147-35DC | D4 |  |
| 45 | CY7C147-45PC | P3 | Commercial |
|  | CY7C147-45DC | D4 |  |
|  | CY7C147-45DMB | D4 | Military |
| 55 | CY7C147-55PC | P3 | Commercial |
|  | CY7C147-55DC | D4 |  |
|  | CY7C147-55DMB | D4 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00023-B

## CY2148/CY21L48 <br> CY2149/CY21L49

## Features

- Automated power-down when deselected (2148)
- CMOS for optimum speed/power
- Low power
-660 mW (commercial)
-770 mW (military)
- 5-volt power supply $\pm 10 \%$ tolerance both commercial and military
- TTL-compatible inputs and outputs


## Functional Description

The CY2148 and CY2149 are high-performance CMOS static RAMs organized as 1024 by 4 bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The CY2148 and CY2149 are identical except that the CY2148 includes an automatic (CS) power-down feature. The CY2148 remains in a low-power mode as long as the device remains deselected, i.e., ( $\overline{\mathrm{CS}}$ ) is HIGH, thus reducing the average power requirements of the device. The chip select (CS) of the CY2149 does not affect the power dissipation of the device.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select $(\overline{\mathrm{CS}})$
and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW, data on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$ ).
Reading the device is accomplished by selecting the device, (CS) active LOW, while (WE) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins ( $A_{0}$ through $A_{9}$ ) is present on the four data input/output pins $\left(1 / O_{0}\right.$ through $\mathrm{I} / \mathrm{O}_{3}$ ).
The input/output pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\mathrm{I} / \mathrm{O}_{3}$ ) remain in a high-impedance state unless the chip is selected and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

Logic Block Diagram


## Pin Configuration



2148-2

Selection Guide (For higher performance and lower power refer to the CY7C148/9 data sheet)

|  |  | $\begin{aligned} & 2148-35 \\ & 2149-35 \end{aligned}$ | $\begin{aligned} & \text { 21L48-35 } \\ & \text { 21L49-35 } \end{aligned}$ | $\begin{aligned} & 2148-45 \\ & 2149-45 \end{aligned}$ | $\begin{aligned} & \text { 21L48-45 } \\ & \text { 21L49-45 } \end{aligned}$ | $\begin{aligned} & 2148-55 \\ & 2149-55 \end{aligned}$ | $\begin{aligned} & \text { 21L48-55 } \\ & \text { 21L49-55 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 35 | 35 | 45 | 45 | 55 | 55 |
| Maximum Operating Current (mA) | Commercial | 140 | 120 | 140 | 120 | 140 | 120 |
|  | Military |  |  | 140 |  | 140 |  |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Output Current into Outputs (Low)
20 mA
Ambient Temperature with
Power Applied $\ldots \ldots \ldots \ldots \ldots \ldots \ldots .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 18 to Pin 9)
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State .
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 2148 \\ & 2149 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 21LA8 } \\ & \text { 21LA9 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | mA |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | 6.0 | 2.0 | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{V}_{\mathrm{ss}} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{o}} \leq \mathrm{V}_{\mathrm{OH}},$ Output Disabled | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -50 | $+50$ | -50 | + 50 | pF |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC},}, \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}} \\ & \text { Output Open } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | 140 |  | 120 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 140 |  |  |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}} \\ & \text { (2148 only) } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | 30 |  | 20 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 30 |  |  |  |
| $\mathrm{I}_{\mathrm{PO}}$ | $\begin{aligned} & \text { Peak Power-On } \\ & \text { Current }{ }^{[3]} \end{aligned}$ | $\begin{aligned} & \operatorname{Max.} \mathrm{V}_{\mathrm{CC},} \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}} \\ & (2148 \text { only) } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | 50 |  | 30 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 50 |  |  |  |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | $\pm 275$ |  | $\pm 275$ | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | $\pm 350$ |  |  |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. A pull-up resistor to $\mathbf{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{Cc}}$ power up. Otherwise, current will exceed values give (CY2148 only).

## AC Test Loads and Waveforms


(a)

(b)
4. For test purposes, not more than 1 output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## Equivalent to: THÉVENIN EQUIVALENT



Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description |  | $\begin{aligned} & 2148-35 \\ & 2149-35 \end{aligned}$ |  | $\begin{aligned} & 2148-45 \\ & 2149-45 \end{aligned}$ |  | $\begin{aligned} & \hline 2148-55 \\ & 2149-55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Address Valid to Addr Care Time (Read Cycl |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Valid to Data Valid Delay (Address |  |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {ACS } 1^{\text {6] }}}$ | Chip Select LOW to Data Out Valid (CY2148 only) |  |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[7]}$ |  |  |  | 45 |  | 55 |  | 65 | ns |
| $t_{\text {ACs }}$ | Chip Select LOW to D (CY2149 only) |  |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{Lz}}{ }^{[8]}$ | Chip Select LOW to Data Out Valid | 2148 | 10 |  | 10 |  | 10 |  | ns |
|  |  | 2149 | 5 |  | 5 |  | 5 |  |  |
| $\mathrm{thz}^{[8]}$ | Chp Select HIGH to Data Out Off |  | 0 | 20 | 0 | 20 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Address Unknown to Data Out Unknown Time |  | 0 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Select HIGH to Power-Down Delay | 2148 |  | 30 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select LOW to Power-Up Delay | 2149 | 0 |  | 0 |  | 0 |  | ns |


| $t_{W C}$ | Address Valid to Address Do Not <br> Care (Write Cycle Time) | 35 |  | 45 |  | 55 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{WP}}{ }^{[9]}$ | Write Enable LOW to <br> Write Enable HIGH | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{WZ}}{ }^{[8]}$ | Write Enable LOW to <br> Output in High Z | 0 | 10 | 0 | 15 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{DW}}$ | Data-In Valid to Write Enable HIGH | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Valid to <br> Write Enable LOW | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{C}}{ }^{[9]}$ | Chip Select LOW to <br> Write Enable HIGH | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{OW}}{ }^{[8]}$ | Write Enable HIGH to <br> Output in Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 30 |  | 35 |  | 50 |  | ns |

Notes:
6. Chip deselected greater than 55 ns prior to selection.
7. Chip deselected less than 55 ns prior to selection.
8. At any given temperature and voltage condition, $t_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for all devices. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in part (b) of AC Test Loads.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. $2^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled)


## Notes:

10. $\overline{\text { WE }}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
13. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

CYPRESS
SEMICONDUCTOR

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled) ${ }^{[13]}$


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 35 | CY2148-35PC | P3 | Commercial |
|  | CY2148-35DC | D4 |  |
| 45 | CY2148-45PC | P3 | Commercial |
|  | CY2148-45DC | D4 |  |
|  | CY2148-45DMB | D4 | Military |
| 55 | CY2148-55PC | P3 | Commercial |
|  | CY2148-55DC | D4 |  |
|  | CY2148-55DMB | D4 | Military |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY2149-35PC | P3 | Commercial |
|  | CY2149-35DC | D4 |  |
| 45 | CY2149-45PC | P3 | Commercial |
|  | CY2149-45DC | D4 |  |
|  | CY2149-45DMB | D4 | Military |
| 55 | CY2149-55PC | P3 | Commercial |
|  | CY2148-55DC | D4 |  |
|  | CY2148-55DMB | D4 | Military |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 35 | CY21L48-35PC | P3 | Commercial |
|  | CY21LA8-35DC | D4 |  |
| 45 | CY21L48-45PC | P3 | Commercial |
|  | CY21L48-45DC | D4 |  |
| 55 | CY21L48-55PC | P3 | Commercial |
|  | CY21LA8-20DC | D4 |  |
| Speed <br> (ns) | Ordering Code |  | Package <br> Type |
|  |  |  |  |
|  | CY21L49-35PC | P3 | Commercial |
|  | CY21LA9-35DC | D4 |  |
| 45 | CY21L49-45PC | P3 | Commercial |
|  | CY21L49-45DC | D4 |  |
| 55 | CY21L49-55PC | P3 | Commercial |
|  | CY21LA9-55DC | D4 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[14]}$ | $1,2,3$ |

Switching Characteristics

| Parametars | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[14]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[14]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{Acs}}{ }^{[15]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE $^{\|c\|}$ |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WP}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |

Notes:
14. CY2148 only.
15. CY2149 only.

Document \#: 38-00024-B

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-35 \mathrm{~ns}$
- Low active power
- 660 mW
- Low standby power
$-110 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY6116 and CY6117 are high-performance CMOS Static RAMs organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and active LOW output enable ( $\overline{\mathrm{OE})}$ and three-state drivers. The CY6116 and the CY6117 have an automatic powerdown feature, reducing the power consumption by $83 \%$ when deselected.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW, data on the eight data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the
memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{10}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ active LOW, while $\overline{\mathrm{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.
The CY6116 and CY6117 utilize a die coat to insure alpha immunity.

## Logic Block Diagram



## Pin Configurations



## Selection Guide



## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots . . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential <br> (Pin 24 to Pin 12) | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Volt | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 |



| Range | Ambient <br> Temperature | Vcc |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { CY6116 } \\ & \text { CY6117 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled |  |  | $+10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 120 | mA |
|  |  |  | Mil |  | 130 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current | $\begin{aligned} & \text { Max. } V_{C C} \\ & \mathrm{CE} \\ & \geq V_{I H} \end{aligned}$ | Com'l |  | 20 | mA |
|  |  |  | Mil |  | 20 |  |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 |
| $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | pF |  |  |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms

(a)

(b)

3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

Equivalent to: THÉVENIN EQUIVALENT


OUTPUT $0 \longrightarrow 1.73 \mathrm{~V}$

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C198-35 } \\ & \text { 7C199-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C198-45 } \\ & \text { 7C199-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C198-55 } \\ & \text { 7C199-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {Oha }}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LzoE }}$ | $\overline{\text { OE LOW }}$ to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\text { CE }}$ HIGH to High ${ }^{[6,7]}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}}$ HIGH to Power-Down |  | 20 |  | 25 |  | 25 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 30 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzwe }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low Z | 0 |  | 0 |  | 0 |  | ns |

Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {HZOE }}, t_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HzCE}}$ is less than $t_{\text {tzce }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. Data I/O pins enter high-impedance state, as shown, when $\overline{\mathrm{OE}}$ is held LOW during write.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


8116-7

Read Cycle No. $2^{[9,11]}$


6116-8

Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[8,12]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[8,12,13]}$


6116-10

## Typical DC and AC Characteristics



## Typical DC and AC Characteristics (continued)



## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY6116-35PC | P11 | Commercial |
|  | CY6116-35DC | D12 |  |
|  | CY6116-35LC | L64 |  |
|  | CY6116-35DMB | D12 | Military |
|  | CY6116-35LMB | L64 |  |
| 45 | CY6116-45PC | P11 | Commercial |
|  | CY6116-45DC | D12 |  |
|  | CY6116-45LC | L64 |  |
|  | CY6116-45DMB | D12 | Military |
|  | CY6116-45LMB | L64 |  |
| 55 | CY6116-55PC | P11 |  |
|  | CY6116-55DC | D12 |  |
|  | CY6116-55LC | L64 |  |
|  | CY6116-55DMB | D12 | Military |
|  | CY6116-55LMB | L64 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 35 | CY6117-35LMB | L55 | Military |
| 45 | CY6117-45LMB | L55 | Military |
| 55 | CY6117-55LMB | L55 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $t_{\text {AA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{OHA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DOE }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $t_{\text {wc }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {Aw }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |

[^2]
## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
- 20 ns
- Low active power
$-550 \mathrm{~mW}$
- Low standby power
- 110 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY6116A is a high-performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable ( $\overline{\mathrm{OE}}$ ), and three-state drivers. The CY6116A has an automatic power-down feature, reducing the power consumption by $83 \%$ when deselected.

Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs are both LOW. Data on the $\mathrm{I} / \mathrm{O}$ pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ thorugh $\mathrm{A}_{10}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE} \text { ) }}$ LOW while write enable (WE) remains HIGH. Under these conditions, the contents of teh memeory location specified on the address pins will appear on the I/O pins.
The I/O pins remain in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.
The CY6116A utilizes a die coat to insure alpha immunity.

## Logic Block Diagram



6116A-1

Pin Configurations



6116A-3

## Selection Guide

|  |  | CY6116A-20 | CY6116A-25 | CY6116A-35 | CY6116A-45 | CY6116A-55 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 35 | 45 | 55 |  |
| Maximum Operating <br> Current (mA) | Commercial | 100 | 100 | 100 | 100 | 80 |
|  | Military |  | 125 | 100 | 100 | 100 |
| Maximum Standby <br> Current (mA) | Commercial | $40 / 20$ | 20 | 20 | 20 | 20 |
|  | Military |  | 40 | 20 | 20 | 20 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

|  |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Voltage Applied to Outputs in High Z State . | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 mA |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . > 200 mA
Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 6116A-20 |  | 6116A-25, 35, 45 |  | 6116A-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=$ | -4.0 | mA | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=$ | 8.0 m |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\text {cc }}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[3]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{Cc}}$ |  |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}},$ <br> Output Disabled |  |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}$ | $=\mathrm{GN}$ |  |  | -300 |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ Operating | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$. | Com |  |  | 100 |  | 100 |  | 80 | mA |
|  | Supply Current | $\mathrm{I}_{\text {Out }}=0 \mathrm{~mA}$ | Mil | 25 |  |  |  | 125 |  | 100 |  |
|  |  |  |  | 35, 45 |  |  |  | 100 |  |  |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ | Max. $\mathrm{V}_{\text {cc }}$, | Com |  |  | 40 |  | 20 |  | 20 | mA |
|  | Power-Down Current | $\overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}}$ | Mil | 25 |  |  |  | 40 |  | 20 |  |
|  |  | Cycle $=100 \%$ |  | 35, 45, 55 |  |  |  | 100 |  |  |  |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current | $\begin{array}{\|l\|} \text { Max. }^{V_{C E}} \\ \mathrm{VE}_{1} \\ \geq \mathrm{V}_{\mathrm{IH}}-0.3 \mathrm{~V} \\ \hline \end{array}$ | Com |  |  | 20 |  | 20 |  | 20 | mA |
|  |  | $\begin{aligned} & V_{\text {IN }} \geq V_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ | Mil |  |  |  |  | 20 |  | 20 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance |  | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $V_{\text {IL }} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(b)
(a)
all input pulses


6116A-4
6116A-5
Equivalent to: THÉVENIN EQUIVALENT OUTPUT 0 O ${ }^{167 \Omega}$
Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

|  |  | 6116A-20 |  | 6116A-25 |  | 6116A-35 |  | 6116A-45 |  | 6116A-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 10 |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7]}$ |  | 8 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 8 |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 20 |  | 20 |  | 20 |  | 25 |  | 25 | ns |

WRITE CYCLE ${ }^{[\text {[] }}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 20 |  | 20 |  | 25 |  | 40 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{C E}$ LOW to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 15 |  | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 15 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzwe }}$ | WE LOW to High Z |  | 7 |  | 7 |  | 10 |  | 15 |  | 20 | ns |
| $\mathfrak{t}_{\text {LZWE }}$ | WE HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. ${ }^{t_{\mathrm{HZOE}}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathbf{C E}}$ transition LOW.
13. Data I/O pins enter high-impedance state, as shown, when $\overline{O E}$ is held LOW during write.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. $2^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9,13]}$


## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[9,13,14]}$


## Typical DC and AC Characteristics



NORMALIZED ACCESS TIME
vs. SUPPLY VOLTAGE


NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE


Typical DC and AC Characteristics (continued)


## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY6116A-20PC | P11 | Commercial |
|  | CY6116A-20DC | D12 |  |
| 25 | CY6116A-25PC | P11 | Commercial |
|  | CY6116A-25DC | D12 |  |
|  | CY6116A-25LC | L64 |  |
|  | CY6116A-25DMB | D12 | Military |
|  | CY6116A-25LMB | L64 |  |
| 35 | CY6116A-35PC | P11 | Commercial |
|  | CY6116A-35DC | D12 |  |
|  | CY6116A-35LC | L64 |  |
|  | CY6116A-35DMB | D12 | Military |
|  | CY6116A-35LMB | L64 |  |
| 45 | CY6116A-45PC | P11 | Commercial |
|  | CY6116A-45DC | D12 |  |
|  | CY6116A-45LC | L64 |  |
|  | CY6116A-45DMB | D12 | Military |
|  | CY6116A-45LMB | L64 |  |
| 55 | CY6116A-55PC | P11 | Commercial |
|  | CY6116A-55DC | D12 |  |
|  | CY6116A-55LC | L64 |  |
|  | CY6116A-55DMB | D12 | Military |
|  | CY6116A-55LMB | L64 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {OHA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DOE }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $\mathrm{t}_{\text {wc }}$ | 7, 8, 9, 10, 11 |
| tsce | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {sD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |

[^3]
## CY7C122

## 256 x 4 Static R/W RAM

## Features

- $256 \times 4$ static RAM for control store in high-speed computers
- CMOS for optimum speed/power
- High speed
-15 ns (commercial)
-25 ns (military)
- Low power
- $\mathbf{3 3 0} \mathrm{mW}$ (commercial)
-495 mW (military)
- Separate inputs and outputs
- 5-volt power supply $\pm 10 \%$ tolerance, both commercial and military
- Capable of withstanding greater than 2001V static discharge
- TTL-compatible inputs and outputs


## Functional Description

The CY7C122 is a high-performance CMOS static RAM organized as 256 words by 4 bits. Easy memory expansion is provided by an active LOW chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ input, an active HIGH chip select two $\left(\mathrm{CS}_{2}\right)$ input, and three-state outputs.
An active LOW write enable input ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are LOW and the chip select two ( $\mathrm{CS}_{2}$ ) input is HIGH, the information on the four data inputs $\left(D_{0}\right.$ to $\left.D_{3}\right)$ is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the write cycle is complete. This precondition-
ing operation insures minimum write recovery times by eliminating the "write recovery glitch".
Reading is performed with the chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ input is LOW, the chip select two input $\left(\mathrm{CS}_{2}\right)$ and write enable (WE) inputs are HIGH, and the output enable ( $\overline{\mathrm{OE}}$ ) input is LOW. The information stored in the addressed word is read out on the four non-inverting outputs ( $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ ).
The outputs of the memory go to an active high-impedance state whenever chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ is HIGH, chip select two $\left(\mathrm{CS}_{2}\right)$ is LOW, output enable ( $\overline{\mathrm{OE}}$ ) is HIGH, or during the writing operation when write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Pin Configurations



## Selection Guide

|  |  | $\mathbf{7 C 1 2 2 - 1 5}$ | $\mathbf{7 C 1 2 2 - 2 5}$ | $\mathbf{7 C 1 2 2 - 3 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | Commercial | 15 | 25 | 35 |
|  | Military |  | 25 | 35 |
| Maximum Operating Current (mA) | Commercial | 90 | 60 | 60 |
|  | Military |  | 90 | 90 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots . . . . . . . . . .{ }^{\text {a }} 65^{\circ} \mathrm{C}$ to +150 |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | - |
| Supply Voltage to Ground Potenti (Pin 22 to Pin 8) | $-0.5 \mathrm{~V} \text { to }+$ |
| DC Voltage Applied to Outputs in High ZState. | V to +7.0 V |
| D Input Volta | to +7.0 V |
| utput Current into Outpu | 20 |



## Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 4 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Logic Table ${ }^{[6]}$

| Inputs |  |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\overline{\mathrm{CS}}_{1}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{W E}}$ | $\mathrm{D}_{0}-\mathrm{D}_{3}$ |  |  |
| X | H | X | X | X | High Z | Not Selected |
| X | X | L | X | X | High Z | Not Selected |
| L | L | H | H | X | $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Read Stored Data |
| X | L | H | L | L | High Z | Write "0" |
| X | L | H | L | H | High Z | Write "1" |
| H | L | H | H | X | High Z | Output Disabled |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. The CMOS process does not provide a clamp diode. However, the CY7C122 is insensitive to -3V DC input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
4. For test purposes, not more than 1 output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.
6. $\mathrm{H}=\mathrm{HIGH}$ Voltage, $\mathrm{L}=$ LOW Voltage, $\mathrm{X}=$ Don't Care, and High $\mathrm{Z}=\mathrm{High}$-Impedance

## AC Test Loads and Waveforms


(a)

(b)


C122.5

## Equivalent to: <br> thévenin equivalent <br> OUTPUT $0<152 \Omega$

Switching Characteristics Over the Operating Range ${ }^{[7,8]}$

| Parameters | Description | 7C122-15 |  | 7C122-25 |  | 7C122-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Time |  | 8 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {zRCS }}$ | Chip Select to High $\mathbf{Z}^{[9]}$ |  | 12 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {AOS }}$ | Output Enable Time |  | 8 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {zRos }}$ | Output Enable to High $\mathrm{Z}^{[8]}$ |  | 12 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time |  | 15 |  | 25 |  | 35 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {zws }}$ | Write Disable to High $\mathbf{Z}^{[8]}$ |  | 12 |  | 20 |  | 30 | ns |
| $t_{\text {WR }}$ | Write Recovery Time |  | 12 |  | 20 |  | 25 | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }{ }^{[6]}}$ | 11 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\text {wSD }}$ | Data Set-Up Time Prior to Write | 0 |  | 5 |  | 5 |  | ns |
| $t_{\text {wHD }}$ | Data Hold Time After Write | 2 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WSA }}$ | Address Set-Up Time ${ }^{[6]}$ | 0 |  | 5 |  | 10 |  | ns |
| twHA | Address Hold Time | 4 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {wscs }}$ | Chip Select Set-Up Time | 0 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WHCS }}$ | Chip Select Hold Time | 2 |  | 5 |  | 5 |  | ns |

## Notes:

7. $\mathrm{t}_{\mathrm{w}}$ measured at $\mathrm{t}_{\mathrm{WSA}}=\mathrm{min}$.; $\mathrm{t}_{\mathrm{WSA}}$ measured at $\mathrm{t}_{\mathrm{w}}=\mathrm{min}$.
8. Test conditions assume signal transition times of 5 ns or less for the -15 product and 10 ns or less for the -25 and -35 product. Timing reference levels of 1.5 V .
9. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from 1.5 V level on the input with load as shown in part (b) of AC Test Loads.

## Switching Waveforms

Read Cycle ${ }^{[10]}$


Write Cycle ${ }^{[9,11]}$


Notes:
10. Measurements are referenced to 1.5 V unless otherwise stated.
11. The timing diagram represents one solution that results in an optimum cycle time. Timing may be changed in varous applications as long as the worst-case limits are not violated.

CYPRFSS
SEMMCONDUCTOR

## Typical DC and AC Characteristics




OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE



NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE


OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE




CY7C122

Bit Map


## Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| $\mathbf{A}_{\mathbf{0}}$ | AX0 | 4 |
| $\mathbf{A}_{1}$ | AX1 | 3 |
| $\mathbf{A}_{2}$ | AX2 | 2 |
| $\mathbf{A}_{3}$ | AX3 | 1 |
| $\mathbf{A}_{4}$ | AX4 | 21 |
| $\mathbf{A}_{5}$ | AY0 | 5 |
| $\mathbf{A}_{6}$ | AY1 | 6 |
| $\mathbf{A}_{7}$ | AY2 | 7 |

## Ordering Information

| $\underset{\substack{\text { Speed } \\(\mathrm{ns})}}{ }$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C122-15PC | P7 | Commercial |
|  | CY7C122-15DC | D8 |  |
| 25 | CY7C122-25PC | P7 | Commercial |
|  | CY7C122-25DC | D8 |  |
|  | CY7C122-25LC | L53 |  |
|  | CY7C122-25DMB | D8 | Military |
| 35 | CY7C122-35PC | P7 | Commercial |
|  | CY7C122-35DC | D8 |  |
|  | CY7C122-35LC | L53 |  |
|  | CY7C122-35DMB | D8 | Military |
|  | CY7C122-35LMB | L53 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\text {RC }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WSD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WHD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WSA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WSCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WHCS}}$ | $7,8,9,10,11$ |

Document \#: 38-00025-B

## Features

- $256 \times 4$ static RAM for control store in high-speed computers
- CMOS for optimum speed/power
- High speed
- 7 ns (commercial)
- $\mathbf{1 0}$ ns (military)
- Low power
- 660 mW (commercial)
-825 mW (military)
- Separate inputs and outputs
- 5-volt power supply $\pm 10 \%$ tolerance both commercial and military
- TTL-compatible inputs and outputs
- 24 pin
- 300-mil package


## Functional Description

The CY7C123 is a high-performance CMOS static RAM organized as 256 words by 4 bits. Easy memory expansion is provided by an active LOW chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ input, an active HIGH chip select two $\left(\mathrm{CS}_{2}\right)$ input, and three-state outputs.
Writing to the device is accomplished when the chip select one ( $\overline{\mathrm{CS}}_{1}$ ) and write enable (WE) inputs are both LOW and the chip select two input is HIGH. Data on the four data inputs ( $\mathrm{D}_{0}$ through $\mathrm{D}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{7}$ ). The outputs are preconditioned so that the write data is present at the outputs when the write cycle is complete. This precondition opera-
tion ensures minimum write recovery times by eliminating the "write recovery glitch." Reading the device is accomplished by taking the chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ and output enable $(\overline{\mathrm{OE}})$ inputs LOW, while the write enable (WE) and chip select two $\left(\overline{\mathrm{CS}}_{2}\right)$ inputs remain HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins ( $\mathrm{O}_{0}$ through $\mathrm{O}_{3}$ ).
The output pins remain in high-impedance state when chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ or output enable $(\overline{\mathrm{OE}})$ is HIGH , or write enable ( $\overline{\mathrm{WE}})$ or chip select two $\left(\overline{\mathrm{CS}}_{2}\right)$ is LOW. A die coat is used to insure alpha immunity.


## Pin Configurations

|  | $\begin{aligned} & \text { SOJ } \\ & \text { Top View } \end{aligned}$ |  |
| :---: | :---: | :---: |
| $\mathrm{A}_{2}$ | 124 | $\mathrm{V}_{C}$ |
| $A_{3}{ }^{-1}$ | 233 | ${ }^{1} A_{1}$ |
| $A_{4}$ | 322 | $A_{0}$ |
| $A_{5} 5$ | 421 | ] WE |
| $A_{6}$ | $5 \quad 20$ | $\square \overline{\mathrm{CS}}_{1}$ |
| $A_{7}$ | $67 C 12319$ | $\square \overline{\text { OE }}$ |
| $\mathrm{VSS}_{\text {S }}$ | $7 \quad 18$ | $\mathrm{V}_{\mathrm{cc}}$ |
| $\mathrm{D}_{0}$ | $8 \quad 17$ | $\mathrm{CS}_{2}$ |
| $\mathrm{D}_{1}$ | $9 \quad 16$ | $\mathrm{D}_{3}$ |
| $\mathrm{O}_{0}$ | $10 \quad 15$ | $\mathrm{D}_{2}$ |
| 0,4 | 11 14 | $\mathrm{O}_{3}$ |
| $v_{s s}$ | $12 \quad 13$ | $\mathrm{O}_{2}$ |

C123-2


## Selection Guide

|  |  | 7C123-7 | 7C123-9 | 7C123-10 | 7C123-12 | 7C123-15 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | Commercial | 7 | 9 |  | 12 |  |
|  | Military |  |  | 10 | 12 | 15 |
| Maximum Operating Current (mA) | Commercial | 120 | 120 |  | 120 |  |
|  | Military |  |  | 150 | 150 | 150 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature ............... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Output Current into Outputs (Low) . . . . . . . . . . . . . . . 20 mA |  |  |
| :---: | :---: | :---: | :---: |
| Ambient Temperature with | Latch-Up Curre |  | $>200 \mathrm{~mA}$ |
| Power Applied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| Supply Voltage to Ground Potential | Operating Range |  |  |
| (Pins 24 and 18 to Pins 7 and 12) . ........... -0.5 V to +7.0 V |  | Ambient |  |
| DC Voltage Applied to Outputs <br> in High Z State. . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Temperature | $V_{\text {cc }}$ |
|  | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 4 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Logic Table ${ }^{[4]}$

| Inputs |  |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{CS}_{1}}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{W E}}$ | $\mathrm{D}_{0}-\mathrm{D}_{3}$ |  |  |
| X | H | X | X | X | High Z | Not Selected |
| X | X | L | X | X | High Z | Not Selected |
| L | L | H | H | X | $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Read Stored Data |
| X | L | H | L | L | High Z | Write "0' |
| X | L | H | L | H | High Z | Write " 1 ' |
| H | L | H | H | X | High Z | Output Disabled |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Tested initially and after any design or process changes that may affect these parameters.
4. $\mathrm{H}=$ High Voltage, $\mathrm{L}=$ Low Voltage, $\mathrm{X}=$ Don't Care, and High $\mathbf{Z}=$ High Impedance.

## AC Test Loads and Waveforms


(a)

(b)

C123-4

ALL INPUT PULSES


C123-5

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O—_O

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | 7C123-7 |  | 7C123-9 |  | 7C123-10 |  | 7C123-12 |  | 7-123-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 7 |  | 9 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 7 |  | 9 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select to Data Valid |  | 7 |  | 8 |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 7 |  | 8 |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | Chip Select to High $\mathbf{Z}^{[5,6]}$ |  | 5 |  | 6 |  | 6 |  | 6.5 |  | 8 | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}^{[4]}}$ |  | 5 |  | 6 |  | 6 |  | 6.5 |  | 8 | ns |
| $\mathrm{t}_{\text {LzCS }}$ | Chip Select to Low $\mathbf{Z}^{[4,5]}$ | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[4]}$ | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 7 |  | 9 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High Z |  | 5.5 |  | 6 |  | 6 |  | 7 |  | 8 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 5 |  | 6.5 |  | 7 |  | 8 |  | 11 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 5 |  | 6 |  | 7 |  | 8 |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0.5 |  | 1 |  | 1 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 1.5 |  | 1.5 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {scs }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 5 |  | 6.5 |  | 7 |  | 8 |  | 11 |  | ns |
| $\mathrm{t}_{\text {Aw }}$ | Address Set-Up to Write End | 5.5 |  | 7.5 |  | 8 |  | 10 |  | 13 |  | ns |

Notes:
5. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from 1.5 V level on the input with load shown in part (b) of AC Test Loads.
6. At any given temperature and voltage condition, $\mathrm{t}_{\text {HZCS }}$ is less than $t_{\text {LzCS }}$ for any given device.

## Switching Waveforms

Read Cycle ${ }^{[7,8]}$


Write Cycle ${ }^{[7,8]}$


Notes:
7. Measurements are referenced to 1.5 V unless otherwise stated.
8. Timing diagram represents one solution that results in an optimum cycle time. Timing may be changed in varous applications as long as the worst case limits are not violated.

## Typical DC and AC Characteristics




OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE





TOTAL ACCESS TIME CHANGE vs. OUTPUT LOADING


NORMALIZED I $\mathbf{C c}$ vs. CYCLE TIME


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 7 | CY7C123-7PC | P13A | Commercial |
|  | CY7C123-7DC | D14 |  |
|  | CY7C123-7LC | L53 |  |
| 9 | CY7C123-9PC | P13A | Commercial |
|  | CY7C123-9DC | D14 |  |
|  | CY7C123-9LC | L53 |  |
| 10 | CY7C123-10DMB | D14 | Military |
|  | CY7C123-10LMB | L53 |  |
|  | CY7C123-10KMB | K73 |  |
| 12 | CY7C123-12PC | P13A | Commercial |
|  | CY7C123-12DC | D14 |  |
|  | CY7C123-12LC | L53 |  |
|  | CY7C123-12DMB | D14 | Military |
|  | CY7C123-12LMB | L53 |  |
|  | CY7C123-12KMB | K73 |  |
| 15 | CY7C123-15DMB | D14 | Military |
|  | CY7C123-15LMB | L53 |  |
|  | CY7C123-15KMB | K73 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE $^{\|c\|}$ |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |

Document \#: 38-00060-D

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-35 \mathrm{~ns}$
- Low active power
- 660 mW (commercial)
- 825 mW (military)
- Low standby power
$-110 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C128 is a high-performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ), and active LOW output enable ( $\overline{\mathrm{OE}}$ ) and three-state drivers. The CY7C128 has an automatic power-down feature, reducing the power consumption by $83 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight $\mathrm{I} / \mathrm{O}$ pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{10}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight I/O pins.
The I/O pins remain in high-impedance state when chip enable $(\overline{\mathrm{CE}})$ or output enable $(\overline{\mathrm{OE}})$ is HIGH or write enable ( $\overline{\mathrm{WE} \text { ) is low. }}$ The 7C128 utilizes a die coat to ensure alpha immunity.

## Logic Block Diagram



## Pin Configurations



C128-2


## Selection Guide

|  |  | 7C128-35 | 7C128-45 | 7C128-55 |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 120 | 120 | 90 |
|  | Military |  | 130 | 100 |
| Maximum Standby Current (mA) | Commercial | 20 | 20 | 20 |
|  | Military |  | 20 | 20 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential <br> (Pin 24 to Pin 12) | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Voltage Applied to Outputs in High Z State . | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 mA |

Static Discharge Voltage ............................ >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 7 | pF |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms

3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

(a)

(b)


Equivalent to: THÉVENIN EQUIVALENT C128-4 OUTPUT $0 \longrightarrow 1.73 \mathrm{~V}$

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | 7C128-35 |  | 7C128-45 |  | 7C128-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LzCE }}$ | $\overline{\text { CE }}$ LOW to Low ${ }^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\overline{C E}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down |  | 20 |  | 25 |  | 25 | ns |

WRITE CYCLE ${ }^{[8]}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {Aw }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {Pwe }}$ | WE Pulse Width | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low Z | 0 |  | 0 |  | 0 |  | ns |

## Notes:

5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {HZOE }}, t_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WELOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. Data I/O pins enter high-impedance state, as shown, when $\overline{O E}$ is held LOW during write.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


C128-8

Read Cycle No. $2^{[9,11]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8,12]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[8,12,13]}$


Typical DC and AC Characteristics


## Typical DC and AC Characteristics (continued)




NORMALIZED Icc ws. CYCLE TIME


Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C128-35PC | P13 | Commercial |
|  | CY7C128-35VC | V12 |  |
|  | CY7C128-35DC | D14 |  |
|  | CY7C128-35LC | L53 |  |
| 45 | CY7C128-45PC | P13 | Commercial |
|  | CY7C128-45VC | V13 |  |
|  | CY7C128-45DC | D14 |  |
|  | CY7C128-45LC | L53 |  |
|  | CY7C128-45DMB | D14 | Military |
|  | CY7C128-45LMB | L53 |  |
|  | CY7C128-45KMB | K73 |  |
| 55 | CY7C128-55PC | P13 | Commercial |
|  | CY7C128-55VC | V13 |  |
|  | CY7C128-55DC | D14 |  |
|  | CY7C128-55LC | L53 |  |
|  | CY7C128-55DMB | D14 | Military |
|  | CY7C128-55LMB | L53 |  |
|  | CY7C128-55KMB | K73 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

## CY7C128A

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}$
- Low active power
- 440 mW (commercial)
- 550 mW (military)
- Low standby power
- 110 mW
- SOJ package
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- $\mathrm{V}_{\mathrm{IH}}$ of 2.2 V


## Functional Description

The CY7C128A is a high-performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ), and active LOW output enable ( $\overline{\mathrm{OE}}$ ) and three-state drivers. The CY7C128A has an automatic power-down feature, reducing the power consumption by $83 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs are both LOW.

## 2048 x 8 Static R/W RAM

Data on the eight I/O pins ( $/ / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{10}$ ).
Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE} \text { ) }}$ LOW while write enable ( $\overline{\mathrm{WE} \text { ) remains }}$ HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight I/O pins. The I/O pins remain in high-impedance state when chip enable $(\overline{\mathrm{CE}})$ or output enable $(\overline{\mathrm{OE}})$ is HIGH or write enable $(\overline{\mathrm{WE}})$ is LOW.
The 7C128A utilizes a die coat to insure alpha immunity.

## Logic Block Diagram



## Pin Configurations

C128A-2


## Selection Guide

|  |  | 7C128A-15 | 7C128A-20 | 7C128A-25 | 7C128A-35 | 7C128A-45 | 7C128A-55 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 20 | 25 | 35 | 45 | 55 |  |
| Maximum Operating <br> Current (mA) | Commercial | 120 | 100 | 100 | 100 | 100 | 80 |
|  | Military |  | 125 | 125 | 100 | 100 | 100 |
| Maximum Standby <br> Current (mA) | Commercial | $40 / 40$ | $40 / 20$ | 20 | 20 | 20 | 20 |
|  | Military |  | $40 / 20$ | 40 | 20 | 20 | 20 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\ldots . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14)
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current into Outputs (Low)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C128A-15 |  | 7C128A-20 |  | $\begin{gathered} \text { 7C128A-25, } \\ 35,45 \end{gathered}$ |  | 7C128A-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}=}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH <br> Voltage |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[3]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | $-10$ | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ Output Disabled |  |  | -10 | +10 | -10 | +10 | -10 | $+10$ | -10 | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  |  |  | -300 |  | -300 |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  |  | 120 |  | 100 |  | 100 |  | 80 | mA |
|  |  |  | Mil | 25 |  |  |  | 125 |  | 125 |  | 100 |  |
|  |  |  |  | 35,45 |  |  |  | 125 |  | 100 |  | 100 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \overline{\mathrm{CE}} \geq \mathrm{V}_{I H,} \\ & \text { Min. Duty Cycle } \\ & =100 \% \end{aligned}$ | Com'l |  |  | 40 |  | 40 |  | 20 |  | 20 | mA |
|  |  |  | Mil | 25 |  |  |  | 40 |  | 40 |  | 20 |  |
|  |  |  |  | 35,45 |  |  |  | 40 |  | 20 |  | 20 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current | $\left\|\begin{array}{l} \text { Max. } V_{C C}, \\ \mathrm{CE}_{1} \geq V_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{array}\right\|$ | Com'l |  |  | 40 |  | 20 |  | 20 |  | 20 | mA |
|  |  |  | Mil |  |  |  |  | 20 |  | 20 |  | 20 |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\mathrm{V}_{\mathrm{IL}}$ min. $=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)


Equivalent to: THÉVENIN EQUIVALENT

## Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 7C128A-15 |  | 7C128A-20 |  | 7C128A-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{DOE}}$ | $\overline{O E}$ LOW to Data Valid |  | 10 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {LzOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[7]}$ |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LzCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\mathrm{Pu}}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 15 |  | 20 |  | 20 | ns |

WRITE CYCLE ${ }^{[9]}$

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 12 |  | 15 |  | 20 |  | ns |
| $t_{\text {Aw }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | ns |
| $t_{\text {HA }}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {sD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW }}$ to High $\mathrm{Z}^{[7]}$ |  | 7 |  | 7 |  | 7 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low Z | 5 |  | 5 |  | 5 |  | ns |

Switching Characteristics Over the Operating Range (continued)

| Parameters | Description | 7C128A-35 |  | 7C128A-45 |  | 7C128A-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $t_{\text {Lzoe }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7]}$ |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LzCE }}$ | $\overline{\text { CE }}$ LOW to Low ${ }^{\text {[8] }}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 20 |  | 25 |  | 25 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 25 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 20 |  | 25 |  | ns |
| ${ }_{\text {ts }}$ | Data Set-Up to Write End | 15 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzwe }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7]}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {Lzwe }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. $t_{\text {HZOE }}, t_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than ${ }^{\text {t LZCE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. Data I/O pins enter high-impedance state, as shown, when $\overline{\mathrm{OE}}$ is held LOW during write.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

## Read Cycle No. $1^{[10,11]}$



C128A-6

Read Cycle No. $2^{[10,12]}$


C128A-7

Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[9,13]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[9,13,14]}$


C128A-9

## Typical DC and AC Characteristics




NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE


Typical DC and AC Characteristics (continued)


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C128A-15PC | P13 | Commercial |
|  | CY7C128A-15VC | V12 |  |
|  | CY7C128A-15DC | D14 |  |
|  | CY7C128A-15LC | L.53 |  |
| 20 | CY7C128A-20PC | P13 | Commercial |
|  | CY7C128A-20VC | V13 |  |
|  | CY7C128A-20DC | D14 |  |
|  | CY7C128A-20LC | L53 |  |
|  | CY7C128A-20DMB | D14 | Military |
|  | CY7C128A-20LMB | L53 |  |
|  | CY7C128A-20KMB | K73 |  |
| 25 | CY7C128A-25PC | P13 | Commercial |
|  | CY7C128A-25VC | V13 |  |
|  | CY7C128A-25DC | D14 |  |
|  | CY7C128A-25LC | L53 |  |
|  | CY7C128A-25DMB | D14 | Military |
|  | CY7C128A-25LMB | L53 |  |
|  | CY7C128A-25KMB | K73 |  |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C128A-35PC | P13 | Commercial |
|  | CY7C128A-35VC | V12 |  |
|  | CY7C128A-35DC | D14 |  |
|  | CY7C128A-35LC | L53 |  |
|  | CY7C128A-35DMB | D14 | Military |
|  | CY7C128A-35LMB | L53 |  |
|  | CY7C128A-35KMB | K73 |  |
| 45 | CY7C128A-45PC | P13 | Commercial |
|  | CY7C128A-45VC | V13 |  |
|  | CY7C128A-45DC | D14 |  |
|  | CY7C128A-45LC | L53 |  |
|  | CY7C128A-45DMB | D14 | Military |
|  | CY7C128A-45LMB | L53 |  |
|  | CY7C128A-45KMB | K73 |  |
| 55 | CY7C128A-55PC | P13 | Commercial |
|  | CY7C128A-55VC | V13 |  |
|  | CY7C128A-55DC | D14 |  |
|  | CY7C128A-55LC | L53 |  |
|  | CY7C128A-55DMB | D14 | Military |
|  | CY7C128A-55LMB | L53 |  |
|  | CY7C128A-55KMB | K73 |  |

## Group A Subgroup Testing

MILITARY SPECIFICATIONS

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |  |  |
| :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ |  |  |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |  |  |
| WRITE CYCLE | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |  |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |  |  |
|  |  |  | $7,8,9,10,11$ |

Document \#: 38-00094-B

## Functional Description

The CY7C130/CY7C131/CY7C140/
CY7C141 are high-speed CMOS 1 K by 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C130/
CY7C131 can be utilized as either a standalone 8-bit dual-port static RAM or as a master dual-port RAM in conjunction with the CY7C140/CY7C141 slave dualport device in systems requiring 16 -bit or greater word widths. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bitslice, or multiprocessor designs.

## 1024 x 8 Dual-Port Static RAM

Each port has independent control pins; chip enable ( $\overline{\mathrm{CE}}$ ), write enable ( $\overline{\mathrm{WE}}$ ), and output enable (OE). Two flags are provided on each port, BUSY and INT. BUSY signals that the port is trying to access the same location currently being accessed by the other port. $\overline{\text { INT }}$ is an interrupt flag indicating that data has been placed in a unique location by the other port. An automatic power-down feature is controlled independently on each port by the chip enable ( $\overline{\mathrm{CE}}$ ) pin.
The CY7C130 and CY7C140 are available in both 48-pin DIP and 48-pin LCC. The CY7C131 and CY7C141 are available in both 52-pin LCC and PLCC.
A die coat is used to insure alpha immunity.

## Logic Block Diagram

Pin Configurations



Notes:

1. CY7C130/CY7C131 (Master): $\overline{\mathrm{BUSY}}$ is open drain output and requires pull-up resistor.

CY7C140/CY7C141 (Slave): BUSY is input.
2. Open drain outputs: pull-up resistor required.

Pin Configurations (continued)



C130-4

Selection Guide

|  |  |  | 7C130-35 7C131-35 7C140-35 7C141-35 | 7C130-45 7C131-45 7C140-45 7C141-45 | 7C130-55 7C131-55 7C140-55 7C141-55 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 2, | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | \# | 120 | 90 | 90 |
|  | Military | \} | 170 | 120 | 120 |
| Maximum Standby Current (mA) | Commercial | 6s | 45 | 35 | 35 |
|  | Military |  | 65 | 45 | 45 |

Shaded area contains preliminary information.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ}{ }^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
|  |  |
| Supply Voltage to Ground Potential (Pin 48 to Pin 24) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State. | -0.5 V to +7.0 V |
| C Input Voltage | to +7.0 V |
| Output Current into Outputs (Low) | 20 mA |

Static Discharge Voltage ............................ . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . > 200 mA
Operating Range

| Range | Ambient <br> Temperature | V $\mathbf{c c}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{(4)}$

| Parameters | Description | Test Conditions |  |  |  | 7C130－357C131－357C140－357C141－35 |  | 7C130－45， 55 <br> 7C131－45， 55 <br> 7C140－45， 55 <br> 7C141－45， 55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Min． | Max． | Min． | Max． |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min．， $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~m}$ |  | 2\％ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  |  |  | 0.4 |  | 0.4 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}^{[5]}$ |  |  | 8， |  | 0.5 |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | \％3， |  | 2.2 |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 08． |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{Cc}}$ |  | 多 | 药令， | －5 | ＋5 | －5 | ＋5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{o}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled |  | ，\％ | 級 | －5 | ＋5 | －5 | ＋5 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[6]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  |  | \％ 30 |  | －350 |  | －350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{\text {CC }}$ Operating Supply Current | $\begin{array}{\|l\|} \hline \mathrm{CE}=\mathrm{V}_{\mathrm{IL}} \\ \text { Outputs Open } \\ \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \\ \hline \end{array}$ | Com＇l |  | 尔0． |  | 120 |  | 90 | mA |
|  |  |  | Mil |  | \＃原 |  | 170 |  | 120 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current <br> Both Ports，TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{L}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ | Com＇l |  | \％ |  | 45 |  | 35 | mA |
|  |  |  | Mil |  | \＃． |  | 65 |  | 45 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current One Port，TTL Inputs | $\begin{array}{\|l} \overline{\mathrm{CE}}_{\mathrm{L}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}} \\ \text { Active Port Outputs Open } \\ \mathrm{f}=\mathrm{f}_{\text {MAX }} \\ \hline \end{array}$ | Com＇l |  | M， |  | 90 |  | 75 | mA |
|  |  |  | Mil |  |  |  | 115 |  | 90 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby Current Both Ports， CMOS Inputs | Both Ports $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \mathrm{f}=0$ | Com＇l |  | サ＂\＃ |  | 15 |  | 15 | mA |
|  |  |  | Mil | \％ | 第等济 |  | 15 |  | 15 | mA |
| $\mathrm{I}_{\text {SB4 }}$ | Standby CurrentOne Port，CMOS Inputs | $\begin{aligned} & \text { One Port } \overline{C E}_{\mathrm{L}} \text { or } \\ & \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}, \\ & \text { Active Ports Outputs Open, } \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ | Com＇l | \＃\＃， |  |  | 85 |  | 70 | mA |
|  |  |  | Mil | \＃\＃\＃， |  |  | 105 |  | 85 | mA |

Shaded area contains preliminary information．
Capacitance ${ }^{[7]}$

| Parameters | Description | Test Conditions | Max． | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes：
3． $\mathrm{T}_{\mathrm{A}}$ is the＂instant on＂case temperature
4．See the last page of this specification for Group A subgroup testing information．
5．$\overline{\text { BUSY }}$ and $\overline{\text { INT }}$ pins only．
6．Duration of the short circuit should not exceed 30 seconds．
7．Tested initially and after any design or process changes that may affect these parameters．
8．Test conditions assume signal transition times of 5 ns or less，timing reference levels of 1.5 V ，input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} I_{\mathrm{OH}}$ ，and $30-\mathrm{pF}$ load capacitance．

9． $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part（b）of AC Test Loads．Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage．
10．At any given temperature and voltage condition， $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device．
11．The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW．Both signals must be low to initiate a write and either signal can terminate a write by going high．The data input set－up and hold timing should be referencd to the rising edge of the signal that terminates the write．

CYPRESS

## AC Test Loads and Waveforms


（a）

（b）

C130－5


BUSY Output Load （CY7C130／CY7C131 ONLY）

Equivalent to：
THEVENIN EQUIVALENT



Switching Characteristics Over the Operating Range ${ }^{[4,8]}$

| Parameters | Description |  | 25 25 25 25 25. | 7C130－357C131－357C140－357C141－35 |  | $\begin{aligned} & \text { 7C130-45 } \\ & \text { 7C131-45 } \\ & \text { 7C140-45 } \\ & \text { 7C141-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C130-55 } \\ & \text { 7C131-55 } \\ & \text { 7C140-55 } \\ & \text { 7C141-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Wim． | May\％ | Min． | Max． | Min． | Max． | Min． | Max． |  |

READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 2凶 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AA }}$ | Address to Data Valid | 为 | 乡夕 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 〇 | 为 | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\overline{C E}}$ LOW to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {Doe }}$ | OE LOW to Data Valid |  | 12 |  | 20 |  | 25 |  | 25 | ns |
| t LZOE | $\overline{O E}$ LOW to Low Z | ， |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[9]}$ |  | ， |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[10]}$ | §\％ |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[9,10]}$ |  | \＄ |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE LOW to Power－Up }}$ | 〇． |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power－Down |  | \％ |  | 35 |  | 35 |  | 35 | ns |

WRITE CYCLE ${ }^{[11]}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 2s |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | \＃1 |  | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set－Up to Write End | \＃\％ | \＃\＃ | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 先， |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set－Up to Write Start | 〇， |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 2\％ |  | 25 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set－Up to Write End | S |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | \％ |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}$ | $\overline{\text { WE }}$ HIGH to High Z |  |  |  |  |  |  |  |  |  |
| ＃\＃ |  | 20 |  | 20 |  | 25 | ns |  |  |  |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | O． |  | 0 |  | 0 |  | 0 |  | ns |

Shaded area contains preliminary information．

Switching Characteristics Over the Operating Range ${ }^{[4,8]}$ (Continued)

| Parameters | Description |  |  | $\begin{aligned} & \text { 7C130-35 } \\ & \text { 7C131-35 } \\ & \text { 7C140-35 } \\ & \text { 7C141-35 } \end{aligned}$ |  | 7C130-457C131-457C140-457C141-45 |  | 7C130-557C131-557C140-557C141-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M!\#\#, |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY/INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | BUSY LOW from Address Match |  | \% |  |  | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\text {BHA }}$ | BUSY HIGH from Address Mismatch ${ }^{[12]}$ |  | \% |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {BLC }}$ | $\overline{\text { BuSY }}$ LOW from $\overline{\text { CE }}$ LOW |  | \%1 |  | 35 |  | 45 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{BHC}}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\text { CE }}$ HIGH ${ }^{[12]}$ |  | 28, |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {PS }}$ | Port Set Up for Priority | § |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{WB}}{ }^{[13]}$ | $\overline{\text { WE LOW after } \overline{\text { BUSY }} \text { LOW }}$ | \% | 相 | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | $\overline{\text { WE }}$ HIGH after $\overline{\text { BUSY }}$ HIGH | \#\# | - | 30 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\text {BDD }}$ | $\overline{\text { BUSY }}$ HIGH to Valid Data |  | \% |  | 35 |  | 45 |  | 45 | ns |
| $t_{\text {dDD }}$ | Write Data Valid to Read Data Valid |  |  |  | $\begin{array}{\|c} \text { Note } \\ 14 \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { Note } \\ 14 \end{array}$ |  | $\begin{gathered} \text { Note } \\ 14 \end{gathered}$ | ns |
| $t_{\text {wDD }}$ | Write Pulse to Data Delay | §弗 |  |  | Note 14 |  | Note 14 |  | Note 14 | ns |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wins }}$ | $\overline{\text { WE }}$ to INTERRUPT Set Time |  | 23 |  | 25 |  | 35 |  | 45 | ns |
| teins | $\overline{\mathrm{CE}}$ to INTERRUPT Set Time |  | \% |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INS }}$ | Address to İTERRUPT Set Time |  | «\% |  | 25 |  | 35 |  | 45 | ns |
| toink | $\overline{\mathrm{OE}}$ to $\overline{\text { INTERRUPT }}$ Reset Time ${ }^{[12]}$ |  | 2\% |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {Einr }}$ | $\overline{\overline{C E}}$ to INTERRUPT Reset Time ${ }^{[12]}$ |  | 2\% |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INR }}$ | Address to INTERRUPT Reset Time ${ }^{[12]}$ |  | 2 |  | 25 |  | 35 |  | 45 | ns |

Shaded area contains preliminary information.

## Notes:

12. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
13. CY7C140/CY7C141 only.
14. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:
A. BUSY on Port B goes HIGH.
B. Port B's address is toggled.
C. $\overline{\mathrm{CE}}$ for Port B is toggled.
D. WE for Port B is toggled.
15. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
16. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
17. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
18. Data I/O pins enter high-impedance state as shown, when $\overline{\mathrm{OE}}$ is held LOW during write.

## Switching Waveforms

Read Cycle No. $1^{[15,16]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[15,17]}$


Timing Waveform of Read with $\overline{\text { BUSY }}^{15]}$


Write Cycle No. ${ }^{[11,18]}$
Either Port


SEMICONDUCTOR

## CY7C130/CY7C131 CY7C140/CY7C141

Switching Waveforms (continued)
Write Cycle No. $2{ }^{[11,18]}$
Either Port


Busy Timing Diagram No. 1 ( $\overline{\mathrm{CE}}$ Arbitration)
$\overline{\mathbf{C E}}_{\mathrm{L}}$ Valid First:


C130-12
$\overline{\mathbf{C E}}_{\mathrm{R}}$ Valid First:


C130-13

Switching Waveforms (continued)
Busy Timing Diagram No. 2 (Address Arbitration)
Left Address Valid First:


Right Address Valid First:


Busy Timing Diagram No. 3
Write with $\overline{\text { BUSY }}$ (Slave: CY7C140/CY7C141)


## Switching Waveforms (continued)

## Interrupt Timing Diagrams



Right Side Clears $\overline{\mathrm{INT}}_{\mathbf{R}}$ :


Right Side Sets $\overline{\mathrm{INT}}_{\mathrm{L}}$ :


SEMICONDUCTOR

Typical DC and AC Characteristics




NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE


TYPICAL PON EROONCURRENT vs. SUPPLY VOLTAGE


TYPICAL ACCESS TIME CRANGE vs. OUTPUT LOADING


OUTPUT SINN CURRENT
vs. OUTPUT VOLTAGE


## Ordering Information

| Speed <br> （ns） | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| $\hat{\mu}$ |  | \％\％ |  |
|  |  | リ\％ |  |
|  |  |  |  |
| 35 | CY7C130－35PC | P25 | Commercial |
|  | CY7C130－35DC | D26 |  |
|  | CY7C130－35LC | L68 |  |
|  | CY7C130－35DMB | D26 | Military |
|  | CY7C130－35LMB | L68 |  |
| 45 | CY7C130－45PC | P25 | Commercial |
|  | CY7C130－45DC | D26 |  |
|  | CY7C130－45LC | L68 |  |
|  | CY7C130－45DMB | D26 | Military |
|  | CY7C130－45LMB | L68 |  |
| 55 | CY7C130－55PC | P25 | Commercial |
|  | CY7C130－55DC | D26 |  |
|  | CY7C130－55LC | L68 |  |
|  | CY7C130－55DMB | D26 | Military |
|  | CY7C130－55LMB | L68 |  |


| Speed （ns） | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 䊅 |  | İ\＆ | \＄minmmsill |
|  |  | \％ |  |
|  |  | Y88 |  |
| 35 | CY7C140－35PC | P25 | Commercial |
|  | CY7C140－35DC | D26 |  |
|  | CY7C140－35LC | L68 |  |
|  | CY7C140－35DMB | D26 | Military |
|  | CY7C140－35LMB | L68 |  |
| 45 | CY7C140－45PC | P25 | Commercial |
|  | CY7C140－45DC | D26 |  |
|  | CY7C140－45LC | L68 |  |
|  | CY7C140－45DMB | D26 | Military |
|  | CY7C140－45LMB | L68 |  |
| 55 | CY7C140－55PC | P25 | Commercial |
|  | CY7C140－55DC | D26 |  |
|  | CY7C140－55LC | L68 |  |
|  | CY7C140－55DMB | D26 | Military |
|  | CY7C140－55LMB | L68 |  |


| Speed （ns） | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
|  | ＊）Whank | 189\％ |  |
|  | ＊，ymby | \＄89\％ |  |
| 35 | CY7C131－35LC | L69 | Commercial |
|  | CY7C131－35JC | J69 |  |
|  | CY7C131－35LMB | L69 | Military |
| 45 | CY7C131－45LC | L69 | Commercial |
|  | CY7C131－45JC | J69 |  |
|  | CY7C131－45LMB | L69 | Military |
| 55 | CY7C131－55LC | L69 | Commercial |
|  | CY7C131－55JC | J69 |  |
|  | CY7C131－55LMB | L69 | Military |


| Speed （ns） | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| \#\#, |  | \％\％\％ | 《等memal |
|  |  | $16 \%$ |  |
| 35 | CY7C141－35LC | L69 | Commercial |
|  | CY7C141－35JC | J69 |  |
|  | CY7C141－35LMB | L69 | Military |
| 45 | CY7C141－45LC | L69 | Commercial |
|  | CY7C141－45JC | J69 |  |
|  | CY7C141－45LMB | L69 | Military |
| 55 | CY7C141－55LC | L69 | Commercial |
|  | CY7C141－55JC | L69 |  |
|  | CY7C141－55LMB | L69 | Military |

[^4]
## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{Os}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 3}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 4}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {OHA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {doe }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $t_{\text {wc }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {Aw }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {sD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |


| Parameters | Subgroups |
| :---: | :---: |
| BUSY/INTERRUPT TIMING |  |
| $\mathrm{t}_{\mathrm{BLA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{BLC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{BHC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PS }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {wins }}$ | 7, 8, 9, 10, 11 |
| teins | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {INS }}$ | 7, 8, 9, 10, 11 |
| toink | 7, 8, 9, 10, 11 |
| teinr | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {INR }}$ | 7, 8, 9, 10, 11 |
| BUSY TIMING |  |
| $\mathbf{t w s ~}^{[19]}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{WH}}$ | 7, 8, 9, 10, 11 |
| $t_{\text {pDD }}$ | 7, 8, 9, 10, 11 |
| tmbd | 7, 8, 9, 10, 11 |
| $t_{\text {wDd }}$ | 7, 8, 9, 10, 11 |

## Note:

19. CY7C140 only.

## SEMICONDUCTOR

## 2048 x 8 Dual-Port Static RAM

## Features

- 0.8 micron CMOS for optimum speed/power
- Automatic power-down
- TTL-compatible
- Capable of withstanding greater than 2001V electrostatic discharge
- Fully asynchronous operation
- MASTER CY7C132/CY7C136 easily expands data bus width to 16 or more bits using SLAVE
CY7C142/CY7C146
- BUSY output flag on CY7C132/ CY7C136; BUSY input on CY7C142/CY7C142
- INT flag for port-to-port communication (LCC/PLCC versions)


## Functional Description

The CY7C132/CY7C136/CY7C142/
CY7C146 are high-speed CMOS 2K by 8 dual-port static RAMS. Two ports are provided permitting independent access to any location in memory. The CY7C132/
CY7C136 can be utilized as either a standalone 8-bit dual-port static RAM or as a MASTER dual-port RAM in conjunction with the CY7C142/CY7C146 SLAVEdualport device in systems requiring 16 -bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, bitslice, or multiprocessor designs.
Each port has independent control pins; Chip Enable ( $\overline{\mathrm{CE}})$, Write Enable ( $\overline{\mathrm{WE}}$ ), and

Output Enable ( $\overline{\mathrm{OE}}$ ). $\overline{\mathrm{BUSY}}$ flags are provided on each port. In addition, an interrupt flag (INT) is provided on each port of the 52-pin LCC or PLCC versions. BUSY signals that the port is trying to access the same location currently be accessed by the other port. On the LCC/PLCC versions, $\overline{\mathrm{INT}}$ is an interrupt flag indicating that data has been placed in a unique location by the other port.
An automatic power-down feature is controlled independently on each port by the Chip Enable ( $\overline{\mathrm{CE}}$ ) pin.
The CY7C132/CY7C142 are available in both 48 -pin DIP and 48 -pin LCC. The CY7C136/CY7C146 are available in both 52-pin LCC and 52-pin PLCC.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



C132-1

Pin Configuration

| $\underset{\text { Top View }}{\text { DIP }}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| $\bar{C} \bar{L}_{1}$ | 1 | 48 | $\mathrm{V}_{\mathrm{cc}}$ |
| R $/ \bar{W}_{1}$ | 2 | 47 | $\overline{C E} E_{R}$ |
| $\mathrm{BUSY}_{L}$ | 3 | 46 | $\mathrm{R} \bar{W}_{\mathrm{H}}$ |
| $\mathrm{A}_{10}$ | 4 | 45 | $\overline{B U S Y}^{\text {B }}$ |
| $\overline{O E}_{L}$ | 5 | 44 | $\overline{N T}_{\text {R }}$ |
| Aa | 6 | 43 | $\mathrm{OE}_{\mathrm{R}}$ |
| $\mathrm{A}_{51}$ | 7 | 42 | $A_{\text {Of }}$ |
| $\mathrm{A}_{\mathrm{x}}$ | 8 | 41 | $A_{1 R}$ |
| $A_{3 x}$ | 9 | 40 | $\mathrm{A}_{2 R}$ |
| $A_{4 L}$ | 10 | 39 | $A_{38}$ |
| $A_{s k}$ | 11 | 38 | $A_{4 R}$ |
| $A_{\text {cl }}$ | 12 | 37 | $A_{5 R}$ |
| $A^{\prime}$ | 13 | 36 | $A_{\text {cr }}$ |
| $\mathrm{A}_{\mathrm{a}}$ | 14 | 35 | $A_{7}$ |
| Aa | 15 | 34 | $A^{\text {c }}$ A |
| $1 / O_{a}$ | 18 | 33 | $\mathrm{A}_{\text {S }}$ |
| $1 / 0_{11}$ | 17 | 32 | $1 / \mathrm{O}_{\text {\% }}$ |
| $1 / O_{2}$ | 18 | 31 | $1 / O_{\text {Sh }}$ |
| $1 / O_{3}$ | 19 | 30 | $1 / \mathrm{O}_{5 A}$ |
| $1 / 0_{4}$ | 20 | 29 | $1 / \mathrm{O}_{4 \mathrm{~A}}$ |
| $1 / O_{\text {St }}$ | 21 | 28 | $1 / O_{3}$ |
| $1 / O_{2}$ | 22 | 27 | $1 / O_{28}$ |
| $1 / O_{7}$ | 23 | 28 | $1 / O_{1 R}$ |
| GND | 424 | 25 | $1 / \mathrm{O}_{\text {OR }}$ |

C132-2

Notes:

1. CY7C132/CY7C136 (Master): $\overline{\text { BUSY }}$ is open drain output and requires pull-up resistor. CY77C142/CY7C146 (Slave): BUSY is input.
2. Open drain outputs; pull-up resitor required.

## Pin Configurations (continued)




## Selection Guide

|  |  | 7. 3 3. 25 <br> 7C130 25 <br> T142 25 <br> He140.25 | $\begin{aligned} & \text { 7C132-35 } \\ & \text { 7C136-35 } \\ & \text { 7C142-35 } \\ & \text { 7C146-35 } \end{aligned}$ | $\begin{aligned} & \hline \text { 7C132-45 } \\ & \text { 7C136-45 } \\ & \text { 7C142-45 } \\ & \text { 7C146-45 } \end{aligned}$ | $\begin{aligned} & \text { 7C132-55 } \\ & \text { 7C136-55 } \\ & \text { 7C142-55 } \\ & \text { 7C146-55 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | $\stackrel{29}{ }$ | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commerical | M0 | 120 | 90 | 90 |
|  | Military |  | 170 | 120 | 120 |
| Maximum Standby Current (mA) | Commerical | ¢ | 45 | 35 | 35 |
|  | Military |  | 65 | 45 | 45 |

Shaded area contains preliminary information.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots . . . . . . . . . . . .{ }^{\circ} 5^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potentia (Pin 48 to Pin 24) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| put Vo | 3.5 V to +7.0 |
| Output Current into Outputs (Low) | 20 |

Static Discharge Voltage ............................ . >2001V (per MIL-STD-883, Method 3015)
Latch-Up Current . .................................. . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | Test Conditions |  |  |  | 7C132－357C136－357C142－357C146－35 |  | $\begin{aligned} & \hline \text { 7C132-45, } 55 \\ & \text { 7C136-45, } 55 \\ & \text { 7C142-45, } 55 \\ & \text { 7C146-45, } 55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Mıй | Mava | Min． | Max． | Min． | Max． |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min．， $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~m}$ |  | 24 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | ， 4 |  | 0.4 |  | 0.4 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}^{[5]}$ |  |  | \％令 |  | 0.5 |  | 0.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2\％ |  | 2.2 |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | \％8． |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | ，${ }^{\text {\％}}$ | 乡，\％／ | －5 | ＋5 | －5 | ＋5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{o}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled |  | Kis | Kin | －5 | ＋5 | －5 | ＋5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[6]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Max} ., \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  |  |  |  | －350 |  | －350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{\text {cc }}$ Operating Supply Current | $\begin{aligned} & \hline \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \\ & \text { Outputs Open, } \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \\ & \hline \end{aligned}$ | Com＇l |  |  |  | 120 |  | 90 | mA |
|  |  |  | Mil |  |  |  | 170 |  | 120 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current <br> Both Ports，TTL Inputs | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{L}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ | Com＇l |  | 等， |  | 45 |  | 35 | mA |
|  |  |  | Mil |  |  |  | 65 |  | 45 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current One Port，TTL Inputs | $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ ， Active Port Outputs Open， $\mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | Com＇l |  | NW |  | 90 |  | 75 | mA |
|  |  |  | Mil |  |  |  | 115 |  | 90 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby Current Both Ports， CMOS Inputs | Both Ports $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{C E}_{R} \geq V_{C c}-0.2 \mathrm{~V}$ ， <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or <br> $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \mathrm{f}=0$ | Com＇l |  |  |  | 15 |  | 15 | mA |
|  |  |  | Mil |  | そ"\# |  | 15 |  | 15 | mA |
| $\mathrm{I}_{\text {SB4 }}$ | Standby Current One Port，CMOS Inputs | $\begin{array}{\|l\|} \hline \text { One Port } \overline{\mathrm{CE}}_{\mathrm{L}} \text { or } \\ \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \\ \text { Active Ports Outputs Open } \\ \mathrm{f}=\mathrm{f}_{\text {MAX }} \\ \hline \end{array}$ | Com＇l | §䅋 |  |  | 85 |  | 70 | mA |
|  |  |  | Mil |  |  |  | 105 |  | 85 | mA |

Shaded area contains preliminary information．
Capacitance ${ }^{[7]}$

| Parameters | Description | Test Conditions | Max． | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes：

3． $\mathrm{T}_{\mathrm{A}}$ is the＂instant on＂case temperature
4．See the last page of this specification for Group A subgroup testing information．
5．$\overline{B U S Y}$ and $\overline{\text { INT }}$ pins only．
6．Duration of the short circuit should not exceed 30 seconds．
7．Tested initially and after any design or process changes that may affect these parameters．
8．Test conditions assume signal transition times of 5 ns or less，timing reference levels of 1.5 V ，input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ ，and $30-\mathrm{pF}$ load capacitance．

9．$t_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part（b）of AC Test Loads．Transition is measured $\pm 500 \mathrm{mV}$ form steady state voltage．
10．At any given temperature and voltage condition， $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device．
11．The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW．Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH．The data input set－ up and hold timing should be referencd to the rising edge of the signal that terminates the write．

## AC Test Loads and Waveforms


(a)

ALL INPUT PULSES


(b)


BUSY Output Load (CY7C130/CY7C131 ONLY)

Switching Characteristics Over the Operating Range ${ }^{[4,8]}$

| Parameters | Description | $7 \% 1$ TV1 TH1 | 28. | 7C132-357C136-357C142-357C146-35 |  | 7C132-457C136-457C142-457C146-45 |  | 7C132-557C136-557C142-557C146-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Whim: | Maj\% | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 2j |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 習 |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 介 | , | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 30, |  | 35 |  | 45 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | \$ |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low Z }}$ | \% |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[9]}$ |  | \$ |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[10]}$ | \$ |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {HzCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[9,10]}$ |  | N. |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {Pu }}$ | $\overline{\text { CE LOW to Power-Up }}$ | \# |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 2. |  | 35 |  | 35 |  | 35 | ns |

## WRITE CYCLE ${ }^{[11]}$

| $t_{\text {wc }}$ | Write Cycle Time | 2 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {Sce }}$ | $\overline{\text { CE }}$ LOW to Write End | $2 \%$ |  | 30 |  | 35 |  | 40 |  | ns |
| $t_{\text {AW }}$ | Address Set-Up to Write End | $2 \%$ |  | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | \% |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | \% |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 20. |  | 25 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | \# |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | \% |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW }}$ to High Z |  | ! |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | @. | /. | 0 |  | 0 |  | 0 |  | ns |

Shaded area contains preliminary information.

Switching Characteristics Over the Operating Range ${ }^{[4,8]}$ (continued)

| Parameters | Description |  |  | 7C132-357C136-357C142-357C146-35 |  | 7C132-457C136-457C142-457C146-45 |  | 7C132-557C136-557C142-557C146-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mins. | W112 | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY/INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | BUSY LOW from Address Match |  | \% |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {BHA }}$ | BUSY HIGH from Address Mismatch ${ }^{[12]}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{BLC}}$ | BUSY LOW from $\overline{\text { CE }}$ LOW |  | 20, |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {BHC }}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\mathrm{CE}} \mathrm{HIGH}^{[12]}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {PS }}$ | Port Set Up for Priority | \$ |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{twB}^{[13]}$ | WE LOW after BUSY LOW | \% |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | $\overline{\text { WE }}$ HIGH after $\overline{\text { BUSY }}$ HIGH | 20, |  | 30 |  | 35 |  | 35 |  | ns |
| $t_{\text {BDD }}$ | $\overline{\text { BUSY }}$ HIGH to Valid Data |  | 2\% |  | 35 |  | 45 |  | 45 | ns |
| $t_{\text {DDD }}$ | Write Data Valid to Read Data Valid | \#¢\% | NU\%\% |  | Note 14 |  | Note 14 |  | Note 14 | ns |
| $t_{\text {wDD }}$ | Write Pulse to Data Delay | \} | Noits |  | Note 14 |  | $\begin{gathered} \text { Note } \\ 14 \end{gathered}$ |  | Note 14 | ns |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wins }}$ | $\overline{\text { WE }}$ to INTERRUPT Set Time |  | W |  | 25 |  | 35 |  | 45 | ns |
| teins | $\overline{\text { CE }}$ to INTERRUPT Set Time |  | \% |  | 25 |  | 35 |  | 45 | ns |
| tins | Address to İNTERRUPT Set Time |  | \% |  | 25 |  | 35 |  | 45 | ns |
| toink | $\overline{\mathrm{OE}}$ to $\overline{\text { INTERRUPT }}$ Reset Time ${ }^{[12]}$ |  | \# |  | 25 |  | 35 |  | 45 | ns |
| $t_{\text {Einr }}$ | $\overline{\mathrm{CE}}$ to INTERRUPT Reset Time ${ }^{[12]}$ |  | 2\% |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INR }}$ | Address to INTERRUPT Reset Time ${ }^{[12]}$ | \% | 23. |  | 25 |  | 35 |  | 45 | ns |

Shaded area contains preliminary information.

## Notes:

12. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
13. CY7C142/CY7C146 only.
14. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the follwoing:
A. $\overline{B U S Y}$ on Port B goes HIGH.
B. Port B's address toggled.
C. $\overline{\mathrm{CE}}$ for Port B is toggled.
D. WE for Port B is toggled.
15. $\bar{W} E$ is HIGH for read cycle.
16. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
17. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
18. Data I/O pins enter high-impedance state, as shown when $\overline{\mathrm{OE}}$ is held LOW during write.
19. LCC version only.

## Switching Waveforms

Read Cycle No. ${ }^{[15,16]}$

ADDRESS

DATA OUT


Switching Waveforms (Continued)


C132-8


Write Cyle No. $1^{[11,18]}$
Either Port


## Switching Waveforms (Continued)

Write Cycle No. $2^{[11,18]}$
Either Port


Busy Timing Diagram No. 1 ( $\overline{\mathrm{CE}}$ Arbitration)

$\overline{\mathrm{CE}}_{\mathrm{R}}$ Valid First:


C132-13

CY7C132/CY7C136

Switching Waveforms (Continued)
Busy Timing Diagram No. 2 (Address Arbitration)


Right Address Valid First:


Busy Timing Diagram No. 3
Write with $\overline{\text { BUSY }}$ (Slave: CY7C142/CY7C146)


Switching Waveforms (continued)

## Interrupt Timing Diagrams ${ }^{[19]}$

Left Side Sets $\overline{\mathrm{INT}}_{\mathrm{R}}$ :


Right Side Clears $\overline{\mathbf{I N T}}_{\mathbf{R}}$ :


Right Side Sets $\overline{I N T}_{\mathbf{L}}$ :


Typical DC and AC Characteristics



NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE

TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE




OUTPUT SOURCE CURRENT

TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING



## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
|  |  | P2\% | \% ommunical |
|  |  | V\%\% |  |
|  |  |  |  |
| 35 | CY7C132-35PC | P25 | Commerical |
|  | CY7C132-35DC | D26 |  |
|  | CY7C132-35LC | L68 |  |
|  | CY7C132-35DMB | D26 | Military |
|  | CY7C132-35LMB | L68 |  |
| 45 | CY7C132-45PC | P25 | Commerical |
|  | CY7C132-45DC | D26 |  |
|  | CY7C132-45LC | L68 |  |
|  | CY7C132-45DMB | D26 | Military |
|  | CY7C132-45LMB | L68 |  |
| 55 | CY7C132-55PC | P25 | Commerical |
|  | CY7C132-55DC | D26 |  |
|  | CY7C132-55LC | L68 |  |
|  | CY7C132-55DMB | D26 | Military |
|  | CY7C132-55LMB | L68 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 䈫 |  |  | Wommencil |
| 35 | CY7C142-35PC | P25 | Commerical |
|  | CY7C142-35DC | D26 |  |
|  | CY7C142-35LC | L68 |  |
|  | CY7C142-35DMB | D26 | Military |
|  | CY7C142-35LMB | L68 |  |
| 45 | CY7C142-45PC | P25 | Commerical |
|  | CY7C142-45DC | D26 |  |
|  | CY7C142-45LC | L68 |  |
|  | CY7C142-45DMB | D26 | Military |
|  | CY7C142-45LMB | L68 |  |
| 55 | CY7C142-55PC | P25 | Commerical |
|  | CY7C142-55DC | D26 |  |
|  | CY7C142-55LC | L68 |  |
|  | CY7C142-55DMB | D26 | Military |
|  | CY7C142-55LMB | L68 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 395 |  | 1\%9\% | *) Hm menk |
|  |  | \$69\% |  |
| 35 | CY7C136-35LC | L69 | Commerical |
|  | CY7C136-35JC | J69 |  |
|  | CY7C136-35LMB | L69 | Military |
| 45 | CY7C136-45LC | L69 | Commerical |
|  | CY7C136-45JC | J69 |  |
|  | CY7C136-45LMB | L69 | Military |
| 55 | CY7C136-55LC | L69 | Commerical |
|  | CY7C136-55JC | J69 |  |
|  | CY7C136-55LMB | L69 | Military |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{N}} \mathrm{~N}$ | 43\%340. 2 s \% | 18\% | © Whinumisal |
|  |  | 169 |  |
| 35 | CY7C146-35LC | L69 | Commerical |
|  | CY7C146-35JC | J69 |  |
|  | CY7C146-35LMB | L69 | Military |
| 45 | CY7C146-45LC | L69 | Commerical |
|  | CY7C146-45JC | J69 |  |
|  | CY7C146-45LMB | L69 | Military |
| 55 | CY7C146-55LC | L69 | Commerical |
|  | CY7C146-55JC | L69 |  |
|  | CY7C146-55LMB | L69 | Military |

Shaded area contains preliminary information.

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 3}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 4}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{sCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ |  |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |


| Parameters | Subgroups |
| :---: | :---: |
| BUSY/INTERRUPT TIMING |  |
| $\mathrm{t}_{\text {BLA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BLC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHC }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PS }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {wins }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {EINS }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {INS }}$ | 7, 8, 9, 10, 11 |
| toinr | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {EINR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {INR }}$ | 7, 8, 9, 10, 11 |
| BUSY TIMING |  |
| $t_{\text {WB }}{ }^{[20]}$ | 7, 8, 9, 10, 11 |
| $t_{\text {WH }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BDD }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {DDD }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {wDD }}$ | 7, 8, 9, 10, 11 |

Note:
20. CY7C142 only.

## SEMICONDUCTOR

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}$
- Low active power
-440 mW (commercial)
-605 mW (military)
- Low standby power
$-55 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C147 is a high-performance CMOS static RAMs organized as 4096 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C147 has an automatic power-down feature, reducing the power consumption by $80 \%$ when deselected.

Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pin (DI) is written into the memory loca-

## 4096 x 1 Static RAM

tion specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW while (WE) remains HIGH. Under these condintions, the contents of the location specified on the address pins will appear on the data output (DO) pin.

The output pin remains in a high-impedance state when chip enable is HIGH, or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



## Pin Configurations



C147-2


## Selection Guide

|  |  | 7C147-25 | 7C147-35 | 7C147-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access <br> Time (ns) | Commercial | 25 | 35 | 45 |
|  | Military |  | 35 | 45 |
|  | Commercial | 90 | 80 | 80 |
|  | Military |  | 110 | 110 |
| Maximum Standby <br> Current (mA) | Commercial | 15 | 10 | 10 |
|  | Military |  | 10 | 10 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
|  |  |
| Power Applied | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 18 to Pin 9) | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Voltage Applied to Outputs in High Z State | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| Input Vo | 3.0 V to +7.0 V |
| Output Current into Outputs (LO | 20 mA |

Static Discharge Voltage ............................. . . $>2001 \mathrm{C}$
(per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 6 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during VCC power-up, otherwise $I_{S B}$ will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.
6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $t_{\mathrm{HZ}}$ is less than $\mathbf{t}_{\mathrm{LZ}}$ for all devices.
8. ${ }^{t_{H Z C E}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and WE LOW. Both signals must be LOW to intiate a write and either signal can teminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range $e^{[6]}$

| Parameters | Description | 7C147-25 |  | 7C147-35 |  | 7C147-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE LOW to Data Valid }}$ |  | 25 |  | 35 |  | 45 | ns |
| $t_{\text {LZCE }}$ | $\overline{\text { CE LOW }}$ to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 20 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\overline{C E}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down |  | 20 |  | 20 |  | 20 | ns |

WRITE CYCLE ${ }^{[9]}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ CE | CE LOW to Write End | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | WE Pulse Width | 15 |  | 20 |  | 25 |  | ns |
| tsd | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low $\mathrm{Z}^{[7]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HzWE}}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 15 |  | 20 |  | 25 | ns |

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


Read Cycle No. $2^{[10,12]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled ${ }^{[9]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,13]}$


C168-9
Typical DC and AC Characteristics



Bit Map


TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING


NORMALIZED ICC vs. CYCLE TIME


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | $\mathrm{X}_{0}$ | 1 |
| $\mathrm{~A}_{1}$ | $\mathrm{X}_{1}$ | 2 |
| $\mathrm{~A}_{2}$ | $\mathrm{X}_{2}$ | 3 |
| $\mathrm{~A}_{3}$ | $\mathrm{X}_{3}$ | 4 |
| $\mathrm{~A}_{4}$ | $\mathrm{Y}_{0}$ | 5 |
| $\mathrm{~A}_{5}$ | $\mathrm{Y}_{1}$ | 6 |
| $\mathrm{~A}_{6}$ | $\mathrm{X}_{4}$ | 17 |
| $\mathrm{~A}_{7}$ | $\mathrm{X}_{5}$ | 16 |
| $\mathrm{~A}_{8}$ | $\mathrm{Y}_{2}$ | 15 |
| $\mathrm{~A}_{9}$ | $\mathrm{Y}_{3}$ | 14 |
| $\mathrm{~A}_{10}$ | $\mathrm{Y}_{4}$ | 13 |
| $\mathrm{~A}_{11}$ | $\mathrm{Y}_{5}$ | 12 |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C147-25PC | P3 | Commercial |
|  | CY7C147-25DC | D4 |  |
|  | CY7C147-25LC | L50 |  |
| 35 | CY7C147-35PC | P3 | Commercial |
|  | CY7C147-35DC | D4 |  |
|  | CY7C147-35LC | L50 |  |
|  | CY7C147-35DMB | D4 | Military |
|  | CY7C147-35KMB | K70 |  |
|  | CY7C147-35LMB | L50 |  |
| 45 | CY7C147-45PC | P3 | Commercial |
|  | CY7C147-45DC | D4 |  |
|  | CY7C147-45LC | L50 |  |
|  | CY7C147-45DMB | D4 | Military |
|  | CY7C147-45KMB | K70 |  |
|  | CY7C147-45LMB | L50 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |

WRITE CYCLE

| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{sCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00030-B

CY7C148
CY7C149

## Features

- Automatic power-down when deselected (7C148)
- CMOS for optimum speed/power
- 25-ns access time
- Low active power
- 440 mW (commercial)
- 605 mW (military)
- Low standby power (7C148)
-82.5 mW (25-ns version)
-55 mW (all others)
- 5-volt power supply $\pm \mathbf{1 0 \%}$ tolerance, both commercial and military
- TTL-compatible inputs and outputs


## Functional Description

The CY7C148 and CY7C149 are high-performance CMOS static RAMs organized as 1024 by 4 bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The CY7C148 remains in a low-power mode as long as the device remains unselected; i.e., (CS) is HIGH, thus reducing the average power requirements of the device. The chip select (CS) of the CY7C149 does not affect the power dissipation of the device.
Writing to the device is accomplished when the chip select (CS) and write enable (WE) inputs are both LOW. Data on the I/O pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the

## $1024 \times 4$ Static RAM

memory locations specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$ ).
Reading the device is accomplished by taking chip select (CS) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the location specified on the address pins will appear on the four data I/O pins.
The I/O pins remain in a high-impedance state when chip select (CS) is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



## Pin Configurations



C148-2


## Selection Guide

|  |  | 7C148-25 | 7C148-35 | 7C148-45 | 7C149-25 | 7C149-35 | 7C149-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 | 25 | 35 | 45 |  |
| Maximum Operating <br> Current (mA) | Commercial | 90 | 80 | 80 | 90 | 80 | 80 |
|  | Military |  | 110 | 110 |  | 110 | 110 |
| Maximum Standby <br> Current (mA) | Commercial | 15 | 10 | 10 |  |  |  |
|  | Military |  | 10 | 10 |  |  |  |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential <br> (Pin 18 to Pin 9) <br>  |  |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 mA |


Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C148/9-25 |  | 7C148/9-35,45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output High Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4$ |  |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Low Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8$. |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  |  | 2.0 | 6.0 | 2.0 | 6.0 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{L}}$ | Input Load Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ |  |  | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{Cc}} \mathrm{O}$ | Disab |  | -50 | 50 | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Vcc Operating | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}}$, |  | Com'l |  | 90 |  | 80 | mA |
|  | Supply Current | Output Open |  | Mil |  |  |  | 110 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic $\overline{\mathrm{CS}}$ | Max. $\mathrm{V}_{\mathrm{Cc}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$ | 7C148 | Com'l |  | 15 |  | 10 | mA |
|  | Power-Down Current |  | only | Mil |  |  |  | 10 |  |
| $\mathrm{I}_{\mathrm{PO}}$ | Peak Power-On' | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$ | 7C148 | Com'l |  | 15 |  | 10 | mA |
|  | Current ${ }^{[3]}$ |  | only | Mil |  |  |  | 10 |  |
| $\mathrm{I}_{\text {OS }}$ | Output Short | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | Com'l |  | $\pm 275$ |  | $\pm 275$ | mA |
|  | Circuit C |  |  | Mil |  |  |  | $\pm 350$ |  |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up. Otherwise current will exceed values given (CY7C148 only).
4. For test purposes, not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.
6. Chip deselected greater than 25 ns prior to selection.
7. Chip deselected less than 25 ns prior to selection.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$
for all devices. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in part (b) of AC Test Loads.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to intiate a write and either signal can terminate a write by going high. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. WE is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
13. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## AC Test Loads and Waveforms


(a)

THÉVENIN EQUIVALENT
OUTPUT O——1.73V
Equivalent to:


C148-5

(b)

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description |  | $\begin{aligned} & \text { 7C148-25 } \\ & \text { 7C149-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C148-35 } \\ & \text { 7C149-35 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C148-45 } \\ & \text { 7C149-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Address Valid to Address Do Not Care Time (Read Cycle Time) |  | 25 |  | 35 |  | 45 |  | ns |
| $t_{\text {AA }}$ | Address Valid to Data Out Valid Delay (Address Access Time) |  |  | 25 |  | 35 |  | 45 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{ACS} 1} \\ & \mathrm{t}_{\mathrm{ACS} 2} \end{aligned}$ | Chip Select LOW to Data Out Valid (7C148only) |  |  | $25^{[6]}$ |  | 35 |  | 45 | ns |
|  |  |  |  | $30^{[7]}$ |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select LOW to Data Out Valid (7C149 only) |  |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{Lz}}{ }^{[8]}$ | Chip Select LOW to Data Out On | 7 C 148 | 8 |  | 10 |  | 10 |  | ns |
|  |  | 7 C 149 | 5 |  | 5 |  | 5 |  |  |
| $\mathrm{tHz}^{[8]}$ | Chip Select HIGH to Data Out Off |  | 0 | 15 | 0 | 20 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Address Unknown to Data Out Unknown Time |  | 0 |  | 0 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Select HIGH to Power-Down Delay | 7 C 148 |  | 20 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\text {Pu }}$ | Chip Select LOW to Power-Up Delay | 7C148 | 0 |  | 0 |  | 0 |  | ns |

WRITE CYCLE

| ${ }^{\text {twc }}$ | Address Valid to Address Do Not Care (Write Cycle Time) | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{twp}^{\text {[9] }}$ | Write Enable LOW to Write Enable HIGH | 20 |  | 30 |  | 35 |  | ns |
| $t_{\text {WR }}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{twz}^{[8]}$ | Write Enable to Output in High Z | 0 | 8 | 0 | 8 | 0 | 8 | ns |
| $t_{\text {dw }}$ | Data in Valid to Write Enable HIGH | 12 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {As }}$ | Address Valid to Write Enable LOW | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathbf{c} \mathrm{w}^{[9]}}$ | Chip Select LOW to Write Enable HIGH | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{0} \mathrm{w}^{[8]}$ | Write Enable HIGH to Output in Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 20 |  | 30 |  | 35 |  |  |

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. $2^{[10,12]}$


## Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled)



Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[13]}$


Typical DC and AC Characteristics



Bit Map


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | $\mathrm{Y}_{0}$ | 5 |
| $\mathrm{~A}_{1}$ | $\mathrm{Y}_{1}$ | 6 |
| $\mathrm{~A}_{2}$ | $\mathrm{Y}_{2}$ | 7 |
| $\mathrm{~A}_{3}$ | $\mathrm{Y}_{3}$ | 4 |
| $\mathrm{~A}_{4}$ | $\mathrm{X}_{0}$ | 3 |
| $\mathrm{~A}_{5}$ | $\mathrm{X}_{3}$ | 2 |
| $\mathrm{~A}_{6}$ | $\mathrm{X}_{2}$ | 1 |
| $\mathrm{~A}_{7}$ | $\mathrm{X}_{5}$ | 17 |
| $\mathrm{~A}_{8}$ | $\mathrm{X}_{4}$ | 16 |
| $\mathrm{~A}_{9}$ | $\mathrm{X}_{1}$ | 15 |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating |
| :---: | :---: | :---: | :---: |
| 25 | CY7C148-25PC | P3 | Commercial |
|  | CY7C148-25DC | D4 |  |
|  | CY7C148-25LC | L50 |  |
| 35 | CY7C148-35PC | P3 | Commercial |
|  | CY7C148-35DC | D4 |  |
|  | CY7C148-35LC | L50 |  |
|  | CY7C148-35DMB | D4 | Military |
|  | CY7C148-35KMB | K70 |  |
|  | CY7C148-35LMB | L50 |  |
| 45 | CY7C148-45PC | P3 | Commercial |
|  | CY7C148-45DC | D4 |  |
|  | CY7C148-45LC | L50 |  |
|  | CY7C148-45DMB | D4 | Military |
|  | CY7C148-45KMB | K70 |  |
|  | CY7C148-45LMB | L50 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C149-25PC | P3 | Commercial |
|  | CY7C149-25DC | D4 |  |
|  | CY7C149-25LC | L50 |  |
| 35 | CY7C149-35PC | P3 | Commercial |
|  | CY7C149-35DC | D4 |  |
|  | CY7C149-35LC | L50 |  |
|  | CY7C149-35DMB | D4 | Military |
|  | CY7C149-35KMB | K70 |  |
|  | CY7C149-35LMB | L50 |  |
| 45 | CY7C149-45PC | P3 | Commercial |
|  | CY7C149-45DC | D4 |  |
|  | CY7C149-45LC | L50 |  |
|  | CY7C149-45DMB | D4 | Military |
|  | CY7C149-45KMB | K70 |  |
|  | CY7C149-45LMB | L50 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[14]}$ | $1,2,3$ |

Document \#: 38-00031-B

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[14]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[14]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}{ }^{[15]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE $^{\|c\|}$ |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WP}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |

Notes:
14. 7C148 only.
15. 7C149 only.

QuickPro ${ }^{(\mathbb{\infty}}$ is a trademark of Cypress Semiconductor Corporation.

## $1024 \times 4$ Static R/W RAM

## Features

- Memory reset function
- $\mathbf{1 0 2 4 \times 4} \mathbf{~ s t a t i c ~ R A M ~ f o r ~ c o n t r o l ~ s t o r e ~}$ in high-speed computers
- CMOS for optimum speed/power
- High speed
- 12 ns (commercial)
-15 ns (military)
- Low power
- 495 mW (commercial)
-550 mW (military)
- Separate inputs and outputs
- 5-volt power supply $\pm 10 \%$ tolerance in both commercial and military
- Capable of withstanding greater than 2001V static discharge
- TTL-compatible inputs and outputs


## Functional Description

The CY7C150 is a high-performance CMOS static RAM designed for use in cache memory, high-speed graphics, and data-acquisition applications. The CY7C150 has a memory reset feature that allows the entire memory to be reset in two memory cycles.
Separate I/O paths eliminates the need to multiplex data in and data out, providing for simpler board layout and faster system performance. Outputs are tri-stated during write, reset, deselect, or when output enable ( $\overline{\mathrm{OE}}$ ) is held HIGH, allowing for easy memory expansion.
Reset is initiated by selecting the device $(\overline{\mathrm{CS}}=\mathrm{LOW})$ and taking the reset $(\overline{\mathrm{RS}})$ input LOW. Within two memory cycles all bits are internally cleared to zero. Since chip select must be LOW for the device to be reset, a global reset signal can be em-
ployed, with only selected devices being cleared at any given time.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable (WE) inputs are both LOW. Data on the four data inputs $\left(\mathrm{D}_{0}-\mathrm{D}_{3}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable $(\overline{\mathrm{OE}})$ LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins ( $\mathrm{O}_{0}$ through $\mathrm{O}_{3}$ ).
The output pins remain in high-impedance state when chip enable ( $\overline{\mathrm{CE}})$ or output enable $(\overline{\mathrm{OE}})$ is HIGH, or write enable (WE) or reset ( $\overline{\mathrm{RS}}$ ) is LOW.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



## Pin Configurations



## Selection Guide

|  |  | $\mathbf{7 C 1 5 0 - 1 0}$ | 7C150-12 | 7C150-15 | 7C150-25 | 7C150-35 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | Commercial | 10 | 12 | 15 | 25 | 35 |
|  | Military |  | 12 | 15 | 25 | 35 |
| Maximum Operating Current (mA) | Commercial | 90 | 90 | 90 | 90 | 90 |
|  | Military |  | 100 | 100 | 100 | 100 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Static Discharge Voltage ............................. . >2001V (per MIL_STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ............................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-Up Cur |  | > 200 mA |
| Supply Voltage to Ground Potential <br>  | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathrm{V}_{\mathbf{C c}}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . . 3.0 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Output Current into Outputs (Low) . . . . . . . . . . . . . . . . 20 mA | Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 7C150 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{O}}$ | mA | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{O}}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Current (High Z) | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq$ Output Disable |  | -50 | $+50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{os}}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}$ |  |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 90 | mA |
|  |  |  | Military |  | 100 | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## AC Test Loads and Waveforms


(a)

(b)


C150-5

Equivalent to: THÉVENIN EQUIVALENT


## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at a time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.
5. Test conditions assume signal transition times of 5 ns or less, timing referenece levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | 7C150-10 |  | 7C150-12 |  | 7C150-15 |  | 7C150-25 |  | 7C150-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 25 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 8 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| tizcs | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 8 |  | 11 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 6 |  | 8 |  | 10 |  | 15 |  | 20 | ns |
| $t_{\text {Lzoe }}$ | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH }}$ to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 8 |  | 9 |  | 20 |  | 25 | ns |

## WRITE CYCLE ${ }^{[8]}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 25 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {scs }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 6 |  | 8 |  | 11 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 10 |  | 13 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 6 |  | 8 |  | 11 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 8 |  | 11 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {Lzwe }}$ | $\overline{\text { WE }}$ HIGH to Low ${ }^{[6]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HzWE}}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 8 |  | 12 |  | 20 |  | 25 | ns |

RESET CYCLE

| $t_{\text {RRC }}$ | Reset Cycle Time | 20 |  | 24 |  | 30 |  | 50 |  | 70 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {SAR }}$ | Address Valid to Beginning of <br> Reset | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SWER }}$ | Write Enable HIGH to Beginning <br> of Reset | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {sCSR }}$ | Chip Select LOW to Beginning of <br> Reset | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PRS }}$ | Reset Pulse Width | 10 |  | 12 |  | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {HCSR }}$ | Chip Select Hold After End of <br> Reset | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HWER }}$ | Write Enable Hold After End of <br> Reset | 8 |  | 12 |  | 15 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {HAR }}$ | Address Hold After End of Reset | 10 |  | 12 |  | 15 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {LZRS }}$ | Reset HIGH to Output in LowZ ${ }^{[6]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZRS }}$ | Reset LOW to Output in <br> High Z |  |  |  |  |  |  |  |  |  |  |  |

## Notes:

6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
7. $t_{\mathrm{HZCS}}, \mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZR}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be reference to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


Read Cycle No. $2^{[9,11]}$


C150-7

Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[8]}$


## Notes:

9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[8,12]}$



Notes:
12. If $\overline{\mathrm{CS}}$ goes HIGH with $\overline{\mathrm{WE}}$ HIGH, the output remains in a highimpedance state.
13. Reset cycle is defined by the overlap of $\overline{\mathrm{RS}}$ and $\overline{\mathrm{CS}}$ for the minimum reset pulse width.

SEMICONDUCTOR

## Typical DC and AC Characteristics



NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE



CIZED SUPPLY CURRENT

NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ )

OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


NORMALIZED ICC vs. CYCLE TIME


## Bit Map



Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| $\mathbf{A}_{0}$ | $\mathbf{X}_{0}$ | 21 |
| $\mathbf{A}_{1}$ | $\mathbf{X}_{1}$ | 22 |
| $\mathbf{A}_{2}$ | $\mathbf{X}_{2}$ | 23 |
| $\mathbf{A}_{3}$ | $\mathbf{X}_{3}$ | 1 |
| $\mathbf{A}_{4}$ | $\mathbf{X}_{4}$ | 2 |
| $\mathbf{A}_{5}$ | $\mathbf{X}_{5}$ | 3 |
| $\mathbf{A}_{6}$ | $\mathbf{Y}_{0}$ | 4 |
| $\mathbf{A}_{7}$ | $\mathbf{Y}_{1}$ | 5 |
| $\mathbf{A}_{8}$ | $\mathbf{Y}_{2}$ | 6 |
| $\mathbf{A}_{9}$ | $\mathbf{Y}_{3}$ | 7 |

Truth Table

| Inputs |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{R S}}$ | Outputs | Mode |
| H | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Not Selected |
| L | H | $\mathbf{X}$ | L | High Z | Reset |
| L | L | $\mathbf{X}$ | H | High Z | Write |
| L | H | L | H | $\mathbf{O}_{0}-\mathrm{O}_{3}$ | Read |
| L | $\mathbf{X}$ | H | H | High Z | Output Disable |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7C150-10PC | P13A | Commercial |
|  | CY7C150-10DC | D14 |  |
|  | CY7C150-10LC | L54 |  |
|  | CY7C150-10SC | S13 |  |
| 12 | CY7C150-12PC | P13A | Commercial |
|  | CY7C150-12DC | D14 |  |
|  | CY7C150-12LC | 154 |  |
|  | CY7C150-12SC | S13 |  |
|  | CY7C150-12DMB | D14 | Military |
|  | CY7C150-12LMB | L54 |  |
| 15 | CY7C150-15PC | P13A | Commercial |
|  | CY7C150-15DC | D14 |  |
|  | CY7C150-15LC | L54 |  |
|  | CY7C150-15SC | S13 |  |
|  | CY7C150-15DMB | D14 | Military |
|  | CY7C150-15LMB | L54 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C150-25PC | P13A | Commercial |
|  | CY7C150-25DC | D14 |  |
|  | CY7C150-25LC | 154 |  |
|  | CY7C150-25SC | S13 |  |
|  | CY7C150-25DMB | D14 | Military |
|  | CY7C150-25LMB | L54 |  |
| 35 | CY7C150-35PC | P13A | Commercial |
|  | CY7C150-35DC | D14 |  |
|  | CY7C150-35LC | L54 |  |
|  | CY7C150-35SC | S13 |  |
|  | CY7C150-35DMB | D14 | Military |
|  | CY7C150-35LMB | L54 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |

WRITE CYCLE

| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{SCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

RESET CYCLE

| $\mathrm{t}_{\mathrm{RRC}}$ | $7,8,9,10,11$ |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{SAR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SWER}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{sCSR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PRS }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HCSR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HWER}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HAR}}$ | $7,8,9,10,11$ |

Document \#: 38-00028-B

## 16,384 x 16 Static R/W RAM

## Features

- Optimized for use with CY7C600 SPARC product family
- Address and $\overline{\mathbf{W E}}$ registers
- CMOS for optimum speed/power
- High speed
$-20 \mathrm{~ns}$
- Data In and Data Out latches
- Self-timed write
- Common I/O
- Capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible inputs and outputs


## Functional Description

The CY7C157 is a high-performance CMOS static RAM organized as $16,384 \times$ 16 bits. It is intended specifically for use as a high-speed cache memory device with the CY7C600 SPARC ${ }^{\text {™ }}$ family of devices. The CY7C157 employs common I/O architecture and a self-timed byte write mechanism.
Reading the device is accomplished by taking WE HIGH and $\overline{O E}$ LOW. On the rising edge of CLOCK, addresses $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ are loaded into the input registers. A memory access occurs, and data is held after
a read cycle beyond the next rising edge of CLOCK in order to meet the hold time requirements of the microprocessor.
To write the device correctly, $\overline{\mathrm{OE}}$ must be taken HIGH. If the falling edge of CLOCK samples either or both of $\mathrm{WE}_{0}$ or $\overline{W E}_{1}$ LOW, a self-timed byte write mechanism is triggered. Data is written from the data-in latch into the memory array at the corresponding address.
Note that the $\overline{\mathrm{OE}}$ signal must be HIGH for a proper write because the $\overline{\mathrm{WE}}_{0}$ and $\overline{\mathrm{WE}}_{1}$ signals do not tri-state the outputs.
A die coat is used to insure alpha immunity.

Logic Block Diagram


## Pin Timing Cross Reference

| Pin Name | Timing <br> Reference | Description |
| :--- | :---: | :--- |
| Clock | C | Clock Inputs |
| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | A | Address Inputs |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ (Input) | D | Data Inputs |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ (Output) | Q | Data Outputs |
| $\overline{\mathrm{WE}}_{0}, \overline{W E}_{1}, \overline{\mathrm{WE}}_{\mathrm{X}}$ | W | Write Enable |
| $\overline{\mathrm{OE}}$ | G | Output Enable |

## Pin Diagram



## Selection Guide

|  |  | $7 \mathbf{C 1 5 7 - 2 0}$ | $7 \mathbf{C 1 5 7 - 2 4}$ | 7C157-33 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Clock to Output (ns) | Commercial | 20 | 24 | 33 |
|  | Military |  | 24 | 33 |
| Maximum Output Enable to Output Time (ns) | Commercial | 8 | 10 | 15 |
|  | Military |  | 10 | 15 |
| Maximum Current (mA) | Commercial | 250 | 250 | 250 |
|  | Military |  | 300 | 300 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots . \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Latch-Up Current
$>200 \mathrm{~mA}$
Ambient Temperature with
Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots \ldots \ldots-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . . . .0 .5 \mathrm{~V}$ to +7.0 V

Output Current into Outputs (Low) .................. 50 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Static Discharge Voltage ............................ >2001V (per MIL-STD-883, Method 3015)

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 7C157-20 |  | 7C157-24 |  | 7C157-33 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., | $=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., | $=8.0 \mathrm{~mA}$ |  | 0.5 |  | 0.5 |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.1 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.1 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.1 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{lL}}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | GND $<\mathrm{V}_{\text {I }}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \text { GND }<\mathrm{V}_{\mathrm{O}}< \\ & \text { Output Disable } \end{aligned}$ |  | -50 | +50 | -50 | $+50$ | -50 | $+50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}^{\prime}$ | OUT $=$ GND |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | V CC Operating Supply Current | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} .,$ | Commercial |  | 250 |  | 250 |  | 250 | mA |
|  |  | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Military |  |  |  | 300 |  | 300 |  |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| C COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## AC Test Loads and Waveforms


(a)

(b)
 C157-4

Equivalent to:
THÉVENIN EQUIVALENT
OUTPUT $0 \quad 167 \Omega$ 1.73V

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at a time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | 7C157-20 ${ }^{[6]}$ |  | 7C157-24 ${ }^{[6]}$ |  | 7-157-33 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE ${ }^{[7,8]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CHCH }}$ | Clock Cycle Time | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH Time | 11 |  | 13 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW Time | 11 |  | 13 |  | 18 |  | ns |
| $\mathrm{t}_{\text {chov }}$ | Clock HIGH to Output Valid |  | 20 |  | 24 |  | 33 | ns |
| $\mathrm{t}_{\text {chox }}$ | Output Data Hold | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WHCH }}$ | $\overline{W E}_{\mathbf{X}}$ HIGH to Next Clock HIGH | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {GLQV }}$ | $\overline{\mathrm{OE}}$ LOW to Output Valid | 0 | 8 | 0 | 10 | 0 | 15 | ns |
| $\mathbf{t}_{\text {GHOZ }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to Output Tristate | 0 | 8 | 0 | 10 | 0 | 15 | ns |
| $\mathrm{t}_{\mathrm{GHCH}}$ | OE HIGH to Next Clock HIGH | 7 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{AVCH}}$ | Address Set-Up | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {CHAX }}$ | Address Hold | 6 |  | 6 |  | 6 |  | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathbf{C H C H}}$ | Clock Cycle Time ${ }^{[10]}$ | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH Time | 11 |  | 13 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW Time | 11 |  | 13 |  | 18 |  | ns |
| $\mathrm{t}_{\text {GHQZ }}$ | $\overline{\text { OE HIGH to Output Tristate }}$ | 0 | 8 | 0 | 10 | 0 | 15 | ns |
| $\mathrm{t}_{\text {GHCH }}$ | $\overline{\text { OE HIGH to Next Clock HIGH }}$ | 7 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\text {DVCL }}$ | Data in Set-Up to Clock | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {cldx }}$ | Data in Hold from Clock | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {wLCL }}$ | $\overline{\text { WE }}_{\mathrm{X}}$ LOW to Clock LOW ${ }^{[11,12]}$ | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {clwh }}$ | Clock LOW to $\overline{\mathrm{WE}}_{\mathrm{X}} \mathrm{HIGH}^{[11,12]}$ | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {AVCH }}$ | Address Set-Up | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {chax }}$ | Address Hold | 6 |  | 6 |  | 6 |  | ns |

5. Test conditions assume signal transition times of 5 ns or less, timing referenece levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $50-\mathrm{pF}$ load capacitance.
6. Surface mount package only.
7. WE is HIGH for read cycle.
8. $\overline{\mathrm{OE}}$ is selected (LOW).
9. $\overline{\mathrm{OE}}$ must be HIGH for data-in to propagate to latch.
10. $\mathrm{t}_{\mathrm{GHQZ}}$ is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
11. Self-Timed Write is triggered on falling edge of registered $\overline{W E}_{0}$ or $\mathrm{WE}_{1}$ signals.
12. $X=0$ or 1 for low byte and high byte, respectively.

## Switching Waveforms



Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 20 | CY7C157-20LC | L69 | Commercial |
|  | CY7C157-20JC | J69 |  |
| 24 | CY7C157-24LC | L69 | Commercial |
|  | CY7C157-24JC | J69 |  |
|  | CY7C157-24LMB | L69 | Military |
| 33 | CY7C157-33LC | L69 | Commercial |
|  | CY7C157-33JC | J69 |  |
|  | CY7C157-33LMB | L69 | Military |

## Truth Table

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}_{\mathbf{0}}$ ( $\dagger$ CLOCK | $\overline{\mathrm{WE}}_{1}$ ( $\dagger$ CLOCK) |  |
| X | X | X | High Z |
| H | H | H | High Z |
| L | H | H | $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ |
| H | L | H | $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |
| H | H | L | $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ |
| H | L | L | $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{Os}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{CHCH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CHQV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{GHQZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CHQX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{GHQV}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{CHCH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DVCL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AVCH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CHAX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CLDX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{tVWL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WLDX}}$ | $7,8,9,10,11$ |

Document \#: 38-00028-B

## SEMICONDUCTOR

## Features

- High speed
$-12 \mathrm{~ns} \mathrm{t}_{\mathrm{AA}}$
- Output Enable ( $\overline{\mathrm{OE}}$ ) feature
- Five Chip Enables ( $\overline{\mathbf{C E}}_{1,2,3}$ and $\mathbf{C E}_{4,5}$ ) to expand memory
- BiCMOS for optimum speed/power
- Low active power
$-600 \mathrm{~mW}$
- Low standby power
$-200 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.


## Functional Description

The CY7B160 is a high-performance BiCMOS static RAM organized as 16,348 x 4 bits. A memory expansion feature is provided to save access time by eliminating the need for an external decoder when stacking CY7B160s. Five chip enable inputs ( $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}, \mathrm{CE}_{4}$, and $\mathrm{CE}_{5}$ ) make it easy to increase memory depth with up to four CY7B160s. The primary chip enable ( $\left(\overline{\mathrm{CE}}_{1}\right)$ can be used to enable or power down all four devices together while chip enables $\overline{\mathrm{CE}}_{2}, \overline{\mathrm{CE}}_{3}, \mathrm{CE}_{4}$, and $\mathrm{CE}_{5}$ can be used as extra address pins to enable or power down each device individually.
Memory expansion is facilitated by threestate drivers and an active LOW output enable ( $\overline{\mathrm{OE}}$ ). The device has a power-down

## Expandable 16,384 x 4

 Static RAMfeature, reducing the power consumption by $67 \%$ when deselected by any CE input.
Writing to the device is accomplished when $\mathrm{CE}_{1,2,3}$ and WE inputs are LOW while $\mathrm{CE}_{4,5}$ inputs are HIGH. Data on the four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ). Reading the device is accomplished by taking chip enables $\overline{C E}_{1,2,3}$ LOW and $\overline{\mathrm{OE}}$ LOW while write enable ( $\overline{\mathrm{WE}}$ ) and chip enables $\mathrm{CE}_{4}$, s remain HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.
The I/O pins stay in high-impedance state when $\overline{\mathrm{CE}}_{1,2,3}$ or $\overline{\mathrm{OE}}$ is HIGH, or when WE or $\mathrm{CE}_{4,5}$ are LOW.


## Selection Guide

|  |  | 7B160-12 | 7B160-15 |
| :--- | :--- | :---: | :---: |
| Maximum Access Time (ns) | 12 | 15 |  |
| Maximum Operating <br> Current (mA) | Commercial | 120 | 115 |
|  | Military |  | 135 |

## Maximum Rating

(Above which the useful life may be impaired. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots . \ldots . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

Output Current into Outputs (Low)
20 mA


## Operating Range

| Range | Ambient <br> Temperature | VCC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. ${ }^{[5]}$ | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| Cnout | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\quad \mathrm{V}_{\mathrm{IL}} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except Cerdip (D22), which has maximums of $\mathrm{C}_{\mathrm{IN}}$ $=8 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=9 \mathrm{pF}$.

## AC Test Loads and Waveforms


 B160-5

[^5]Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 7B160-12 |  | 7B160-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 | ns |
| toha | Output Hold from Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1,2,3}$ LOW and $\mathrm{CE}_{4,5}$ HIGH to Data Valid |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 7 |  | 10 | ns |
| tizoe | $\overline{\mathrm{OE}}$ LOW to Low Z | 2 |  | 3 |  | ns |
| $t_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7]}$ |  | 7 |  | 8 | ns |
| t ${ }_{\text {LZCE }}$ | $\overline{\mathrm{CE}}_{1,2,3}$ LOW, CE ${ }_{4,5}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\mathrm{CE}}_{1,2,3,4,5} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7,8]}$ |  | 7 |  | 8 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}_{1,2,3}$ LOW and $\mathrm{CE}_{4,5}$ HIGH to Write End | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | ns |
| $t_{\text {Pwe }}$ | $\overline{\text { WE Pulse Width }}$ | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6.5 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| $t_{\text {Lzwe }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[7,8]}$ | 0 | 7 | 0 | 7 | ns |

Notes:
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$.
7. At any given temperature and voltage condition, $t_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
8. $t_{\text {HZCE }}, \mathrm{t}_{\mathrm{HZWE}}, \mathrm{t}_{\mathrm{HzOE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1,2,3} \mathrm{LOW}, \mathrm{CE}_{4,5} \mathrm{HIGH}$, and $\overline{\mathrm{WE}}$ LOW. All signals must be in this
state to initiate a write and any signal can terminate a write by changing state. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. Data I/O will be high-impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


## Switching Waveforms (continued)



Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) $)^{[9,13]}$


Write Cycle No. $2\left(\overline{\mathrm{CE}}_{1}, \overline{\mathbf{C E}}_{2}, \overline{\mathrm{CE}}_{3}, \mathrm{CE}_{4}\right.$, or $\mathrm{CE}_{5}$ Controlled) ${ }^{[9,13]}$


Truth Table

| $\overline{\mathbf{C E}}_{1}$ | $\overline{\mathbf{C E}}_{2}$ | $\overline{\mathbf{C E}}_{3}$ | CE4 | $\mathrm{CE}_{5}$ | $\overline{\text { WE }}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | H | H | H | L | Data Out | Read |
| L | L | L | H | H | L | X | Data In | Write |
| L | L | L | H | H | H | H | High Z | Deselect |
| H | X | X | X | X | X | X | High Z | Deselect Power-Down |
| X | H | X | X | X | X | X | High Z | Deselect Power-Down |
| X | X | H | $\mathbf{X}$ | X | X | X | High Z | Deselect Power-Down |
| X | X | X | L | $\mathbf{X}$ | X | X | High Z | Deselect Power-Down |
| X | X | X | X | L | X | X | High Z | Deselect Power-Down |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 12 | CY7B160-12VC | V21 | Commercial |
|  | CY7B160-12LC | L54 |  |
|  | CY7B160-15VC | V21 | Commercial |
|  | CY7B160-15DMB | D22 | Military |
|  | CY7B160-15LMB | L54 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| toha | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DOE }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $\mathrm{t}_{\text {SCE }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {Aw }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {HA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {sa }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {sD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |

Document \#: 38-A-00021

## 16,384 x 4 Static RAM Separate I/O

## Features

- High speed
$-10 \mathrm{~ns}_{\mathrm{AA}}$
- Low active power
$-600 \mathrm{~mW}$
- Low standby power
$-200 \mathrm{~mW}$
- Transparent write (7B161)
- BiCMOS for optimum speed/power
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.


## Functional Description

The CY7B161 and CY7B162 are high-performance BiCMOS static RAMs organized as 16,384 by 4 bits with separate I/O. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Easy memory expansion is provided by active LOW chip enables ( $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ ) and three-state drivers. They have a $\overline{\mathrm{CE}}$ power-down feature, reducing the power consumption by $67 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are all LOW. Data on
the four input pins $\left(\mathrm{I}_{0}\right.$ through $\mathrm{I}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking the chip enables $\left(\mathrm{CE}_{1}, \overline{\mathrm{CE}}_{2}\right)$ and $\overline{\mathrm{OE}}$ LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four data output pins $\left(\mathrm{O}_{0}\right.$ through $\left.\mathrm{O}_{3}\right)$.
The output pins remain in high-impedance state when write enable ( $\overline{\mathrm{WE}}$ ) is LOW (7B162 only), or one of the chip enables $\left(\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}\right)$ is HIGH, or $\overline{\mathrm{OE}}$ is HIGH.

## Logic Block Diagram



Pin Configurations


## Selection Guide

|  |  | $\mathbf{7 B 1 6 1 - 1 0}$ <br> $\mathbf{7 B 1 6 2 - 1 0}$ | $\mathbf{7 B 1 6 1 - 1 2}$ <br> $\mathbf{7 B 1 6 2 - 1 2}$ | $\mathbf{7 B 1 6 1 - 1 5}$ <br> $\mathbf{7 B 1 6 2 - 1 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 10 | 12 | 15 |  |
| Maximum Operating <br> Current (mA) | Commercial | 130 | 120 |  |
|  | Military |  |  | 135 |

## Maximum Rating

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

| Storage Temperature . ............. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Ambient Temperature with | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ...................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-Up Cu |  | > 200 mA |
| Supply Voltage to Ground Potential $\ldots \ldots .$. | Operating Range |  |  |
| DC Voltage Applied to Outputs <br> in High Z State . . . . . . . . . ..................... -0.5 V to +7.0 V <br> DC Input Voltage ${ }^{[1]}$. ......................... -3.0 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V C c}$ |
| Output Current into Outputs (Low) . . . . . . . . . . . . . . . 20 mA | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. ${ }^{[5]}$ | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width $<20 \mathrm{~ns}$.
2. $\mathbf{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except Cerdip (D22), which has maximums of $\mathrm{C}_{1 \mathrm{~N}}=8 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{OUT}}=9 \mathrm{pF}$.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[3,6,7]}$

| Parameters | Description | $\begin{aligned} & \text { 7B161-10 } \\ & \text { 7B162-10 } \end{aligned}$ |  | $\begin{aligned} & 78161-12 \\ & 78162-12 \end{aligned}$ |  | $\begin{aligned} & \text { 7B161-15 } \\ & \text { 7B162-15 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {Oha }}$ | Output Hold from Address Change | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 7 |  | 7 |  | 10 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\text { OE LOW to Low Z }}$ | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[8]}$ |  | 7 |  | 7 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[9]}$ | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathbf{Z}^{[8,9]}$ |  | 7 |  | 7 |  | 8 | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| ${ }_{\text {ISCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 6.5 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low ${ }^{[9]}$ (7B162) | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High ${ }^{[8,9]}$ (7B162) |  | 7 |  | 7 |  | 7 | ns |
| $t_{\text {AWE }}$ | $\overline{\text { WE }}$ LOW to Data Valid (7B161) |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid (7B161) |  | 10 |  | 12 |  | 15 | ns |

Notes:
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$.
7. Both $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ are represented by $\overline{\mathrm{CE}}$ in the Switching Characteristics and Waveforms section.
8. $t_{\text {HZCE }}, t_{\text {HZOE }}$, and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage.
9. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
10. The internal write time of the memory is defined by the overlap of $\overline{C E}_{1}$ LOW, CE $_{2}$ LOW, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. $\bar{W} E$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}=\mathrm{V}_{\mathrm{IL}}$.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ transtion LOW.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state (7B162 only).

## Switching Waveforms ${ }^{[7]}$

Read Cycle No. $1^{[11,12]}$


## Switching Waveforms ${ }^{[6]}$

Read Cycle No. ${ }^{[11,13]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[10]}$


Write Cycle No. $2\left(\overline{\mathrm{CE}}\right.$ Controlled) ${ }^{[10,14]}$


## 7B161 Truth Table

| $\overline{\mathbf{C E}}_{1}$ | $\overline{\mathbf{C E}}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Outputs | Inputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :---: | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z | $\mathbf{X}$ | Deselect/Power-Down |
| $\mathbf{X}$ | H | $\mathbf{X}$ | $\mathbf{X}$ | High Z | $\mathbf{X}$ | Deselect/Power-Down |
| L | L | H | L | Data Out | $\mathbf{X}$ | Read |
| L | L | L | L | Data In | Data In | Write |
| L | L | L | H | High Z | Data In | Write |
| L | L | H | H | High Z | $\mathbf{X}$ | Deselect |

7B162 Truth Table

| $\overline{\mathbf{C E}}_{1}$ | $\overline{\mathbf{C E}}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Outputs | Inputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :---: | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z | $\mathbf{X}$ | Deselect/Power-Down |
| $\mathbf{X}$ | $\mathbf{H}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z | $\mathbf{X}$ | Deselect/Power-Down |
| L | L | H | L | Data Out | $\mathbf{X}$ | Read |
| L | L | L | $\mathbf{X}$ | High Z | Data In | Write |
| L | L | H | H | High Z | $\mathbf{X}$ | Deselect |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 10 | CY7B161-10VC | V21 | Commercial |
| 12 | CY7B161-12PC | P21 | Commercial |
|  | CY7B161-12VC | V21 |  |
|  | CY7B161-12DC | D22 |  |
| 15 | CY7B161-15DMB | D22 | Military |
|  | CY7B161-15LMB | L54 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 10 | CY7B162-10VC | V21 | Commercial |
| 12 | CY7B162-12PC | P21 | Commercial |
|  | CY7B162-12VC | V21 |  |
|  | CY7B162-12DC | D22 |  |
| 15 | CY7B162-15DMB | D22 | Military |
|  | CY7B162-15LMB | L54 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Document \#: 38-A-00014-A

Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\text {sCE }}$ |  |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SD }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}{ }^{[15]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}{ }^{[15]}$ | $7,8,9,10,11$ |

## Note:

15. 7B161 only.

## Features

- Automatic power-down when deselected
- Transparent write (7C161)
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}_{\mathrm{tA}}$
- Low active power
$-633 \mathrm{~mW}$
- Low standby power
$-220 \mathrm{~mW}$
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.


## Functional Description

The CY7C161 and CY7C162 are high-performance CMOS static RAMs organized as 16,384 by 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enables ( $\mathrm{CE}_{1}, \overline{\mathrm{CE}}_{2}$ ) and threestate drivers. They have an automatic pow-er-down feature, reducing the power consumption by $65 \%$ when deselected.
Writing to the device is accomplished when the chip enable $\left(\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input pins ( $\mathrm{I}_{0}$ through $\mathrm{I}_{3}$ ) is written

## 16,384 x 4 Static R/W RAM Separate I/O



## Selection Guide

|  | 7C161-20 <br> $\mathbf{7 C 1 6 2 - 2 0}$ | 7C161-25 <br> 7C162-25 | 7C161-35 <br> 7C162-35 | 7C161-45 <br> 7C162-45 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 80 | 70 | 70 | 50 |
| Maximum Standby Current (mA) | $40 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ |

Maximum Rating
(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature .... | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Static Discharge Voltage (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Ambient Temperature with Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-Up Current. . . . . . . . . . . . . . . . . . . . . . . > 200 mA |  |  |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) | -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State . | -0.5 V to +7.0 V | Range | Ambient Temperature | $V_{\text {cc }}$ |
| DC Input Voltage | -3.0 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Output Current into Outputs (Low) ................... 20 mA

Static Discharge Voltage .......................... . >2001V
(per MIL-STD-883, Method 3015)

Operating Range

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{aligned} & \hline \text { 7C161-15 } \\ & \text { 7C162-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C161-20 } \\ & \text { 7C162-20 } \end{aligned}$ |  | $\begin{array}{\|l\|l\|l} \text { 7C161-25,35 } \\ \text { 7C162-25,35 } \end{array}$ |  | $\begin{aligned} & \hline \text { 7C161-45 } \\ & \text { 7C162-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ | -10 | +10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathbf{O z}}$ | Output Leakage Current | $\mathrm{GND}^{\leq} \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ <br> Output Disabled | -10 | $+10$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[2]}$ | $\begin{aligned} & \mathbf{V}_{\mathrm{cc}}=\mathrm{Max} . \\ & \mathbf{V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  | -350 |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 115 |  | 80 |  | 70 |  | 50 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ PowerDown Current | $\begin{array}{\|l\|} \hline \text { Max. } \\ \mathrm{V}_{\mathrm{CC}}, \\ \mathrm{CE}_{1} \\ \text { Min. Duty Cycle }=100 \% \end{array}$ |  | 40 |  | 40 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ PowerDown Current | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \mathrm{CE}_{1} \geq V_{c c}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 |  | 20 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 7 | pF |
|  |  | Output Capacitance |  |  |

## Notes:

1. $V_{\text {IL }} \mathrm{min} .=-3.0 \mathrm{~V}$ for puise durations less than 30 ns .
2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
3. Tested initially and after any design or processchanges that may affects these parameters.

CYPRESSS
SEMCONDUCTOR

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[4,5]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C161-15 } \\ & \text { 7C162-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C161-20 } \\ & \text { 7C162-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C161-25 } \\ & \text { 7C162-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C161-35 } \\ & \text { 7C162-35 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C161-45 } \\ & \text { 7C162-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 10 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzoE }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High Z |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpd | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |


| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low ${ }^{[6]}$ (7C162) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High Z ${ }^{[6,9]}$ (7C162) |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WE }}$ LOW to Data Valid (7C161) |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid (7C161) |  | 15 |  | 20 |  | 20 |  | 30 |  | 35 | ns |

## Notes:

4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. Both $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ are represented by $\overline{\mathrm{CE}}$ in the Switching Characteristics and Waveforms sections.
6. At any given temperature and voltage condition, $t_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
7. $t_{\text {HZCE }}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.

## Switching Waveforms ${ }^{[7]}$

Read Cycle No. $1^{[9,10]}$


Read Cycle No. $2^{[9,11]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) $)^{[8]}$

8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\overline{\mathrm{CE}}_{2}$ LOW, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}=\mathrm{V}_{\mathrm{IL}}$ -
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ transition LOW.
12. if $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{W E}$ HIGH, the output remains in a high-impedance state ( 7 C 162 only).

Switching Waveforms ${ }^{[7]}$ (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[8,12]}$


## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)


Bit Map


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A5 | X3 | 1 |
| A6 | X4 | 2 |
| A7 | X5 | 3 |
| A8 | X6 | 4 |
| A9 | X7 | 5 |
| A10 | Y0 | 6 |
| A11 | Y1 | 7 |
| A12 | Y5 | 8 |
| A13 | Y4 | 9 |
| A0 | Y3 | 23 |
| A1 | Y2 | 24 |
| A2 | X0 | 25 |
| A3 | X1 | 26 |
| A4 | X2 | 27 |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C161-15PC | P21 | Commercial |
|  | CY7C161-15VC | V21 |  |
|  | CY7C161-15DC | D22 |  |
|  | CY7C161-15LC | L54 |  |
| 20 | CY7C161-20PC | P21 | Commercial |
|  | CY7C161-20VC | V21 |  |
|  | CY7C161-20DC | D22 |  |
|  | CY7C161-20LC | L54 |  |
| 25 | CY7C161-25PC | P21 | Commercial |
|  | CY7C161-25VC | V21 |  |
|  | CY7C161-25DC | D22 |  |
|  | CY7C161-25LC | L54 |  |
| 35 | CY7C161-35PC | P21 | Commercial |
|  | CY7C161-35VC | V21 |  |
|  | CY7C161-35DC | D22 |  |
|  | CY7C161-35LC | L54 |  |
| 45 | CY7C161-45PC | P21 | Commercial |
|  | CY7C161-45VC | V21 |  |
|  | CY7C161-45DC | D22 |  |
|  | CY7C161-45LC | L54 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C162-15PC | P21 | Commercial |
|  | CY7C162-15VC | V21 |  |
|  | CY7C162-15DC | D22 |  |
|  | CY7C162-15LC | L54 |  |
| 20 | CY7C162-20PC | P21 | Commercial |
|  | CY7C162-20VC | V21 |  |
|  | CY7C162-20DC | D22 |  |
|  | CY7C162-20LC | L54 |  |
| 25 | CY7C162-25PC | P21 | Commercial |
|  | CY7C162-25VC | V21 |  |
|  | CY7C162-25DC | D22 |  |
|  | CY7C161-25LC | L54 |  |
| 35 | CY7C162-35PC | P21 | Commercial |
|  | CY7C162-35VC | V21 |  |
|  | CY7C162-35DC | D22 |  |
|  | CY7C162-35LC | L54 |  |
| 45 | CY7C162-45PC | P21 | Commercial |
|  | CY7C162-45VC | V21 |  |
|  | CY7C162-45DC | D22 |  |
|  | CY7C162-45LC | L54 |  |

Document \#: 38-00029

## 16,384 x 4 Static R/W RAM Separate I/O <br> into the memory location specified on the

## Features

- Automatic power-down when deselected
- Transparent write (7C161A)
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns} \mathrm{t}_{\mathrm{AA}}$
- Low active power
$-550 \mathrm{~mW}$
- Low standby power
$-220 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.


## Functional Description

The CY7C161A and CY7C162A are highperformance CMOS static RAMs organizes as 16,384 by 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enables ( $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ ) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by $60 \%$ when deselected.
Writing to the device is accomplished when the chip enable $\left(\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input pins $\left(\mathrm{I}_{0}\right.$ through $\left.\mathrm{I}_{3}\right)$ is written
address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking the chip enables ( $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.
The output pins stay in high-impedance state when write enable (WE) is LOW (7C162A only), or one of the chip enables $\left(\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}\right.$ ) are HIGH.
A die coat is used to insure alpha immunity.

Logic Block Diagram


## Pin Configurations



## Selection Guide

|  | 7C161A-15 <br> 7C162A-15 | 7C161A-20 <br> 7C162A-20 | 7C161A-25 <br> 7C162A-25 | 7C161A-35 <br> 7C162A-35 | 7C161A-45 <br> 7C162A-45 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 20 | 25 | 35 | 45 |  |
| Maximum Operating <br> Current (mA) | Commercial | 115 | 100 | 100 | 100 | 100 |
|  | Military |  | 100 | 100 | 100 | 100 |
|  | Commercial | $40 / 20$ | 20 | $30 / 20$ | $30 / 20$ | $30 / 20$ |
|  | Military |  | $40 / 20$ | $40 / 20$ | $30 / 20$ | $30 / 20$ |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots . . \ldots . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) ...............
in High Z State
-0.5 V to +7.0 V

DC Input Voltage
-0.5 V to +7.0 V
Output Current into Outputs (Low)
-3.0 V to +7.0 V

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C161A-15 } \\ & \text { 7C162A-15 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 161 \mathrm{~A}-20 \\ & \text { 7C162A-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C161A-25 } \\ & \text { 7C162A-25 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 161 \mathrm{~A}-35,45 \\ 7 \mathrm{C} 162 \mathrm{~A}-35,45 \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\text {cc }}$ | 2.2 | $\mathrm{V}_{\text {cc }}$ | 2.2 | $\mathrm{V}_{\text {cc }}$ | 2.2 | $\mathrm{V}_{\mathbf{C c}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[3]}$ |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | GND $\leq V_{I} \leq V_{C C}$, Output Disabled |  | -10 | $+10$ | - 10 | +10 | -10 | + 10 | -10 | + 10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[4]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}, \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  |  | -350 |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{\text {cc }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 115 |  | 100 |  | 100 |  | 100 | mA |
|  |  |  | Mil |  |  |  | 100 |  | 100 |  | 100 |  |
| $\mathrm{I}_{\text {SB } 1}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-Down Current | $\begin{array}{\|l} \text { Max. V } \mathrm{Cc} \\ \hline \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}}, \\ \text { Min. Duty } \\ \text { Cycle }=100 \% \\ \hline \end{array}$ | Com'l |  | 40 |  | 40 |  | 30 |  | 30 | mA |
|  |  |  | Mil |  |  |  | 40 |  | 40 |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$Power-Down Current | $\begin{aligned} & \text { Max. } V_{\text {CC }}, \\ & \overline{C E}_{1} \geq V_{C C}-0.3 V, \\ & V_{\text {IN }} \geq V_{c c}-0.3 \mathrm{~V} \\ & \text { or } V_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ | Com'l |  | 20 |  | 20 |  | 20 |  | 20 | mA |
|  |  |  | Mil |  |  |  | 20 |  | 20 |  | 20 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\mathrm{V}_{\mathrm{IL}} \mathrm{min} .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms

Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-Up Current
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |



ALL INPUT PULSES


Equivalent to:


CYPRESS

Switching Characteristics Over the Operating Range ${ }^{[2,6,7]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C161A-15 } \\ & \text { 7C162A-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C161A-20 } \\ & \text { 7C162A-20 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 161 \mathrm{~A}-25 \\ & 7 \mathrm{C} 162 \mathrm{~A}-25 \end{aligned}$ |  | $\begin{array}{r} \text { 7C161A-35 } \\ \text { 7C162A-35 } \end{array}$ |  | $\begin{aligned} & \text { 7C161A-45 } \\ & 7 \mathrm{C} 162 \mathrm{~A}-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\overline{O E}}$ LOW to Data Valid |  | 10 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to LOW Z }}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to HIGH Z |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to High $\mathbf{Z}^{[8,9]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |

WRITE CYCLE ${ }^{[10]}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW }}$ to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {S }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {sb }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}} \mathrm{HIGH}$ to Low $\mathrm{Z}^{[8]}$ (7C162A) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzWE}}$ | $\begin{aligned} & \overline{\mathrm{WE}} \text { LOW to } \\ & \text { High } Z^{[8,9]}(7 \mathrm{C} 162 \mathrm{~A}) \end{aligned}$ |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\begin{aligned} & \overline{\text { WE LOW to }} \\ & \text { Data Valid }(7 \mathrm{C} 161 \mathrm{~A}) \end{aligned}$ |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ADV }}$ | $\begin{array}{\|l\|} \hline \text { Data Valid to } \\ \text { Output Valid (7C161A) } \end{array}$ |  | 15 |  | 20 |  | 20 |  | 30 |  | 35 | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. Both $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ are represented by $\overline{\mathrm{CE}}$ in the Switching Characteristics and Waveforms sections.
8. At any given temperature and voltage condition, $t_{H Z}$ is less than $t_{L Z}$ for any given device.
9. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{C E}_{1}$ LOW, CE $_{2}$ LOW, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. $\overline{\text { WE }}$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}=\mathrm{V}_{\mathrm{IL}}$.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ transition LOW.
14. If $\overline{C E}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state ( 7 C 162 A only).

## Switching Waveforms ${ }^{[7]}$

Read Cycle No. ${ }^{[11,12]}$


Read Cycle No. 2 ${ }^{[11,13]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


## Switching Waveforms (continued)



## Typical DC and AC Characteristics



## Typical DC and AC Characteristics (continued)



Bit Map


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A5 | X3 | 1 |
| A6 | X4 | 2 |
| A7 | X5 | 3 |
| A8 | X6 | 4 |
| A9 | X7 | 5 |
| A10 | Y0 | 6 |
| A11 | Y1 | 7 |
| A12 | Y5 | 8 |
| A13 | Y4 | 9 |
| A0 | Y3 | 23 |
| A1 | Y2 | 24 |
| A2 | X0 | 25 |
| A3 | X1 | 26 |
| A4 | X2 | 27 |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C161A-15PC | P21 | Commercial |
|  | CY7C161A-15VC | V21 |  |
|  | CY7C161A-15DC | D22 |  |
|  | CY7C161A-15LC | L54 |  |
| 20 | CY7C161A-20PC | P21 | Commercial |
|  | CY7C161A-20VC | V21 |  |
|  | CY7C161A-20DC | D22 |  |
|  | CY7C161A-20LC | L54 |  |
|  | CY7C161A-20DMB | D22 | Military |
|  | CY7C161A-20LMB | L54 |  |
| 25 | CY7C161A-25PC | P21 | Commercial |
|  | CY7C161A-25VC | V21 |  |
|  | CY7C161A-25DC | D22 |  |
|  | CY7C161A-25LC | L54 |  |
|  | CY7C161A-25DMB | D22 | Military |
|  | CY7C161A-25LMB | L54 |  |
| 35 | CY7C161A-35PC | P21 | Commercial |
|  | CY7C161A-35VC | V21 |  |
|  | CY7C161A-35DC | D22 |  |
|  | CY7C161A-35LC | L54 |  |
|  | CY7C161A-35DMB | D22 | Military |
|  | CY7C161A-35LMB | L54 |  |
| 45 | CY7C161A-45PC | P21 | Commercial |
|  | CY7C161A-45VC | V21 |  |
|  | CY7C161A-45DC | D22 |  |
|  | CY7C161A-45LC | L54 |  |
|  | CY7C161A-45DMB | D22 | Military |
|  | CY7C161A-45LMB | L54 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C162A-15PC | P21. | Commercial |
|  | CY7C162A-15VC | V21 |  |
|  | CY7C162A-15DC | D22 |  |
|  | CY7C162A-15LC | L54 |  |
| 20 | CY7C162A-20PC | P21 | Commercial |
|  | CY7C162A-20VC | V21 |  |
|  | CY7C162A-20DC | D22 |  |
|  | CY7C162A-20LC | L54 |  |
|  | CY7C162A-20DMB | D22 | Military |
|  | CY7C162A-20LMB | L54 |  |
|  | CY7C162A-20KMB | K74 |  |
| 25 | CY7C162A-25PC | P21 | Commercial |
|  | CY7C162A-25VC | V21 |  |
|  | CY7C162A-25DC | D22 |  |
|  | CY7C161A-25LC | L54 |  |
|  | CY7C162A-25DMB | D22 | Military |
|  | CY7C162A-25LMB | L54 |  |
|  | CY7C162A-25KMB | K74 |  |
| 35 | CY7C162A-35PC | P21 | Commercial |
|  | CY7C162A-35VC | V21 |  |
|  | CY7C162A-35DC | D22 |  |
|  | CY7C162A-35LC | L54 |  |
|  | CY7C162A-35DMB | D22 | Military |
|  | CY7C162A-35LMB | L54 |  |
|  | CY7C162A-35KMB | K74 |  |
| 45 | CY7C162A-45PC | P21 | Commercial |
|  | CY7C162A-45VC | V21 |  |
|  | CY7C162A-45DC | D22 |  |
|  | CY7C162A-45LC | L54 |  |
|  | CY7C162A-45DMB | D22 | Military |
|  | CY7C162A-45LMB | L54 |  |
|  | CY7C162A-45KMB | K74 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}{ }^{[15]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}{ }^{[15]}$ | $7,8,9,10,11$ |

Notes:
15. 7C161A only.

Document \#: 38-00116

## Features

- BiCMOS for optimum speed/power
- High speed
$-10 \mathrm{nst}_{\mathrm{A}}$
- Low active power
$-600 \mathrm{~mW}$
- Low standby power
$-200 \mathrm{~mW}$
- Output Enable ( $\overline{\mathrm{OE}})$ feature (7B166)
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7B164 and CY7B166 are high-performance BiCMOS static RAMs organized as $16,384 \times 4$ bits. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and threestate drivers. The CY7B166 has an active LOW output enable ( $\overline{\mathrm{OE}})$ feature. Both devices have an automatic power-down feature, reducing the power consumption by $67 \%$ when deselected.
Writing to the device is accomplished when the chip enable $(\overline{\mathrm{CE}})$ and write enable $(\overline{\mathrm{WE}})$
inputs are both LOW. Data on the four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW (and OE LOW for 7B166) while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.
The I/O pins stay in high-impedance state when chip enable ( CE ) is HIGH, or write enable ( $\overline{\mathrm{WE}}$ ) is LOW (or output enable ( $\overline{\mathrm{OE}}$ ) is HIGH for 7B166).

## Logic Block Diagram



8164-1
Pin Configurations


## Selection Guide

|  |  | $\mathbf{7 B 1 6 4 - 1 0}$ <br> $\mathbf{7 B 1 6 6 - 1 0}$ | $\mathbf{7 B 1 6 4 - 1 2}$ <br> $\mathbf{7 B 1 6 6 - 1 2}$ | $\mathbf{7 B 1 6 4 - 1 5}$ <br> $\mathbf{7 B 1 6 6 - 1 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 10 | $\mathbf{1 2}$ | 15 |  |
| Maximum Operating <br> Current (mA) | Commercial | 130 | 120 |  |
| Maximum Standby <br> Current (mA) | Military |  |  | $\mathbf{1 3 5}$ |

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

Storage Temperature................$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $\ldots \ldots \ldots \ldots-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State -0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$
. . -3.0 V to +7.0 V
Output Current into Outputs (Low) 20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{c c}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. ${ }^{[5]}$ | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  | 7 | pF |

Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width $<20 \mathrm{~ns}$.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except CERDIP (D10, D14), which has maximums of $\mathrm{C}_{\mathrm{IN}}=8 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=9 \mathrm{pF}$.

## AC Test Loads and Waveforms



ALL INPUT PULSES


Equivalent to: THEVENIN EQUIVALENT

Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description |  | $\begin{aligned} & \hline \text { 7B164-10 } \\ & \text { 7B166-10 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B164-12 } \\ & \text { 7B166-12 } \end{aligned}$ |  | $\begin{aligned} & \text { 7B164-15 } \\ & \text { 7R166-15 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time |  | 10 |  | 12 |  | 15 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {Oha }}$ | Output Hold from Address C |  | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid | 7B166 |  | 7 |  | 7 |  | 10 | ns |
| t Lzoe | $\overline{\mathrm{OE}}$ LOW to Low Z | 7B166 | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\text { OE HIGH }}$ to High $\mathrm{Z}^{[7]}$ | 7B166 |  | 7 |  | 7 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[6]}$ |  | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\overline{C E}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7,8]}$ |  |  | 7 |  | 7 |  | 8 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | WE Pulse Width |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End |  | 6 |  | 6.5 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7]}$ |  | 0 | 7 | 0 | 7 | 0 | 7 | ns |

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$, and $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$.
7. $t_{\mathrm{HzCE}}, \mathrm{t}_{\mathrm{HZWE}}$, and $\mathrm{t}_{\mathrm{HZOE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) in AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $t_{\mathrm{HzCE}}$ is less than $t_{\text {LzCE }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. $2^{[10,12]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[9,13]}$


B164-11

## Notes:

10. WE is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \cdot\left(7 \mathrm{~B} 166: \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right.$ also $)$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
13. 7 B 166 only: Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
14. If $\overline{C E}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[9,13,14]}$


## 7B164 Truth Table

| $\overline{\text { CE }}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

7B166 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 10 | CY7B164-10VC | V13 | Commercial |
| 12 | CY7B164-12PC | P9 | Commercial |
|  | CY7B164-12VC | V13 |  |
|  | CY7B164-12DC | D10 |  |
| 15 | CY7B164-15DMB | D10 | Military |
|  | CY7B164-15LMB | L52 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 10 | CY7B166-10VC | V13 | Commercial |
| 12 | CY7B166-12PC | P13 | Commercial |
|  | CY7B166-12VC | V13 |  |
|  | CY7B166-12DC | D14 |  |
| 15 | CY7B166-15DMB | D14 | Military |
|  | CY7B166-15LMB | L54 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{lX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}{ }^{[15]}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\text {SCE }}$ |  |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ |  |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

## Note:

15. 7B166 only.

Document \#: 38-A-00015-A

## Features

- Automatic power-down when deselected
- Output Enable ( $\overline{\mathrm{OE}})$ feature (7C166)
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}_{\mathrm{AA}}$
- Low active power
- 633 mW
- Low standby power
- 220 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C164 and CY7C166 are high-performance CMOS static RAMs organized as 16,384 by 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C166 has an active low output enable (OE) feature. Both devices have an automatic power-down feature, reducing the power consumption by $65 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs are both LOW (and the output enable ( $\overline{\mathrm{OE}}$ ) is LOW for the 7C166). Data
on the four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking chip enable ( CE ) LOW (and $\overline{\mathrm{OE}}$ LOW for 7C166), while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.
The I/O pins stay in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH, or write enable $(\overline{\mathrm{OE}})$ is HIGH for 7C166). A die coat is used to insure alpha immunity.

## Logic Block Diagram



C164-1
Pin Configurations
Pin


C164-5

$$
\begin{gathered}
\text { SOJ } \\
\text { Top View }
\end{gathered}
$$

 C164-3


C164-4


10응인응
C164-6

## Selection Guide

|  | 7C164-15 <br> 7C166-15 | 7C164-20 <br> 7C166-20 | 7C164-25 <br> 7C166-25 | 7C164-35 <br> 7C166-35 | 7C164-45 <br> 7C166-45 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 115 | 80 | 70 | 70 | 50 |
| Maximum Standby Current (mA) | $40 / 20$ | $40 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots \ldots-65^{\circ} \mathrm{C}$ to $+150^{\circ}{ }^{\circ} \mathrm{C}$ Ambient Temperature with | Static Discharge Voltage . ............................ $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ......................... $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-Up Cu |  | >200 mA |
| Supply Voltage to Ground Potential ...... -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C c}}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . . . . - 3.0V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{aligned} & \hline \text { 7C164-15 } \\ & \text { 7C166-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C164-20 } \\ & \text { 7C166-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C164-25,35 } \\ & \text { 7C166-25,35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C164-45 } \\ & \text { 7C166-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | + 10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{o}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled | -10 | +10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {os }}$ | Output Short Circuit Current ${ }^{[2]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} ., \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | -350 |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 115 |  | 80 |  | 70 |  | 50 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-Down Current ${ }^{[3]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }= \\ & 100 \% \end{aligned}$ |  | 40 |  | 40 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-Down Current ${ }^{[3]}$ | $\begin{aligned} & \text { Max. } V_{C C} \\ & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq V_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 |  | 20 | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 |
| Cout | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | pF |  |  |
|  |  | 7 | pF |  |

## Notes:

1. $V_{\mathrm{IL}} \mathrm{min} .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
3. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0 \underbrace{167 \Omega} \underbrace{1.73 \mathrm{~V}}
$$

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | $\begin{aligned} & \hline 7 \mathrm{C} 164-15 \\ & 7 \mathrm{C} 166-15 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 164-20 \\ & \text { 7C166-20 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathbf{C 1 6 4 - 2 5} \\ & \text { 7C166-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C164-35 } \\ & \text { 7C166-35 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 164-45 \\ & 7 \mathrm{C} 166-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| toha | Output Hold from Address Change | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | OE LOW to Data Valid 7 C 166 |  | 10 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | OEE LOW to Low Z $\quad 7 \mathrm{C} 166$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High Z $\quad 7 \mathrm{C} 166$ |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LzCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |

## WRITE CYCLE ${ }^{[8]}$

| $t_{\text {wc }}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {Hzwe }}$ | $\overline{\text { WE LOW }}$ to High $\mathrm{Z}^{[6,7]}$ |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |

Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) in AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


Read Cycle No. $2^{[9,11]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[8,12]}$


## Notes:

9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \cdot\left(7 \mathrm{C} 166: \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right.$ also $)$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
12. 7C166 only: Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{W E}$ HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[8,12,13]}$


## Typical DC and AC Characteristics





NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE




Typical DC and AC Characteristics (continued)

TYPICAL POWER-ON CURRENT
vs. SUPPLY VOLTAGE


TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING


NORMALIZED ICC vs. CYCLE TIME


7C164 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

Bit Map


7C164 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | High $\mathbf{Z}$ | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Write |

Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A5 | X3 | 1 |
| A6 | X4 | 2 |
| A7 | X5 | 3 |
| A8 | X6 | 4 |
| A9 | X7 | 5 |
| A10 | Y5 | 6 |
| A11 | Y4 | 7 |
| A12 | Y0 | 8 |
| A13 | Y1 | 9 |
| A0 | Y2 | 17 |
| A1 | Y3 | 18 |
| A2 | X0 | 19 |
| A3 | X1 | 20 |
| A4 | X2 | 21 |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C164-15PC | P9 | Commercial |
|  | CY7C164-15VC | V13 |  |
|  | CY7C164-15DC | D10 |  |
|  | CY7C164-15LC | L52 |  |
| 20 | CY7C164-20PC | P9 | Commercial |
|  | CY7C164-20VC | V13 |  |
|  | CY7C164-20DC | D10 |  |
|  | CY7C164-20LC | L52 |  |
| 25 | CY7C164-25PC | P9 | Commercial |
|  | CY7C164-25VC | V13 |  |
|  | CY7C164-25DC | D10 |  |
|  | CY7C164-25LC | L52 |  |
| 35 | CY7C164-35PC | P9 | Commercial |
|  | CY7C164-35VC | V13 |  |
|  | CY7C164-35DC | D10 |  |
|  | CY7C164-35LC | L52 |  |
| 45 | CY7C164-45PC | P9 | Commercial |
|  | CY7C164-45VC | V13 |  |
|  | CY7C164-45DC | D10 |  |
|  | CY7C164-45LC | LS2 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C166-15PC | P13 | Commercial |
|  | CY7C166-15VC | V13 |  |
|  | CY7C166-15DC | D14 |  |
|  | CY7C166-15LC | L54 |  |
| 20 | CY7C166-20PC | P13 | Commercial |
|  | CY7C166-20VC | V13 |  |
|  | CY7C166-20DC | D14 |  |
|  | CY7C166-20LC | L54 |  |
| 25 | CY7C166-25PC | P13 | Commercial |
|  | CY7C166-25VC | V13 |  |
|  | CY7C166-25DC | D14 |  |
|  | CY7C166-25LC | L54 |  |
| 35 | CY7C166-35PC | P13 | Commercial |
|  | CY7C166-35VC | V13 |  |
|  | CY7C166-35DC | D14 |  |
|  | CY7C166-35LC | L54 |  |
| 45 | CY7C166-45PC | P13 | Commercial |
|  | CY7C166-45VC | V13 |  |
|  | CY7C166-45DC | D14 |  |
|  | CY7C166-45LC | L54 |  |

Document \#: 38-00032-C

## $16,384 \times 4$ Static R/W RAM

## Features

- Automatic power-down when deselected
- Output Enable ( $\overline{\mathbf{O E}}$ ) feature (7C166A)
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns} \mathrm{t}_{\mathrm{A}}$
- Low active power
$-550 \mathrm{~mW}$
- Low standby power
$-220 \mathrm{~mW}$
- TTL-compatible imputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C164A and CY7C166A are highperformance CMOS static RAMs organized as 16,384 by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and three-state drivers. The CY7C166A has an active low output enable $(\overline{\mathrm{OE}})$ feature. Both devices have an automatic power-down feature, reducing the power consumption by $60 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs are both LOW (and the output enable $(\overline{\mathrm{OE}})$ is LOW for the 7C166A). Data on the four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through
$\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW (and $\overline{\mathrm{OE}}$ LOW for 7C166A), while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.
The I/O pins stay in high-impedance state when chip enable (CE) is HIGH, or write enable ( $\overline{\mathrm{OE}}$ ) is HIGH for 7C166A).
A die coat is used to insure alpha immunity.


## Selection Guide

|  |  | 7C164A-15 <br> 7C166A-15 | 7C164A-20 <br> 7C166A-20 | 7C164A-25 <br> 7C166A-25 | 7C164A-35 <br> 7C166A-35 | 7C164A-45 <br> 7C166A-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating <br> Current (mA) | Commercial | 115 | 100 | 100 | 100 | 100 |
|  | Military |  | 100 | 100 | 100 | 100 |
| Maximum Standby <br> Current (mA) | Commercial | $40 / 20$ | $40 / 20$ | 30 | 30 | 30 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\ldots \ldots \ldots \ldots . . .6^{\circ} \mathrm{C}$ to $+150^{\circ}{ }^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\qquad$ -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current into Outputs (Low) 20 mA

Static Discharge Voltage ............................. $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-up Current .................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\mathrm{V}_{\mathrm{IL}}$ min. $=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. A pull-up resistor to $\mathrm{V}_{\mathrm{cc}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
6. Tested initially and after any design or process changes that may affect these parameters.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)


## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | pF |  |

## AC Test Loads and Waveforms



C164A-8

Equivalent to: THEVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,7]}$

| Parameters | Description |  | $\begin{aligned} & \text { 7C164A-15 } \\ & \text { 7C166A-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C164A-20 } \\ & \text { 7C16AA-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C164A-25 } \\ & \text { 7C166A-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C164A-35 } \\ & \text { 7C166A-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C164A-45 } \\ & \text { 7C166A-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time |  | 20 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  |  | 20 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| toha | Output Hold from Change | Address | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Va |  |  | 20 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $t_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid | 7C166A |  | 10 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| t lzoe | $\overline{\text { OEL LOW to LOWZ }}$ | 7C166A | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {lzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to HIGH Z | 7C166A |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[8]}$ |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\text { CE }}$ HIGH to High Z |  |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE LOW to Power-U }}$ |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-D | Down |  | 20 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time |  | 20 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW }}$ to Write End |  | 15 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to W | rite End | 15 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from W | Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {S }}$ A | Address Set-Up to W | rite Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ |  | 15 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write | End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Writ | End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High Z | ${ }^{\text {[8,9] }}$ |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |

## Notes:

7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
9. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) in AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and WELOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \cdot\left(7 \mathrm{C} 166: \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right.$ also $)$.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
14. 7 C 166 only: Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
15. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with WE HIGH , the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. ${ }^{[11,12]}$


Read Cycle No. 2 $^{[11,13]}$


C184A-10
Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[10,14]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[10,14,15]}$


## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)


## 7C164A Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

7C166A Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :--- | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 15 | CY7C164A-15PC | P9 | Commercial |
|  | CY7C164A-15VC | V13 |  |
|  | CY7C164A-15DC | D10 |  |
|  | CY7C164A-15LC | L52 |  |
| 20 | CY7C164A-20PC | P9 | Commercial |
|  | CY7C164A-20VC | V13 |  |
|  | CY7C164A-20DC | D10 |  |
|  | CY7C164A-20LC | L52 |  |
|  | CY7C164A-20DMB | D10 | Military |
|  | CY7C164A-20LMB | L52 |  |
|  | CY7C164A-20KMB | K73 |  |
| 25 | CY7C164A-25PC | P9 | Commercial |
|  | CY7C164A-25VC | V13 |  |
|  | CY7C164A-25DC | D10 |  |
|  | CY7C164A-25LC | L52 |  |
|  | CY7C164A-25DMB | D10 | Military |
|  | CY7C164A-25LMB | L52 |  |
|  | CY7C164A-25KMB | K73 |  |
| 35 | CY7C164A-35PC | P9 | Commercial |
|  | CY7C164A-35VC | V13 |  |
|  | CY7C164A-35DC | D10 |  |
|  | CY7C164A-35LC | L52 |  |
|  | CY7C164A-35DMB | D10 | Military |
|  | CY7C164A-35LMB | L52 |  |
|  | CY7C164A-35KMB | K73 |  |
| 45 | CY7C164A-45PC | P9 | Commercial |
|  | CY7C164A-45VC | V13 |  |
|  | CY7C164A-45DC | D10 |  |
|  | CY7C164A-45LC | L52 |  |
|  | CY7C164A-45DMB | D10 | Military |
|  | CY7C164A-45LMB | L52 |  |
|  | CY7C164A-45KMB | K73 |  |


| Speed (ns) | Ordering Code | Package Type | Operating |
| :---: | :---: | :---: | :---: |
| 15 | CY7C166A-15PC | P13 | Commercial |
|  | CY7C166A-15VC | V13 |  |
|  | CY7C166A-15DC | D10 |  |
|  | CY7C166A-15LC | L52 |  |
| 20 | CY7C166A-20PC | P13 | Commercial |
|  | CY7C166A-20VC | V13 |  |
|  | CY7C166A-20DC | D14 |  |
|  | CY7C166A-20LC | L54 |  |
|  | CY7C166A-20DMB | D14 | Military |
|  | CY7C166A-20LMB | L54 |  |
|  | CY7C166A-20KMB | K73 |  |
| 25 | CY7C166A-25PC | P13 | Commercial |
|  | CY7C166A-25VC | V13 |  |
|  | CY7C166A-25DC | D14 |  |
|  | CY7C166A-25LC | L54 |  |
|  | CY7C166A-25DMB | D14 | Military |
|  | CY7C166A-25LMB | L54 |  |
|  | CY7C166A-25KMB | K73 |  |
| 35 | CY7C166A-35PC | P13 | Commercial |
|  | CY7C166A-35VC | V13 |  |
|  | CY7C166A-35DC | D14 |  |
|  | CY7C166A-35LC | L54 |  |
|  | CY7C166A-35DMB | D14 | Military |
|  | CY7C166A-35LMB | L54 |  |
|  | CY7C166A-35KMB | K73 |  |
| 45 | CY7C166A-45PC | P13 | Commercial |
|  | CY7C166A-45VC | V13 |  |
|  | CY7C166A-45DC | D14 |  |
|  | CY7C166A-45LC | L54 |  |
|  | CY7C166A-45DMB | D14 | Military |
|  | CY7C166A-45LMB | L54 |  |
|  | CY7C166A-45KMB | K73 |  |

Bit Map


## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{HH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\text {SB1 }}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |

Document \#: 38-00113

## Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A5 | X3 | 1 |
| A6 | X4 | 2 |
| A7 | X5 | 3 |
| A8 | X6 | 4 |
| A9 | X7 | 5 |
| A10 | Y5 | 6 |
| A11 | Y4 | 7 |
| A12 | Y0 | 8 |
| A13 | Y1 | 9 |
| A0 | Y2 | 17 |
| A1 | Y3 | 18 |
| A2 | X0 | 19 |
| A3 | X1 | 20 |
| A4 | X2 | 21 |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\text {RC }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}{ }^{[16]}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ |  |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ |  |

Note:
16. 7C166A only.

## SEMICONDUCTOR

## 16,384 x 1 Static R/W RAM

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}$
- Low active power
- 275 mW
- Low standby power
$-83 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C167 is a high-performance CMOS static RAM organized as 16,384 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C167 has an automatic power-down feature, reducing the power consumption by $67 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).

Reading the device is accomplished by taking the chip enable (CE) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data output (DO) pin.
The output pin stays in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH or write enable ( $\overline{W E}$ ) is LOW.
The 7C167 utilizes a die coat to insure alpha immunity.

Logic Block Diagram


Selection Guide

|  |  | 7C167-25 | 7C167-35 | 7C167-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |  |
| Maximum Operating <br> Current (mA) | Commercial | 60 | 60 | 50 |
|  | Military |  | 60 | 50 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots . . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $5^{\circ}$ - $10+125^{\circ}$ |
| Supply Voltage to Ground Potentia (Pin 26 to Pin 10) | $-0.5 \mathrm{~V} \text { to }+7.0$ |
| C Voltage Applied to Outputs High Z State | -0.5 V to +7.0 V |
| C Input Volta | -3.0 V to +7.0 V |
| Output Current into Outputs (L) | 20 |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . > 200 mA

## Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C167-20 |  | 7C167-35 |  | 7C167-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{Cc}}=$ Min. | $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  |  | 2.0 | $\mathrm{V}_{\mathbf{C c}}$ | 2.0 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathbf{I X}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{Cc}}$ |  |  | -10 | +10 | -10 | +10 | -10 | + 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled |  |  | -50 | $+50$ | -50 | $+50$ | -50 | $+50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{os}}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | Com'l |  | 60 |  | 60 |  | 50 | mA |
|  |  |  |  | Mil |  |  |  |  |  | 50 |  |
| $\mathrm{I}_{\mathrm{SB}}$ | Automatic $\overline{\mathrm{CE}^{[3]}}$ Power Down Current | $\begin{aligned} & \text { Max. } V_{C C} \\ & \overline{C E} \geq V_{I H} \end{aligned}$ |  | Com'l |  | 20 |  | 20 |  | 15 | mA |
|  |  |  |  | Mil |  |  |  |  |  | 20 |  |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 4 | pF |
| Cout | Output Capacitance |  | 6 | pF |
| Cout | Chip Enable Capacitance |  | 5 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. A pull-up resistor to $\mathbf{V}_{\mathbf{C C}}$ on the $\overline{\mathrm{CE}}$ input is requited to keep the device deselected during $\mathbf{V}_{\mathbf{C C}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
4. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)


C167-4
all input pulses


C167.5

Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } \overbrace{\text { Military }}^{187 \Omega} \overbrace{\text { 1.73V }}^{187}
$$

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description |  | 7C167-25 |  | 7C167-35 |  | 7C167-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | Com'l | 25 |  | 30 |  | 40 |  | ns |
|  |  | Mil | 25 |  | 35 |  | 40 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid | Com'l |  | 25 |  | 30 |  | 40 | ns |
|  |  | Mil |  |  |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{pu}}$ | $\overline{\text { CE }}$ LOW to Power Up |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power Down |  |  | 20 |  | 25 |  | 30 | ns |

WRITE CYCLE ${ }^{[9]}$

| $\mathrm{t}_{\mathrm{Wc}}$ | Write Cycle Time | 25 |  | 30 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t s C E}$ | $\overline{\overline{C E}}$ LOW to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzwe }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 0 |  | 0 |  | 0 |  | ns |

Notes:
6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ for any given device.
8. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. ${ }^{[10,12]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[9]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,13]}$


## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)



NORMALIZED Icc vs. CYCLE TIME


Ordering Information

| Speed (ns) | $\underset{(\mathbf{m A})}{\mathbf{I}_{\mathbf{C C}}}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 25 | 60 | CY7C167-25PC | P5 | Commercial |
|  |  | CY7C167-25DC | D16 |  |
|  |  | CY7C167-25LC | L51 |  |
|  |  | CY7C167-25VC | V5 |  |
| 35 | 60 | CY7C167-35PC | P5 | Commercial |
|  |  | CY7C167-35DC | D6 |  |
|  |  | CY7C167-35LC | L51 |  |
|  |  | CY7C167-35VC | V5 |  |
| 45 | 50 | CY7C167-45PC | P5 | Commercial |
|  |  | CY7C167-45DC | D6 |  |
|  |  | CY7C167-45LC | L51 |  |
|  |  | CY7C167-45VC | V5 |  |
|  |  | CY7C167-45DMB | D6 | Military |
|  |  | CY7C167-45LMB | L51 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{sCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

[^6]
## 16,384 x 1 Static RAM

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}$
- Low active power
$-275 \mathrm{~mW}$
- Low standby power
$-83 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- $\mathrm{V}_{\mathrm{IH}}$ of 2.2 V


## Functional Description

The CY7C167A is a high-performance CMOS static RAM organized as 16,384 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C167A has an automatic power-down feature, reducing the power consumption by $67 \%$ when deselected.

Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE})}$ inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).

Reading the device is accomplished by taking the chip enable (CE) LOW, while (WE) remains HIGH. Under these condintions, the contents of the location specified on the address pins will appear on the data output (DO) pin.

The output pin remains in a high-impedance state when chip enable is HIGH, or write enable ( $\overline{\mathrm{WE}})$ is LOW.

A die coat is used to insure alpha immunity.


Selection Guide

|  |  | 7C167A-15 | 7C167A-20 | 7C167A-25 | 7C167A-35 | 7C167A-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 20 | 25 | 35 | 45 |  |
| Maximum Operating <br> Current (mA) | Commercial | 90 | 80 | 60 | 60 | 50 |
|  | Military |  | 80 | 70 | 60 | 50 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots \ldots).-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Ambient Temperature with | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ..................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-Up Curr |  | $>200 \mathrm{~mA}$ |
| Supply Voltage to Ground Potential <br> (Pin 20 to Pin 10) ............................ -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs <br> in High Z State............................... . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{c c}}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Output Current into Outputs (LOW) . . . . . . . . . . . . . . . 20 mA | Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 7C167A-15 |  | 7C167A-20 |  | 7C167A-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | $2 . .4$ |  | 2.4 |  | $2 . .4$ |  | V |
| Vol | Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}, \\ & 8.0 \mathrm{~mA} \mathrm{Mil} \end{aligned}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage ${ }^{[3]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{L}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{Cc}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{o}} \leq \mathrm{V}_{\mathrm{cc}}$ <br> Output Disabled |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {Out }}=\mathrm{GND}$ |  |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\text {CC }}$ | $V_{c c}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 90 |  | 80 |  | 60 | mA |
|  |  |  | Mil |  |  |  | 80 |  | 70 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-Down Current ${ }^{[5]}$ | $\begin{aligned} & \text { Max. } V_{C C} \\ & \frac{C E}{} \geq V_{1 H} \end{aligned}$ | Com'l |  | 40 |  | 40 |  | 20 | mA |
|  |  |  | Mil |  |  |  | 40 |  | 20 |  |


| Parameters | Description | Test Conditions |  | 7C167A-35 |  | 7C167A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | $2 . .4$ |  | $2 . .4$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}, \\ & 8.0 \mathrm{~mA} \mathrm{Mil} \end{aligned}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage ${ }^{[3]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathbf{1}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | $+10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{o}} \leq \mathrm{V}_{\mathrm{cc}}$ <br> Output Disabled |  | -10 | + 10 | -10 | +10 | $\mu \mathrm{A}$ |
| I Os | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\text {Cc }}=\mathrm{Max} ., \mathrm{V}_{\text {Out }}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{c c}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 60 |  | 50 | mA |
|  |  |  | Mil |  | 60 |  | 50 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-Down Current ${ }^{[5]}$ | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \mathrm{CE} \geq V_{I H} \end{aligned}$ | Com'l |  | 20 |  | 15 | mA |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 4 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\mathrm{CE}}$ |  |  | 6 | pF |

## AC Test Loads and Waveforms


(a)

(b)

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,7]}$

| Parameters | Description | 7C167A-15 |  | 7C167A-20 |  | 7C167A-25 |  | 7C167A-35 |  | 7C167A-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
|  |  |  |  | 20 |  | 25 |  | 35 |  | 40 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 |  | 40 | ns |
|  |  |  |  |  | 20 |  | 25 |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE LOW to Data Valid }}$ |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{C E}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\text { CE }}$ HIGH to High $\mathbf{Z}^{[8,9]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE LOW to Power-Up }}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{C E}$ LOW to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpwe | WE Pulse Width | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8,9]}$ |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

## Notes:

3. $\mathrm{V}_{\mathrm{IL}} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Duration of the short circuit should not exceed 30 seconds.
5. A pull-up resistor to $\mathrm{V}_{\mathrm{Cc}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during VCC power-up, otherwise ISB will exceed values given.

CY7C167A
SEMICONDUCTOR
Switching Waveforms


Read Cycle No. ${ }^{[11,13]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


## Notes:

6. Tested initially and after any design or process changes that may affect these parameters.
7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
9. $t_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and WE LOW. Both signal must be LOW to initiate a write
and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. $\overline{W E}$ is high for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
14. If $\overline{C E}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[10,14]}$


Typical DC and AC Characteristics



OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE





## Typical DC and AC Characteristics (continued)



## Ordering Information

| Speed (ns) | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | 80 | CY7C167A-15PC | P5 | Commercial |
|  |  | CY7C167A-15DC | D6 |  |
|  |  | CY7C167A-15VC | V5 |  |
| 20 | 80 | CY7C167A-20PC | P5 | Commercial |
|  |  | CY7C167A-20DC | D6 |  |
|  |  | CY7C167A-20LC | L51 |  |
|  |  | CY7C167A-20VC | V5 |  |
|  |  | CY7C167A-20DMB | D6 | Military |
|  |  | CY7C167A-20LMB | L51 |  |
|  |  | CY7C167A-20KMB | K71 |  |
| 25 | 60 | CY7C167A-25PC | P5 | Commercial |
|  |  | CY7C167A-25DC | D6 |  |
|  |  | CY7C167A-25LC | L51 |  |
|  |  | CY7C167A-25VC | V5 |  |
|  |  | CY7C167A-25DMB | D6 | Military |
|  |  | CY7C167A-25LMB | L51 |  |
|  |  | CY7C167A-25KMB | K71 |  |


| Speed (ns) | $\begin{gathered} \mathrm{I}_{\mathbf{C C}} \\ (\mathrm{mA}) \end{gathered}$ | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 35 | 60 | CY7C167A-35PC | P5 | Commercial |
|  |  | CY7C167A-35DC | D6 |  |
|  |  | CY7C167A-35LC | L51 |  |
|  |  | CY7C167A-35VC | V5 |  |
|  |  | CY7C167A-35DMB | D6 | Military |
|  |  | CY7C167A-35LMB | L51 |  |
|  |  | CY7C167A-35KMB | K71 |  |
| 45 | 50 | CY7C167A-45PC | P5 | Commercial |
|  |  | CY7C167A-45DC | D6 |  |
|  |  | CY7C167A-45LC | L51 |  |
|  |  | CY7C167A-45VC | V5 |  |
|  |  | CY7C167A-45DMB | D6 | Military |
|  |  | CY7C167A-45LMB | LS1 |  |
|  |  | CY7C167A-45KMB | K71 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathbf{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathbf{I H}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{IL}}$ Max | $1,2,3$ |
| $\mathbf{I}_{\mathbf{I X}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7,8,9,10,11 |
| $t_{\text {AA }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{OHA}}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {ACE }}$ | 7,8,9,10,11 |
| WRITE CYCLE |  |
| $t_{\text {wc }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SCE }}$ | 7,8,9,10,11 |
| $t_{\text {Aw }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SA }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {PWE }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SD }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7,8,9,10,11 |

[^7]
## Features

- Automatic power-down when deselected (7C168)
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}_{\mathrm{t}}$
-15 ns $_{\text {ACE }}$ (7C169)
- Low active power
$-\mathbf{3 8 5} \mathrm{mW}$
- Low standby power (7C168)
$-83 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C168 and CY7C169 are high-performance CMOS static RAMs organized as 4096 by 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C168 has an automatic power-down feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

## $4096 \times 4$ Static RAM

Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW while ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these condintions, the contents of the location specified on the address pins will appear on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ).
The input/output pins remain in a highimpedance state when chip enable is HIGH, or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

A die coat is used to insure alpha immunity.

Logic Block Diagram


Pin Configurations


## Selection Guide

|  |  | 7C168-25 <br> 7C169-25 | 7C168-35 <br> 7C169-35 | 7C169-40 | 7C168-45 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 40 | 45 |  |
| Maximum Operating <br> Current (mA) | Commercial | 90 | 90 | 70 | 70 |
|  | Military |  | 90 | 70 | 70 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) $\qquad$
$\qquad$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
Output Current into Outputs (Low)
20 mA

Static Discharge Voltage ........................... $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-Up Current................................. > 200 mA
Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathbf{I N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 4 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathbf{C C}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathbf{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.
5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $t_{H Z}$ is less than $t_{L Z}$ for any given device.
7. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{W E}$ is high for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
12. If $\overline{C E}$ goes HIGH simultaneously with $\overline{W E} H I G H$, the output remains in a high-impedance state.

## AC Test Loads and Waveforms


(b)


C168-5

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C168-25 } \\ & \text { 7C169-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C168-35 } \\ & \text { 7C169-35 } \end{aligned}$ |  | 7C169-40 |  | 7C168-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 40 |  | 45 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 40 |  | 45 | ns |
| toha | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {ACE }}$ | $\overline{\overline{C E}}$ LOW to Data Valid $\quad 7 \mathrm{C} 168$ |  | 25 |  | 35 |  |  |  | 45 | ns |
|  | 7C169 |  | 15 |  | 25 |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {LzCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low ${ }^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathbf{Z}^{[6,7]}$ |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{pu}}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up (7C168) | 0 |  | 0 |  |  |  | 0 |  | ns |
| t $_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down (7C168) |  | 25 |  | 25 |  |  |  | 30 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Read Command Set-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | 0 |  | ns |


| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {wc }}$ | Write Cycle Time | 25 |  | 35 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 25 |  | 30 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 40 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PwE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 30 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[6]}$ | 6 |  | 6 |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High $\mathbf{Z}^{[6,7]}$ |  | 10 |  | 15 |  | 20 |  | 20 | ns |

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


Read Cycle ${ }^{[9,11]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[8,12]}$


Typical DC and AC Characteristics


Typical DC and AC Characteristics (continued)


Ordering Information

| Speed <br> (ns) | $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & (\mathrm{~ns}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 25 | 90 | CY7C168-25PC | P5 | Commercial |
|  |  | CY7C168-25DC | D6 |  |
|  |  | CY7C168-25LC | L51 |  |
|  |  | CY7C168-25VC | V5 |  |
| 35 | 90 | CY7C168-35PC | P5 | Commercial |
|  |  | CY7C168-35DC | D6 |  |
|  |  | CY7C168-35LC | L51 |  |
|  |  | CY7C168-35VC | V5 |  |
|  |  | CY7C168-35DMB | D6 | Military |
|  |  | CY7C168-35LMB | L51 |  |
| 45 | 70 | CY7C168-45PC | P5 | Commercial |
|  |  | CY7C168-45DC | D6 |  |
|  |  | CY7C168-45LC | L51 |  |
|  |  | CY7C168-45VC | V5 |  |
|  |  | CY7C168-45DMB | D6 | Military |
|  |  | CY7C168-45LMB | L51 |  |


| Speed <br> (ns) | Icc (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 25 | 90 | CY7C169-25PC | P5 | Commercial |
|  |  | CY7C169-25DC | D6 |  |
|  |  | CY7C169-25LC | L51 |  |
|  |  | CY7C169-25VC | V5 |  |
| 35 | 90 | CY7C169-35PC | P5 | Commercial |
|  |  | CY7C169-35DC | D6 |  |
|  |  | CY7C169-35LC | L51 |  |
|  |  | CY7C169-35VC | V5 |  |
|  |  | CY7C169-35DMB | D6 | Military |
|  |  | CY7C169-35LMB | L51 |  |
| 40 | 70 | CY7C169-40PC | P5 | Commercial |
|  |  | CY7C169-40DC | D6 |  |
|  |  | CY7C169-40LC | L51 |  |
|  |  | CY7C169-40VC | V5 |  |
|  |  | CY7C169-40DMB | D6 | Military |
|  |  | CY7C169-40LMB | L51 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}{ }^{[13]}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}{ }^{[13]}$ | $1,2,3$ |

Notes:
13. 7C168 only.

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

## Features

- Automatic power-down when deselected (7C168A)
- CMOS for optimum speed/power
- High speed
-15 ns $\mathrm{t}_{\mathrm{A}}$
$-10 \mathrm{~ns}_{\mathrm{t}}^{\mathrm{ACE}}$ (7C169A)
- low active power
$-\mathbf{3 8 5} \mathrm{mW}$
- Low standby power (7C168)
$-83 \mathrm{~mW}$
- TTL compatible inputs and outputs
- $\mathrm{V}_{\mathrm{IH}}$ of $\mathbf{2 . 2 \mathrm { V }}$


## 4096 x 4 R/W RAM

- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C168A and CY7C169A are highperformance CMOS static RAMs organized as 4096 by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and three-state drivers. The CY7C168A has an automatic power-down feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CE}})$ and write enable ( $\overline{\mathrm{WE})}$ inputs are both LOW. Data on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ )
is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).
Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while (WE) remains HIGH. Under these conditions, the contents of the location specified on the address pins will appear on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ).

The input/output pins remain in a highimpedance state when chip enable is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

A die coat is used to insure alpha immunity.

## Logic Block Diagram



## Pin Configurations



## Selection Guide

|  | 7C168A-15 <br> 7C169A-15 | 7C168A-25 <br> 7C169A-25 | 7C168A-25 <br> 7C169A-25 | 7C168A-35 <br> 7C169A-35 | 7C169A-40 | 7C168A-45 |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 20 | 25 | 35 | 40 | 45 |  |
| Maximum <br> Operating <br> Current $(\mathrm{mA})$ Commercial | 115 | 90 | 70 | 70 | 50 | 50 |  |
|  | Military |  | 90 | 80 | 70 | 70 | 70 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 20 to Pin 10) | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Voltage Applied to Outputs in High Z State . | -0.5 V to +7.0 V |
| put V | -3.0 V to +7.0 V |
|  |  |


Latch-Up Current.............................. > 200 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {cc }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\quad \mathrm{V}_{\mathrm{IL}}$ min. $=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)


Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## AC Test Loads and Waveforms


(a)

(b)


C168A-5

Equivalent to: THÉVENIN EQUIVALENT


## Notes:

5. Tested initially and after any design or process changes that may affect these parameters.
6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.

Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | $\begin{aligned} & \text { 7C168A-15 } \\ & \text { 7C169A-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C168A-20 } \\ & \text { 7C169A-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C168A-25 } \\ & \text { 7C169A-25 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| toha | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | Power Supply Current 7 C 168 A |  | 15 |  | 20 |  | 25 | ns |
|  | 7C169A |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7.8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7,9]}$ |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power Up (7C168) | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | CE HIGH to Power-Down (7C168) |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Read Command Set-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PwE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low Z ${ }^{[7]}$ | 7 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,9]}$ |  | 5 |  | 5 |  | 5 | ns |

## Notes:

7. At any given temperature and voltage condition, $\mathrm{T}_{\mathrm{HZ}}$ is less than $t_{L Z}$ for all devices. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in part (b) of AC Test Loads and Waveforms.
8. 3-ns minimum for the CY7C169A.
9. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (a) of Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and $\overline{\mathrm{WE}}$ LOW. Both signal must be LOW to initiate a write
and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
13. Address valid prior to or coincident with $\overline{C E}$ transition low.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Switching Characteristics Over the Operating Range ${ }^{[3,6]}$ (continued)

| Parameters | Description | $\begin{aligned} & \text { 7C168A-35 } \\ & \text { 7C169A-35 } \end{aligned}$ |  | 7C169A-40 |  | 7C168A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 35 |  | 40 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | Power Supply Current 7 C 168 A <br>   |  | 35 |  | 40 |  | 45 | ns |
|  | 7C169A |  | 25 |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {LzCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7.8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,9]}$ |  | 15 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power Up (7C168) | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down (7C168) |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Read Command Set-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {RCH }}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 25 |  | 35 |  | 40 |  | ns |
| ${ }_{\text {t }}$ CE | $\overline{\mathrm{CE}}$ LOW to Write End | 25 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpwe | $\overline{\text { WE Pulse Width }}$ | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {Hzwe }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,9]}$ |  | 5 |  | 5 |  | 5 | ns |

## Switching Waveforms



Switching Waveforms (continued)


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[10,14]}$


CYPRESS
Typical DC and AC Characteristics


NORMALIZED ICc vs. CYCLE TIME


## Ordering Information

| Speed (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathrm{ns}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | 115 | CY7C168A-15PC | P5 | Commercial |
|  |  | CY7C168A-15DC | D6 |  |
|  |  | CY7C168A-15VC | V5 |  |
| 20 | 90 | CY7C168A-20PC | P5 | Commercial |
|  |  | CY7C168A-20DC | D6 |  |
|  |  | CY7C168A-20VC | V5 |  |
|  |  | CY7C168A-20DMB | D6 | Military |
|  |  | CY7C168A-20LMB | L51 |  |
|  |  | CY7C168A-20FMB | F71 |  |
|  |  | CY7C168A-20KMB | K71 |  |
| 25 | 70 | CY7C168A-25PC | P5 | Commercial |
|  |  | CY7C168A-25DC | D6 |  |
|  |  | CY7C168A-25LC | L51 |  |
|  |  | CY7C168A-25VC | V5 |  |
|  | 80 | CY7C168A-25DMB | D6 | Military |
|  |  | CY7C168A-25LMB | L51 |  |
|  |  | CY7C168A-25FMB | F71 |  |
|  |  | CY7C168A-25KMB | K71 |  |
| 35 | 70 | CY7C168A-35PC | P5 | Commercial |
|  |  | CY7C168A-35DC | D6 |  |
|  |  | CY7C168A-35LC | L51 |  |
|  |  | CY7C168A-35VC | V5 |  |
|  |  | CY7C168A-35DMB | D6 | Military |
|  |  | CY7C168A-35LMB | L51 |  |
|  |  | CY7C168A-35FMB | F71 |  |
|  |  | CY7C168A-35KMB | K71 |  |
| 45 | 50 | CY7C168A-45PC | P5 | Commercial |
|  |  | CY7C168A-45DC | D6 |  |
|  |  | CY7C168A-45LC | L51 |  |
|  |  | CY7C168A-45VC | V5 |  |
|  | 70 | CY7C168A-45DMB | D6 | Military |
|  |  | CY7C168A-45LMB | L51 |  |
|  |  | CY7C168A-45FMB | F71 |  |
|  |  | CY7C168A-45KMB | K71 |  |


| Speed (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathrm{ns}) \end{aligned}$ | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 15 | 115 | CY7C169A-15PC | P5 | Commercial |
|  |  | CY7C169A-15DC | D6 |  |
|  |  | CY7C169A-15VC | V5 |  |
| 20 | 90 | CY7C169A-20PC | P5 | Commercial |
|  |  | CY7C169A-20DC | D6 |  |
|  |  | CY7C169A-20VC | V5 |  |
|  |  | CY7C169A-20DMB | D6 | Military |
|  |  | CY7C169A-20LMB | L51 |  |
|  |  | CY7C169A-20FMB | F71 |  |
|  |  | CY7C169A-20KMB | K71 |  |
| 25 | 70 | CY7C169A-25PC | P5 | Commercial |
|  |  | CY7C169A-25DC | D6 |  |
|  |  | CY7C169A-25LC | L51 |  |
|  |  | CY7C169A-25VC | V5 |  |
|  | 80 | CY7C169A-25DMB | D6 | Military |
|  |  | CY7C169A-25LMB | L51 |  |
|  |  | CY7C169A-25FMB | F71 |  |
|  |  | CY7C169A-25KMB | K71 |  |
| 35 | 70 | CY7C169A-35PC | P5 | Commercial |
|  |  | CY7C169A-35DC | D6 |  |
|  |  | CY7C169A-35LC | L51 |  |
|  |  | CY7C169A-35VC | V5 |  |
|  |  | CY7C169A-35DMB | D6 | Military |
|  |  | CY7C169A-35LMB | L51 |  |
|  |  | CY7C169A-35FMB | F71 |  |
|  |  | CY7C169A-35KMB | K71 |  |
| 45 | 50 | CY7C169A-45PC | P5 | Commercial |
|  |  | CY7C169A-45DC | D6 |  |
|  |  | CY7C169A-45LC | L51 |  |
|  |  | CY7C169A-45VC | V5 |  |
|  | 70 | CY7C169A-45DMB | D6 | Military |
|  |  | CY7C169A-45LMB | L51 |  |
|  |  | CY7C169A-45FMB | F71 |  |
|  |  | CY7C169A-45KMB | K71 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}{ }^{[15]}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}{ }^{[15]}$ | $1,2,3$ |

Note:
15. 7C168 only.

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| READ CYCLE |  |
| $t_{\text {RC }}$ |  |
| $t_{\text {AA }}$ | $7,8,9,10,11$ |
| $t_{\text {OHA }}$ | $7,8,9,10,11$ |
| $t_{\text {ACE }}$ | $7,8,9,10,11$ |
| $t_{\text {RCS }}$ | $7,8,9,10,11$ |
| $t_{\text {RCH }}$ | $7,8,9,10,11$ |
| WRITE CYCLE | $7,8,9,10,11$ |
| $t_{\text {WC }}$ | $7,8,9,10,11$ |
| $t_{\text {SCE }}$ | $7,8,9,10,11$ |
| $t_{\text {AW }}$ | $7,8,9,10,11$ |
| $t_{\text {HA }}$ | $7,8,9,10,11$ |
| $t_{\text {SA }}$ | $7,8,9,10,11$ |
| $t_{\text {PWE }}$ | $7,8,9,10,11$ |
| $t_{\text {SD }}$ | $7,8,9,10,11$ |
| $t_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00095-D

## SEMICONDUCTOR

## Features

- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns} \mathrm{t}_{\mathrm{M}}$
- $15 \mathrm{~ns} \mathrm{t}_{\mathrm{Acs}}$
- Low active power
- 495 mW (commercial)
- 660 mW (military)
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C170 is a high-performance CMOS static RAM organized as 4096 words by 4 bits. Easy memory expansion is provided by an active LOW chip select $(\overline{\mathrm{CS}})$, an active LOW output enable $(\overline{\mathrm{OE}})$, and three-state drivers.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four I/O pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

- Output enable


## $4096 \times 4$ Static R/W RAM

Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the I/O pins.
The I/O pins stay in high-impedance state when chip select ( $\overline{\mathrm{CS}}$ ) or output enable ( $\overline{\mathrm{OE})}$ is HIGH, or write enable (WE) is LOW.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



Pin Configurations

C170-2


C170-3

## Selection Guide

|  |  | 7C170-25 | 7C170-35 | 7C170-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |  |
| Maximum Operating <br> Current (mA) | Commercial | 90 | 90 | 90 |
|  | Military |  | 120 | 120 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots . \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$Ambient Temperature with |  |
| :---: | :---: |
|  |  |
| Power Applied ...................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Supply Voltage to Ground Potential <br> (Pin 22 to Pin 11) ......................... -0.5 V to +7.0 V |  |
| DC Voltage Applied to Outputs in High Z State. | -0.5 V to +7.0 V |
| DC Input Volta | 7.0 |
| Output Current into Outputs (Low) |  |

Static Discharge Voltage ............................. . >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{c c}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 7C170 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., I |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq$ |  | -10 | $+10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq$ | Disabled | -50 | $+50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., V |  |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ Operating Supply | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$ | Com'l |  | 90 | mA |
|  | Current | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Mil |  | 120 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 4 | pF |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Notes

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms


(b)

3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

THÉVENIN EQUIVALENT
OUTPUT O—_O 1.73 V

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | 7C170A-25 |  | 7C170A-35 |  | 7C170A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toha | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Acs }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 15 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 15 | ns |
| t Lzcs | $\overline{\mathrm{CS}}$ LOW to Low ${ }^{[7]}$ | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 25 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CS }}$ LOW to Write End | 25 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\text {sD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ HIGH to High Z |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 6 |  | 6 |  | 6 |  | ns |

## Notes:

5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
6. ${ }^{\mathrm{t}} \mathrm{HZOE},{ }^{\mathrm{t}} \mathrm{HZCS}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than ${ }^{t_{\text {LzCS }}}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referencd to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


## Switching Waveforms (continued)

Read Cycle No. $2^{[9,11]}$


C170-7

Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) $)^{[8,12]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[8,12,13]}$


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C170-25PC | P9 | Commercial |
|  | CY7C170-25DC | D10 |  |
|  | CY7C170-25VC | V13 |  |
|  | CY7C170-35PC | P9 | Commercial |
|  | CY7C170-35DC | D10 |  |
|  | CY7C170-35VC | V13 |  |
|  | CY7C170-35DMB | D10 | Military |
| 45 | CY7C170-45PC | P9 | Commercial |
|  | CY7C170-45DC | D10 |  |
|  | CY7C170-45VC | V13 |  |
|  | CY7C170-45DMB | D10 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

## Features

- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns} \mathrm{t}_{\mathrm{AA}}$
-10 ns $t_{\text {Acs }}$
- Low active power
- 495 mW (commercial)
- 660 mW (military)
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- Output enable
- $\mathrm{V}_{\mathrm{IH}}$ of 2.2 V


## Functional Description

The CY7C170A is a high-performance CMOS static RAM organized as 4096 words by 4 bits. Easy memory expansion is provided by an active LOW chip select (CS), an active LOW output enable ( $\overline{\mathrm{OE}}$ ) and three-state drivers.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input/output pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{3}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE})}$ LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four data I/O pins.
The I/O pins stay in high-impedance state when chip select ( $\overline{\mathrm{CS}}$ ) or output enable ( $\overline{\mathrm{OE})}$ is HIGH, or write enable (WE) is LOW.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



C170A-1

## Pin Configurations



C170A-2

## Selection Guide

|  |  | 7C170A-15 | 7C170A-20 | 7C170A-25 | 7C170A-35 | 7C170A-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating <br> Current (mA) | Commercial | 115 | 90 | 90 | 90 | 90 |
|  | Military |  | 120 | 120 | 120 | 120 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature .............. $65^{\circ} \mathrm{C}$ to $+150^{\circ}{ }^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 22 to Pin 21) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 |

Static Discharge Voltage .............................. $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-up Current .................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{c c}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 4 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms

3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

(a)

(b)


C170A-4

Equivalent to: THÉVENIN EQUIVALENT

Switching Characteristics Over the Operating Range ${ }^{[1, ~ 5]}$

| Parameters | Description | 7C170A-15 |  | 7C170A-20 |  | 7C170A-25 |  | 7C170A-35 |  | 7C170A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {Acs }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 10 |  | 15 |  | 15 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 10 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE }}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[6]}$ |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| tuzcs | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| ${ }_{\text {tscs }}$ | $\overline{\bar{C}}$ L LOW to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | WE HIGH to High Z |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {Lzwe }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

## Notes:

5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $t_{\text {HZCS }}$ is less than $t_{\text {Lzes }}$ for any given device. These parameters are sampled and not $100 \%$ tested.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referencd to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Data I/O will be high-impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{1 \mathrm{H}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
13. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$

ADDRESS

DATA OUT


## Switching Waveforms (continued)

Read Cycle No. $2^{[9,11]}$


Write Cycle No. $1^{[8,12]}$


Write Cycle No. $2^{[8,12,13]}$


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C170A-15PC | P9 | Commercial |
|  | CY7C170A-15DC | D10 |  |
|  | CY7C170A-15VC | V13 |  |
| 20 | CY7C170A-20PC | P9 | Commercial |
|  | CY7C170A-20DC | D10 |  |
|  | CY7C170A-20VC | V13 |  |
|  | CY7C170A-20DMB | D10 | Military |
|  | CY7C170A-20KMB | K73 |  |
| 25 | CY7C170A-25PC | P9 | Commercial |
|  | CY7C170A-25DC | D10 |  |
|  | CY7C170A-25VC | V13 |  |
|  | CY7C170A-25DMB | D10 | Military |
|  | CY7C170A-25KMB | K73 |  |
| 35 | CY7C170A-35PC | P9 | Commercial |
|  | CY7C170A-35DC | D10 |  |
|  | CY7C170A-35VC | V13 |  |
|  | CY7C170A-35DMB | D10 | Military |
|  | CY7C170A-35KMB | K73 |  |
| 45 | CY7C170A-45PC | P9 | Commercial |
|  | CY7C170A-45DC | D10 |  |
|  | CY7C170A-45VC | V13 |  |
|  | CY7C170A-45DMB | D10 | Military |
|  | CY7C170A-45KMB | K73 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{LX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathbf{t}_{\text {RC }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00096-B

## 4096 x 4 Static R/W RAM Separate I/O

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-25 n s t_{\mathrm{AA}}$
- Transparent Write (7C171)
- Low active power
- 385 mW
- Low standby power
$-83 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C171 and CY7C172 are high-performance CMOS static RAMs organized as 4096 by 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and three-state drivers. They have an automatic powerdown feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs are both LOW. Data on the four input pins ( $\mathrm{I}_{0}$ through $\mathrm{I}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

## Logic Block Diagram



Pin Configurations


C171-2


## Selection Guide

|  |  | 7C171-25 <br> 7C172-25 | 7C171-35 <br> 7C172-35 | 7C171-45 <br> 7C172-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |  |
| Maximum Operating <br> Current (mA) | Commerical | 90 | 90 | 70 |
|  | Military |  | 90 | 70 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) | 0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State . | -0.5 V to +7.0 V |
| DC Input Vol | 7.0 |
| Output Current into Outputs (Low | 20 |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms



Equivalent to:
THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C171-25 } \\ & \text { 7C172-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C171-35 } \\ & \text { 7C172-35 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C171-45 } \\ & \text { 7C172-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toha | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| tizce | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 10 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\overline{C E}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 25 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Read Command Set-up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {RCH }}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 25 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 25 |  | 30 |  | 35 |  | ns |
| $t_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {S }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low }{ }^{[6]} \text { (7C172) }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ (7C172) |  | 10 |  | 5 |  | 20 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WE }}$ LOW to Data Valid (7C171) |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid (7C171) |  | 25 |  | 30 |  | 35 | ns |

## Notes:

5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
7. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referencd to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.

## Switching Waveforms



CY7C171
CY7C172

## Switching Waveforms



Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled $)^{[8]}$

11. Address valid prior to or coincident with $\overline{\mathbf{C E}}$ transition LOW.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state (7C172).

## Typical DC and AC Characteristics



NORMALIZED ACCESS TIME
vs. SUPPLY VOLTAGE


TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE


NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE


TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING


OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


NORMALIZED ICc vs. CYCLE TIME


## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C171-25PC | P13 | Commerical |
|  | CY7C171-25DC | D14 |  |
|  | CY7C171-25LC | L64 |  |
|  | CY7C171-25VC | V13 |  |
| 35 | CY7C171-35PC | P13 | Commerical |
|  | CY7C171-35DC | D14 |  |
|  | CY7C171-35LC | L64 |  |
|  | CY7C171-35VC | V13 |  |
|  | CY7C171-35DMB | D14 | Military |
|  | CY7C171-35LMB | L64 |  |
| 45 | CY7C171-45PC | P13 | Commerical |
|  | CY7C171-45DC | D14 |  |
|  | CY7C171-45LC | L64 |  |
|  | CY7C171-45VC | V13 |  |
|  | CY7C171-45DMB | D14 | Military |
|  | CY7C171-45LMB | L64 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Document \#: 38-00036-E

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C172-25PC | P13 | Commerical |
|  | CY7C172-25DC | D14 |  |
|  | CY7C172-25LC | L64 |  |
|  | CY7C172-25VC | V13 |  |
| 35 | CY7C172-35PC | P13 | Commerical |
|  | CY7C172-35DC | D14 |  |
|  | CY7C172-35LC | L64 |  |
|  | CY7C172-35VC | V13 |  |
|  | CY7C172-35DMB | D14 | Military |
|  | CY7C172-35LMB | L64 |  |
| 45 | CY7C172-45PC | P13 | Commerical |
|  | CY7C172-45DC | D14 |  |
|  | CY7C172-45LC | L64 |  |
|  | CY7C172-45VC | V13 |  |
|  | CY7C172-45DMB | D14 | Military |
|  | CY7C172-45LMB | L64 |  |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}{ }^{[13]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}{ }^{[13]}$ | $7,8,9,10,11$ |

## Note:

13. 7C171 only.

## CY7C171A

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}_{\mathrm{AA}}$
- Transparent write (7C171A)
- Low active power
- 375 mW
- Low standby power
$-93 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C171A and CY7C172A are highperformance CMOS static RAMs organized as 4096 by 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable $(\overline{\mathrm{CE}})$ and threestate drivers. They have an automatic pow-er-down feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable $(\overline{\mathrm{WE}})$ inputs are both LOW. Data on the four input/output pins ( $I_{0}$ through $I_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

## $4096 \times 4$ Static R/W RAM Separate I/O

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.
The output pins remain in a high-impedance state when write enable ( $\overline{\mathrm{WE}}$ ) is LOW (7C172A only), or chip enable is HIGH, or (OE) is HIGH.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



C171A-1

Pin Configurations


C171A-2


Selection Guide

|  |  | $\begin{aligned} & \text { 7C171A-15 } \\ & \text { 7C172A-15 } \end{aligned}$ | $\begin{aligned} & \text { 7C171A-20 } \\ & \text { 7C172A-20 } \end{aligned}$ | $\begin{aligned} & \text { 7C171A-25 } \\ & \text { 7C172A-25 } \end{aligned}$ | $\begin{aligned} & \text { 7C171A-35 } \\ & \text { 7C172A-35 } \end{aligned}$ | $\begin{aligned} & \text { 7C171A-45 } \\ & \text { 7C172A-45 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 115 | 80 | 70 | 70 | 50 |
|  | Military |  | 90 | 80 | 70 | 70 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ}{ }^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State. -0.5 V to +7.0 V
DC Input Voltage ........................... -3.0 V to +7.0 V
Output Current into Outputs (Low) 20 mA

Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## AC Test Loads and Waveforms



Equivalent to:
THÉVENIN EQUIVALENT


CYPRESS
SEMMCONDUCTOR

## Notes:

5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
7. $t_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referencd to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state (7C172A).

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


## Switching Waveforms

Read Cycle No. $2^{[9,11]}$


Write Cycle No. $1(\overline{\mathrm{WE}} \text { Controlled })^{[8]}$


Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[8,12]}$


## Typical DC and AC Characteristics



NORMALIZED ACCESS TIME
vs. SUPPLY VOLTAGE


NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE



OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE



TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING



## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C171A-15PC | P13 | Commercial |
|  | CY7C171A-15DC | D14 |  |
|  | CY7C171A-15LC | L64 |  |
|  | CY7C171A-15VC | V13 |  |
| 20 | CY7C171A-20PC | P13 | Commercial |
|  | CY7C171A-20DC | D14 |  |
|  | CY7C171A-20LC | L64 |  |
|  | CY7C171A-20VC | V13 |  |
|  | CY7C171A-DMB | D14 | Military |
|  | CY7C171A-LMB | L64 |  |
|  | CY7C171A-KMB | K73 |  |
| 25 | CY7C171A-25PC | P13 | Commercial |
|  | CY7C171A-25DC | D14 |  |
|  | CY7C171A-25LC | L64 |  |
|  | CY7C171A-25CC | V13 |  |
|  | CY7C171A-25DMB | D14 | Military |
|  | CY7C171A-25LMB | L64 |  |
|  | CY7C171A-25KMB | K73 |  |
| 35 | CY7C171A-35PC | P13 | Commercial |
|  | CY7C171A-35DC | D14 |  |
|  | CY7C171A-35LC | L64 |  |
|  | CY7C171A-35VC | V13 |  |
|  | CY7C171A-35DMB | D14 | Military |
|  | CY7C171A-35LMB | L64 |  |
|  | CY7C171A-35KMB | K73 |  |
| 45 | CY7C171A-45PC | P13 | Commercial |
|  | CY7C171A-45DC | D14 |  |
|  | CY7C171A-45LC | L64 |  |
|  | CY7C171A-45VC | V13 |  |
|  | CY7C171A-45DMB | D14 | Military |
|  | CY7C171A-45LMB | L64 |  |
|  | CY7C171A-45KMB | K73 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C172A-15PC | P13 | Commercial |
|  | CY7C172A-15DC | D14 |  |
|  | CY7C172A-15LC | L64 |  |
|  | CY7C172A-15VC | V13 |  |
| 20 | CY7C172A-20PC | P13 | Commercial |
|  | CY7C172A-20DC | D14 |  |
|  | CY7C172A-20LC | L64 |  |
|  | CY7C172A-20VC | V13 |  |
|  | CY7C172A-20DMB | D14 | Military |
|  | CY7C172A-20LMB | L64 |  |
|  | CY7C172A-20KMB | K73 |  |
| 25 | CY7C172A-25PC | P13 | Commercial |
|  | CY7C172A-25DC | D14 |  |
|  | CY7C172A-25LC | L64 |  |
|  | CY7C172A-25VC | V13 |  |
|  | CY7C172A-25DMB | D14 | Military |
|  | CY7C172A-25LMB | L64 |  |
|  | CY7C172A-25KMB | K73 |  |
| 35 | CY7C172A-35PC | P13 | Commercial |
|  | CY7C172A-35DC | D14 |  |
|  | CY7C172A-35LC | L64 |  |
|  | CY7C172A-35VC | V13 |  |
|  | CY7C172A-35DMB | D14 | Military |
|  | CY7C172A-35LMB | L64 |  |
|  | CY7C172A-35KMB | K73 |  |
| 45 | CY7C172A-45PC | P13 | Commercial |
|  | CY7C172A-45DC | D14 |  |
|  | CY7C172A-45LC | L64 |  |
|  | CY7C172A-45VC | V13 |  |
|  | CY7C172A-45DMB | D14 | Military |
|  | CY7C172A-45LMB | L64 |  |
|  | CY7C172A-45KMB | K73 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}{ }^{[13]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}{ }^{[13]}$ | $7,8,9,10,11$ |

Note:
13. 7C171A only.

Document \#: 38-00104-B

## Features

- Fast access time
- Commercial: 25/35/45/55 ns (max.)
- Low power consumption
- Active: $\mathbf{9 3 5} \mathbf{~ m W}$ (max.)
- Wide temperature range
$-\mathbf{5 5}{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- 300-mil-width package
- TTL-compatible inputs and outputs
- Asynchronous
- Capable of withstanding greater than 2001V electrostatic discharge
- Single 5V supply


## Functional Description

The CY7C182 is a high-speed CMOS static RAM organized as 8,192 by 9 bits and it is manufactured using Cypress's high-performance CMOS technology. Access times as fast as 25 ns are available with maximum power consumption of only 935 mW .
The CY7C182, which is oriented toward cache memory applications, features fully static operation requiring no external clocks or timing strobes. The automatic power-down feature reduces the power consumption by $85 \%$ when the circuit is deselected. Easy memory expansion is provided by an active LOW chip enable ( $\left.\overline{\mathrm{CE}}_{1}\right)$, an active HIGH chip enable ( $\mathrm{CE}_{2}$ ), an active LOW output enable $(\overline{\mathrm{OE}})$, and threestate drivers.

An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the nine data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{OE}}$ active LOW, $\mathrm{CE}_{2}$ active HIGH, while ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the nine data input/ output pins.
The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  | 7C182-25 | 7C182-35 | 7C182-45 | 7C182-55 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | 170 | 170 | 170 | 170 |
| Maximum Standby Current (mA) | 25 | 25 | 25 | 25 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature ................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | 5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Input Voltage | $+7.0 \mathrm{~V}$ |
| Output Current into Output | 20 mA |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015.2)
Latch-Up Current ................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V $_{\text {cc }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $7 \mathrm{C182}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$. | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{GND}<\mathrm{V}_{\mathrm{OUT}}<\mathrm{V}_{\mathrm{CC}}, \\ & \text { Output Disabled } \end{aligned}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ | -10 | $+10$ | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {Cc }}=$ Max., $\mathrm{V}_{\text {Out }}=\mathrm{GND}$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | V CC Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}$ Max., Output Current $=0 \mathrm{~mA}$, $\mathrm{f}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 170 | mA |
| $\mathrm{I}_{\text {SB }}$ | Automatic Power-Down Current | $\overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{CE}_{2} \leq \mathrm{V}_{\mathrm{IL}}$ |  | 25 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| Cout | Output Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 7 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | pF |
|  |  |  | 5.0 V |  |

## Note:

1. Duration of the short circuit should not exceed 30 seconds. Not more than 1 output should be shorted at one time.
2. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range

|  | Description | 7C182-25 |  | 7C182-35 |  | 7C182-45 |  | 7C182-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| toha | Address Valid to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE1 }}$ | $\overline{\mathrm{CE}}_{1}$ Access Time |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {ACE2 }}$ | $\mathrm{CE}_{2}$ Access Time |  | 25 |  | 25 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCEE}}{ }^{[3]}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High Z |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[3]}$ | $\mathrm{CE}_{2}$ LOW to High Z |  | 20 |  | 20 |  | 25 |  | 25 |  |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $t_{\text {doe }}$ | $\overline{\mathrm{OE}}$ Access Time |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 20 |  | 20 |  | 25 |  | 30 | ns |

WRITE CYCLE ${ }^{[4]}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 18 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}{ }^{[5]}$ | Write LOW to High $\mathrm{Z}^{[7]}$ |  | 13 |  | 15 |  | 20 |  | 25 | ns |
| tpwe | WE Pulse Width | 20 |  | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from End of Write | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | Write HIGH to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |

## Notes:

3. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
4. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\mathrm{CE}_{2}$ HIGH, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
5. At any given temperature and voltage condition, $t_{\text {LZWE }}$ is less than $\mathfrak{t}_{\text {HZWE }}$ for any given device. These parameters are sampled and not $100 \%$ tested.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}} \cdot \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH.
9. If $\overline{\mathrm{CE}}_{1}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms



Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[4]}$


## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) $)^{[4,9]}$


Truth Table

| $\overline{\mathbf{C E}}_{1}$ | $\mathrm{CE}_{2}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Data-In | Data-Out | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | Z | Z | Deselect/Power-Down |
| L | H | L | H | Z | Valid | Read |
| L | H | X | L | Valid | Z | Write |
| L | H | H | H | Z | Z | Output Disable |
| X | L | X | $\mathbf{X}$ | Z | Z | Deselect |

## Ordering Information

| Speed (ns) | Ordering Code | $\begin{aligned} & \text { Package } \\ & \text { Type } \end{aligned}$ | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 25 | CY7C182-25PC | P21 | Commercial |
|  | CY7C182-25VC | V21 |  |
|  | CY7C182-25DC | D22 |  |
| 35 | CY7C182-35PC | P21 | Commercial |
|  | CY7C182-35VC | V21 |  |
|  | CY7C182-35DC | D22 |  |
| 45 | CY7C182-45PC | P21 | Commercial |
|  | CY7C182-45VC | V21 |  |
|  | CY7C182-45DC | D22 |  |
| 55 | CY7C182-55PC | P21 | Commercial |
|  | CY7C182-55VC | V21 |  |
|  | CY7C182-55DC | D22 |  |

Document *: 38-00110

## Features

- Pin-programmable into directmapped or two-way set associative format
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}$
- Common I/O
- Internal address latch
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- Compatible with Intel 82385 Cache Controller


## Functional Description

The CY7C183 and CY7C184 are highperformance monolithic CMOS static RAMs that contain 128 kbits organized into either two, two-way set associative blocks of $4 \mathrm{~K} \times 16$ RAM, or one directly mapped $8 \mathrm{~K} \times 16$-bit RAM.

They are designed specifically for use with the Intel 82385 Cache Controller, and their addresses are latched onthe falling edge of the Address Latch Enable (ALE) signal. When ALE is HIGH, the latch is transparent. The CY7C183 has all address bits latched byt he ALE signal except $\mathrm{A}_{12}$, which is unlatched. $\mathrm{A}_{12}$, which bypasses the latch, has a faster access time. All adress bits are latched by the ALE signal in the CY7C184. The mode pin controls whether they are configured as direct-mapped $8 \mathrm{~K} x$ 16 or two-way set associative $2 \times 4 \mathrm{~K} \times 16$ RAMs. When mode is HIGH, the circuits are placed in the two-way mode. In the twoway mode, the upper address bit, $\mathrm{A}_{12}$ is a "don't care," and is externally wired to ground. When mode is LOW, the circuits are placed in the direct mode.
Writing is accomplished in the two-way mode by taking $\overline{C E}$ LOW and by inserting the respective $\mathrm{CS}_{\mathrm{x}}$ and $\mathrm{WE}_{\mathrm{x}}$ signals LOW. $\overline{\mathrm{CS}}_{0}$ enables bits $\mathrm{D}_{0}-\mathrm{D}_{7}$ while $\mathrm{CS}_{1}$ enables bits $D_{8}-D_{15} . \overline{W E}_{A}$ enables cache bank $A$,
and $\overline{W E}_{B}$ enables cache bank $B$ to receive whatever data resides on the data bus. $\overline{O E}_{\mathrm{A}}$ and $\overline{\mathrm{OE}}_{\mathrm{B}}$ similarly nable cache banks A and B , respectively, to drive the data bus.
Writing is accomplished, in the direct mode, by tying $\overline{W E}_{A}$ and $W_{B}$ together externally, and using $A_{12}$ to determine which $4 \mathrm{~K} \times 16$ memory bank is selected.
Reading is accomplished in the two-way mode by taking $\overline{\mathrm{CE}} \mathrm{LOW}$, inserting the respective $\overline{\mathrm{OE}}_{x}$ and $\overline{\mathrm{CS}}_{\mathrm{x}}$ signals LOW and the respective $\overline{W E}_{x}$ signal HIGH. The contents of the memory location specified on the address pins will appear on the 16 outputs. Activation of $\overline{O E}_{A}$ and $\overline{O E}_{B}$ simultaneously will cause both banks to be deselected. Reading is accomplished in the direct mode by tying $\overline{\mathrm{OE}}_{\mathrm{A}}$ and $\overline{\mathrm{OE}}_{\mathrm{B}}$ together externally. $\mathrm{A}_{12}$ will determine which $4 \mathrm{~K} \times 16$ memory bank is enabled.

## Logic Block Diagrams



## Pin Diagrams




Selection Guide

|  |  | 7C183-25 <br> 7C184-25 | 7C183-35 <br> 7C184-35 | 7C183-45 <br> 7C184-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Address Access Time (ns) | Commercial | 25 | 35 | 45 |
|  | Military | 25 | 35 | 45 |
| Maximum Output Enable Access Time (ns) | Commercial | 10 | 14 | 16 |
|  | Military | 125 | 14 | 16 |
| Maximum Operating Current (mA) | Commercial | 220 | 170 | 140 |
|  | Military |  | 200 | 160 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State. | $0.5 \mathrm{~V} \text { to }+7.0$ |
| Input Voltage | -3.0V to +7.0V |
| tput Current into |  |

Static Discharge Voltage .......................... $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-Up Current.............................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {cc }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ t $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

PRELIMINARY

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |  |

## AC Test Loads and Waveforms


(a)



C183-6

Equivalent to: THÉvENIN EQUIVALENT


## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. At a given duty cycle, Write Cycle $\mathrm{I}_{\mathrm{CC}}$ is equal to 1.4 times Read Cycle $I_{C C}$.
5. Tested initially and after any design or process changes that may affect these parameters.
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C183-25 } \\ & \text { 7C184-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C183-35 } \\ & \text { 7C184-35 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C183-45 } \\ & \text { 7C184-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{AA}} \mathrm{A}_{12}{ }^{[8]}$ | Address to Data Valid $\mathrm{A}_{12}$ |  | 17 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {CE }}$ | Chip Enable to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{cs}}$ | Chip Select to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| toe | Output Enable to Data Valid |  | 10 |  | 14 |  | 16 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {OHL }}$ | Output Hold from ALE HIGH | 3 |  | 3 |  | 3 |  | ns |
| tizce | Chip Enable to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | Output Enable to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | Chip Enable to High Z |  | 15 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | Output Enable to High Z |  | 9 |  | 10 |  | 12 | ns |
| $t_{\text {PALE }}$ | ALE Pulse Width | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SALE }}$ | Address Set-Up to ALE Low | 4 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\text {HALE }}$ | Address Hold to ALE Low | 4 |  | 4 |  | 4 |  | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 40 |  | ns |
| $t_{\text {SCE }}$ | Chip Enable to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{scs}}$ | Chip Select to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | Write Enable Pulse Width | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Enable | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write Enable | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | Write Enable HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High Z |  | 15 |  | 15 |  | 20 | ns |
| $t_{\text {Pale }}$ | ALE Pulse Width | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SALE }}$ | Address Set-Up to ALE Low | 4 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\text {Hale }}$ | Address Hold to ALE Low | 4 |  | 4 |  | 4 |  | ns |

## Notes:

7. Both $\overline{W E}_{A}$ and $\overline{W E}_{B}$ must be HIGH for read cycle.
8. CY7C183 only.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$, $\overline{\mathrm{CS}}_{\mathrm{x}}$, and $\overline{\mathrm{WE}}_{\mathrm{x}}$. All signals must be LOW to initiate a write and any signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. Device is continuously selected, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are LOW.
11. Address valid prior to or coincident with $\overline{C E}$ transition LOW.
12. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
13. $\overline{\mathrm{OE}}$ is deselected (HIGH).

## Switching Waveforms




Read Cycle No. 3 (ALE $=\mathbf{H I G H}){ }^{[11,12]}$


Switching Waveforms (continued)
Write Cycle No. 1 (ALE = CLOCK, $\overline{\text { WE }}$ Controlled) ${ }^{[13]}$


Write Cycle No. 2 (ALE $=$ CLOCK, $\overline{\text { CE }} / \overline{\mathrm{CS}}$ Controlled) ${ }^{[13]}$


Write Cycle No. 3 (ALE $=$ HIGH, $\overline{\mathbf{C E}} / \overline{\mathbf{C S}}$ Controlled) ${ }^{[13]}$


## Truth Tables

Two-Way Mode $($ Mode $=\mathbf{H I G H})$

| $\overline{\mathbf{C E}}$ | $\overline{\mathrm{CS}}_{\mathbf{0}}$ | $\overline{\mathbf{C S}}_{1}$ | $\overline{\mathrm{OE}}_{\mathrm{A}}$ | $\overline{\mathrm{OE}}_{\mathrm{B}}$ | $\overline{\mathbf{W E}}_{\mathbf{A}}$ | $\overline{\mathbf{W E}}_{\mathrm{B}}$ | Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | X | X | Outputs High Z, Write Disabled |  |
| L | H | H | X | X | X | X | Outputs High Z, Write Disabled |  |
| X | X | X | H | H | X | X | Outputs High Z |  |
| X | X | X | L | L | X | X | Outputs High Z |  |
| L | L | H | L | H | H | H | Read I/ $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Way A |
| L | L | H | H | L | H | H | Read I/ $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Way B |
| L | H | L | L | H | H | H | Read I/O $\mathrm{O}_{8} \mathrm{I} / \mathrm{O}_{15}$ | Way A |
| L | H | L | H | L | H | H | Read I/O $\mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Way B |
| L | L | L | L | H | H | H | Read I/O $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Way A |
| L | L | L | H | L | H | H | Read I/O $0_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Way B |
| L | L | H | X | X | L | H | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Way A |
| L | L | H | X | X | H | L | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Way B |
| L | H | L | X | X | L | H | Write $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Way A |
| L | H | L | X | X | H | L | Write $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Way B |
| L | L | L | X | X | L | H | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Way A |
| L | L | L | X | X | H | L | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Way B |
| L | L | H | X | X | L | L | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Way A \& B |
| L | H | L | X | X | L | L | Write $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Way A \& B |
| L | L | L | X | X | L | L | Write I/O20-I/O 15 | Way A \& B |

## Direct Mode ( Mode $=$ LOW)

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{C S}}_{\mathbf{0}}$ | $\overline{\mathbf{C S}}_{1}$ | $\overline{\mathbf{O E}}_{\mathbf{A}}$ | $\overline{\mathbf{O E E}}_{\mathbf{B}}$ | $\overline{\mathbf{W E}}_{\mathbf{A}}$ | $\overline{\mathbf{W E}}_{\mathbf{B}}$ | Operation |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| H | X | $\mathbf{X}$ | X | X | X | X | Outputs High Z, Write Disabled |
| L | H | H | X | X | X | X | Outputs High Z, Write Disabled |
| $\mathbf{X}$ | $\mathbf{X}$ | X | H | H | X | X | Outputs High Z |
| L | L | H | L | L | H | H | Read I/O $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |
| L | H | L | L | L | H | H | Read I/O $\mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ |
| L | L | L | L | L | H | H | Read I/O $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ |
| L | L | H | X | X | L | L | Read I/O $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |
| L | H | L | X | X | L | L | Read I/O$-\mathrm{O} / \mathrm{O}_{15}$ |
| L | L | L | X | X | L | L | Read I/O$-\mathrm{I} / \mathrm{O}_{15}$ |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 25 | CY7C183-25JC | J69 | Commercial |
| 35 | CY7C183-35JC | J69 | Commercial |
|  | CY7C183-35LMB | L68 | Military |
| 45 | CY7C183-45JC | J69 | Commercial |
|  | CY7C183-45LMB | L68 | Military |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 25 | CY7C184-25JC | J69 | Commercial |
| 35 | CY7C184-35JC | J69 | Commercial |
|  | CY7C184-35LMB | L68 | Military |
| 45 | CY7C184-45JC | J69 | Commercial |
|  | CY7C184-45LMB | L68 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{Os}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00090-A

Features

- BiCMOS for optimum speed/power
- High speed
$-\mathbf{1 2} \mathrm{ns}$
- Low active power
$-600 \mathrm{~mW}$
- Low standby power
$-200 \mathrm{~mW}$
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7B185 and CY7B186 are high-performance BiCMOS static RAMs organized as 8,192 words by 8 bits. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cy press Semiconductor. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}_{1}$ ), an active HIGH chip enable ( $\mathrm{CE}_{2}$ ), and active LOW output enable (OE) and three-state drivers. Both devices have a power-down feature $\left(\mathrm{CE}_{1}\right)$ that reduces the power consumption by $67 \%$ when deselected. The CY7B185 is in the space saving 300 -mil-wide DIP package and leadless chip carrier. The CY7B186 is in the standard 600 -mil-wide package.

## 8,192 x 8 Static RAM

An active LOW write enable signal (敲) controls the writing/reading operation of the memory. When $\overline{\mathrm{CE}}_{1}$ and WE inputs are both LOW, data on the eight data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location addressed by ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, $\mathrm{CE}_{1}$ and OE active LOW, $\mathrm{CE}_{2}$ active HIGH, while WE remains HIGH. Under these conditions, the contents of the location addressed by the information on the address pins is present on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the chip is selected, outputs are enabled, and write enable $(\overline{\mathrm{WE}})$ is HIGH.

## Logic Block Diagram



Pin Configurations


## Selection Guide

|  |  | $\begin{aligned} & \hline 7 B 185-12 \\ & 7 \mathrm{~B} 186-12 \end{aligned}$ | $\begin{aligned} & 7 B 185-15 \\ & 7 \mathrm{~B} 186-15 \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | 15 |
| Maximum Operating Current (mA) | Commercial | 140 | 135 |
|  | Military |  | 145 |
| Maximum Standby Current (mA) | Commercial | 40 | 40 |
|  | Military |  | 50 |

## Maximum Rating

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ........ - 0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
Input Voltage ${ }^{[1]}$
-3.0 V to +7.0 V
Output Current into Outputs (Low)
20 mA

Static Discharge Voltage ............................. . $>2001 \mathrm{~V}$
(Per MIL-STD-883 Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . > 200 mA

## Operating Range

| Range | Ambient <br> Temperature | VCC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  |  | $\begin{aligned} & \hline 7 B 185-12 \\ & \text { 7B186-12 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 7 B 185-15 \\ & \text { 7B186-15 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | Com'l | 2.4 |  | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | Mil | 2.4 |  | 2.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ <br> Output Disabled |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | VCC Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\text { Max. }, \mathrm{I}_{\text {Out }}=0 \mathrm{~mA} \\ & \mathrm{f}=\mathrm{f} \max . \end{aligned}$ |  | Com'l |  | 140 |  | 135 | mA |
|  |  |  |  | Mil |  |  |  | 145 | mA |
| $\mathrm{I}_{\text {SB }}$ | $\overline{\mathrm{CE}}_{1}$ Power-Down Current | $\overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}}$ |  | Com'l |  | 40 |  | 40 | mA |
|  |  |  |  | Mil |  |  |  | 50 | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. ${ }^{[5]}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance |  | 7 | pF |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width $<20 \mathrm{~ns}$.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except CERDIP (D16, D22), which has maximums of $\mathrm{C}_{\mathrm{IN}}=8 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=9 \mathrm{pF}$.

## AC Test Loads and Waveforms


(a)

(b)

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT $0 \longrightarrow 1.73 \mathrm{~V}$


Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | $\begin{aligned} & \hline 7 B 185-12 \\ & \text { 7B186-12 } \end{aligned}$ |  | $\begin{aligned} & 7 B 185-15 \\ & \text { 7B186-15 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {ACE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Data Valid |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {Doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 8 |  | 10 | ns |
| thzoe | $\overline{\mathrm{OE}}$ LOW to Low Z | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[7]}$ |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}^{[8]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {hzee }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}^{[6,7]}$ $\mathrm{CE}_{2}$ LOW to High Z |  | 7 |  | 8 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {S }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {pwe }}$ | $\overline{\text { WE Pulse Width }}$ | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6.5 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzwe }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 7 |  | 7 | ns |
| $\mathrm{t}_{\text {Lzwe }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 3 |  | 3 |  | ns |

## Notes:

6. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$, and $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$.
7. ${ }^{t_{H Z O E}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
8. At any given temperature and voltage condition, $\mathbf{t}_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\overline{C E}_{1}$ LOW, $\mathrm{CE}_{2} \mathrm{HIGH}$, and WE LOW. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. All three signals must be active to initiate a write, and either signal can terminate a write by going inactive.

## Switching Waveforms



Read Cycle No. $2{ }^{[10,12]}$


Write Cycle No. $1\left(\overline{\text { WE }}\right.$ Controlled) ${ }^{[8,13]}$


## Notes:

Notes:
10. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}} \cdot \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. $\overline{\text { WE }}$ is HIGH for read cycle.
13. Data I/O is HIGH impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

SEMICONDUCTOR

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[8,12,14]}$


## Truth Table

| $\overline{\mathbf{C E}}_{1}$ | $\mathbf{C E}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| $\mathbf{H}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power- <br> Down |
| L | L | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect |
| L | H | H | L | Data Out | Read |
| L | H | L | $\mathbf{X}$ | Data In | Write |
| L | H | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 12 | CY7B185-12PC | P21 | Commercial |
|  | CY7B185-12VC | V21 |  |
|  | CY7B185-12DC | D22 |  |
| 15 | CY7B185-15PC | P21 | Commercial |
|  | CY7B185-15VC | V21 |  |
|  | CY7B185-15DC | D22 |  |
|  | CY7B185-15DMB | D22 | Military |
|  | CY7B185-15LMB | L54 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 12 | CY7B186-12PC | P15 | Commercial |
| 15 | CY7B186-15PC | P15 | Commercial |
|  | CY7B186-15DMB | D16 | Military |

[^8]
## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-20 \mathrm{~ns}$
- Low active power
$-550 \mathrm{~mW}$
- Low Standby Power
- 110 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C185 and CY7C186 are high-performance CMOS static RAMs organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}_{1}$ ), an active HIGH chip enable ( $\mathrm{CE}_{2}$ ), and active LOW output enable (OE) and three-state drivers. Both devices have an automatic power-down feature ( $\overline{\mathrm{CE}}_{1}$ ), reducing the power consumption by $73 \%$ when deselected. The CY7C185 is in the space-saving 300 -mil-wide DIP package and leadless chip carrier. The CY7C186 is in the standard 600 -mil-wide package.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{WE}}$ inputs are
both LOW and $\overline{\mathrm{CE}}_{2}$ is HIGH, data on the eight data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through I/ $\mathrm{O}_{7}$ ) is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{OE}}$ active LOW, $\mathrm{CE}_{2}$ active HIGH, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH. A die coat is used to insure alpha immunity.

Logic Block Diagram


## Pin Configurations



## Selection Guide

|  | 7C185-20 <br> 7C186-20 | 7C185-25 <br> 7C186-25 | 7C185-35 <br> 7C186-35 | 7C185-45 <br> 7C186-45 | 7C185-55 <br> 7C186-55 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | 120 | 100 | 100 | 100 | 80 |
| Maximum Standby Current (mA) | $20 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ |

CYPRESS

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied
Supply Voltage to Ground Potential $\ldots \ldots . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\qquad$ -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . 3.0 V to +7.0 V
Output Current into Outputs (Low) $\qquad$

Static Discharge Voltage .......................... > 2001 V
(per MIL-STD-883, Method 3015)
Latch-Up Current $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{c c}}$ |
| :---: | :---: | :---: |
| Commercial | $\mathbf{0}^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{array}{r} 7 \mathrm{C} 185-20 \\ \text { 7C186-20 } \end{array}$ |  | $\begin{aligned} & \text { 7C185-25,35,45 } \\ & \text { 7C186-25,35,45 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C185-55} \\ & 7 \mathrm{C} 186-55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\text {OH }}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\text {cc }}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{\text {(1] }}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| ILX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {oz }}$ | Output Leakage Current | $\begin{aligned} & \text { GND } \leq V_{I} \leq V_{\mathrm{cc}}, \\ & \text { Output Disabled } \end{aligned}$ | -10 | +10 | -10 | + 10 | -10 | +10 | $\mu \mathrm{A}$ |
| Ios | $\begin{array}{\|l\|} \hline \text { Output Short } \\ \text { Circuit Current }{ }^{[2]} \end{array}$ | $\begin{aligned} & V_{\mathrm{cc}}=\text { Max., } \\ & V_{\text {OUT }}=\text { GND } \end{aligned}$ |  | -300 |  | -300 |  | -300 | mA |
| Icc | $\mathrm{V}_{\text {cc }}$ Operating Supply Current | $\begin{aligned} & V_{\mathrm{cc}}=\mathrm{Max}, \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ |  | 120 |  | 100 |  | 80 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-Down Current | $\begin{aligned} & \mathrm{Max.}_{\mathrm{V}_{\mathrm{cc}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{cc}}-0.3 \mathrm{~V},} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{cc}}-0.3 \mathrm{Vor} \mathrm{~V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Test Conditions | Max. | Units |  |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ min. $=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
3. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



C185-5

Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C185-20 } \\ & \text { 7C186-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185-25 } \\ & \text { 7C186-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185-35 } \\ & \text { 7C186-35 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185-45 } \\ & \text { 7C186-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C185-55 } \\ & \text { 7C186-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE } 1}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {ACE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Data Valid |  | 20 |  | 25 |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[5]}$ |  | 8 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Low Z | 3 | , | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathbf{Z}^{[7,8]}$ $\mathrm{CE}_{2}$ LOW to High Z |  | 8 |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| tpu | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down |  | 20 |  | 20 |  | 20 |  | 25 |  | 25 | ns |

WRITE CYCLE ${ }^{[7]}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 20 |  | 20 |  | 25 |  | 40 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | $\mathrm{CE}_{2}$ HIGH to Write End | 15 |  | 20 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {Aw }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {S }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Pwe }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 15 |  | 20 |  | 20 |  | 25 |  | ns |
| tsp | Data Set-Up to Write End | 10 |  | 10 |  | 15 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7]}$ |  | 7 |  | 7 |  | 10 |  | 15 |  | 20 | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

Notes:
4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{\text {HZOE }} \boldsymbol{t}_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC'Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $\mathbf{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\mathrm{CE}_{2}$ HIGH, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \cdot \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
9. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.

## Switching Waveforms



Read Cycle No. $2{ }^{[10,11]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[9,11]}$


Notes:
11. Data I/O is high impedance if $\overline{O E}=V_{I H}$.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,11,12]}$


## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)


Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\overline{\mathbf{C E}}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| H | X | X | X | High Z | Deselect/Power-Down |
| X | L | X | X | High Z | Deselect |
| L | H | H | L | Data Out | Read |
| L | H | L | X | Data In | Write |
| L | H | H | H | High Z | Deselect |

## Bit Map



Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A4 | X3 | 2 |
| A5 | X4 | 3 |
| A6 | X5 | 4 |
| A7 | X6 | 5 |
| A8 | X7 | 6 |
| A9 | Y1 | 7 |
| A10 | Y4 | 8 |
| A11 | Y3 | 9 |
| A12 | Y0 | 10 |
| A0 | Y2 | 21 |
| A1 | X0 | 23 |
| A2 | X1 | 24 |
| A3 | X2 | 25 |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C185-20PC | P21 | Commercial |
|  | CY7C185-20VC | V21 |  |
|  | CY7C185-20DC | D22 |  |
|  | CY7C185-20LC | L54 |  |
| 25 | CY7C185-25PC | P21 | Commercial |
|  | CY7C185-25VC | V21 |  |
|  | CY7C185-25DC | D22 |  |
|  | CY7C185-25LC | L54 |  |
| 35 | CY7C185-35PC | P21 | Commercial |
|  | CY7C185-35VC | V21 |  |
|  | CY7C185-35DC | D22 |  |
|  | CY7C185-35LC | L54 |  |
| 45 | CY7C185-45PC | P21 | Commercial |
|  | CY7C185-45VC | V21 |  |
|  | CY7C185-45DC | D22 |  |
|  | CY7C185-45LC | L54 |  |
| 55 | CY7C185-55PC | P21 | Commercial |
|  | CY7C185-55VC | V21 |  |
|  | CY7C185-55DC | D22 |  |
|  | CY7C185-55LC | L54 |  |


| 20 | CY7C186-20PC | P15 | Commercial |
| :---: | :--- | :---: | :---: |
|  | CY7C186-20DC | D16 |  |
| 25 | CY7C186-25PC | P15 | Commercial |
|  | CY7C186-25DC | D16 |  |
| 33 | CY7C186-35PC | P15 | Commercial |
|  | CY7C186-35DC | D16 |  |
| 45 | CY7C186-45PC | P15 | Commercial |
|  | CY7C186-45DC | D16 |  |
| 55 | CY7C186-55PC | P15 | Commercial |
|  | CY7C186-55DC | D16 |  |

Document \#: 38-00037-F

SEMICONDUCTOR

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-20 \mathrm{~ns}$
- Low active power
$-688 \mathrm{~mW}$
- Low standby Power
- 220 mW
- TTL-compatible imputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C185A and CY7C186A are highperformance CMOS static RAMs organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\mathrm{CE}_{1}$ ), an active HIGH chip enable ( $\mathrm{CE}_{2}$ ), an active LOW output enable $(\overline{\mathrm{OE}})$, and three-state drivers. Both devices have an automatic power-down feature ( $\overline{\mathrm{CE}}_{1}$ ), reducing the power consumption by $68 \%$ when deselected. The CY7C185A is in the space saving 300-mil-wide DIP package and leadless chip carrier. The CY7C186A is in the standard 600 -mil-wide package.
Writing to the device is accomplished when the chip enable one ( $\overline{\mathrm{CE}}_{1}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW, and the chip

Logic Block Diagram

enable two $\left(\mathrm{CE}_{2}\right)$ input is HIGH . Data on the eight I/O pins ( $\mathrm{I} / \mathrm{O}_{0}$ through I/O $\mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ).
Reading the device is accomplished by taking chip enable one ( $\overline{\mathrm{CE}}_{1}$ ) and output enable ( $\overline{\mathrm{OE}}) \mathrm{LOW}$, while taking write enable ( $\overline{\mathrm{WE}}$ ) and chip enable two ( $\mathrm{CE}_{2}$ ) HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the I/O pins.
The I/O pins remain in high-impedance state when chip enable one ( $\mathrm{CE}_{1}$ ) or output enable ( $\overline{\mathrm{OE}}$ ) is HIGH, or write enable ( $\overline{\mathrm{WE}})$ or chip enable two $\left(\mathrm{CE}_{2}\right)$ is LOW.
A die coat is used to insure alpha immunity.

Pin Configurations


Selection Guide

|  |  | 7C185A-20 <br> 7C186A-20 | 7C185A-25 <br> 7C186A-25 | 7C185A-35 <br> 7C186A-35 | 7C185A-45 <br> 7C186A-45 | 7C185A-55 <br> 7C186A-55 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | Maximum Access Time (ns) |  | 20 | 25 | 35 | 45 | 55 |
| Maximum Operating <br> Current (mA) | Commercial | 125 | 125 | 125 | 125 | 125 |
|  | Military | 135 | 125 | 125 | 125 | 125 |
| Maximum Standby <br> Current (mA) | Commercial | $40 / 20$ | $30 / 20$ | $30 / 20$ | $30 / 20$ | $30 / 20$ |
|  | Military | $40 / 20$ | $40 / 20$ | $30 / 20$ | $30 / 20$ | $30 / 20$ |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) $\qquad$
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
Output Current into Outputs (Low) 20 mA

Static Discharge Voltage ............................ . $\quad$ 2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current $>200 \mathrm{~mA}$

Operating Range

| Range | Ambient <br> Temperature | V $_{\text {cC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C185A-20 } \\ & \text { 7C186A-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185A-25 } \\ & \text { 7C186A-25 } \end{aligned}$ |  | 7C185A-35,45,55 <br> 7C186A-35,45,55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.2 | $\mathrm{V}_{\mathbf{C C}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[3]}$ |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | $\begin{aligned} & \hline \text { Output Short } \\ & \text { Circuit Current }{ }^{[4]} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | $V_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 125 |  | 125 |  | 125 | mA |
|  |  |  | Mil |  | 135 |  | 125 |  | 125 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-Down Current | $\begin{array}{\|l} \hline \text { Max. } V_{C C}, \\ \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{IH}}, \\ \text { Min. Duty } \\ \text { Cycle }=100 \% \\ \hline \end{array}$ | Com'l |  | 40 |  | 30 |  | 30 | mA |
|  |  |  | Mil |  | 40 |  | 40 |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-Down Current | $\begin{aligned} & \text { Max. }^{C_{C C}} \geq V_{C C}-0.3 \mathrm{~V} \\ & V_{\text {IN }} \geq V_{C C}-0.3 \mathrm{~V} \\ & \text { or } V_{\text {IN }} \geq 0.3 \mathrm{~V} \\ & \hline \end{aligned}$ | Com'1 |  | 20 |  | 20 |  | 20 | mA |
|  |  |  | Mil |  | 20 |  | 20 |  | 20 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\quad \mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after may design or process changes that may affect these parameters.
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. $t_{\text {HZOE }} \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC'Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
9. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\mathrm{CE}_{2}$ HIGH, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
13. Data $I / O$ is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

CY7C186A

## AC Test Loads and Waveforms


(a)
(b)
C185A-4

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT:

- 1.73v


C185A-5

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C185A-20 } \\ & \text { 7C186A-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185A-25 } \\ & \text { 7C186A-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185A-35 } \\ & \text { 7C186A-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C185A-45 } \\ & \text { 7C186A-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C185A-55 } \\ & \text { 7C186A-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {Oha }}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {ACE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $t_{\text {ACE2 }}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Data Valid |  | 20 |  | 25 |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {DoE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\text { OE LOW }}$ to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[7]}$ |  | 8 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}^{[7,8]}$ $\mathrm{CE}_{2}$ LOW to High Z |  | 8 |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down |  | 20 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 20 |  | 20 |  | 25 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SCE } 1}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | $\mathrm{CE}_{2}$ HIGH to Write End | 15 |  | 20 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 15 |  | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 15 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7]}$ |  | 7 |  | 7 |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

## Switching Waveforms

Read Cycle No. $1{ }^{[9,10]}$


Read Cycle No. $2{ }^{[10,11]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[12,13]}$


## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[12,13,14]}$


## Typical DC and AC Characteristics



## Typical DC and AC Characteristics (continued)





Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathrm{CE}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| X | L | X | X | High Z | Deselect |
| L | H | H | L | Data Out | Read |
| L | H | L | X | Data In | Write |
| L | H | H | H | High Z | Deselect |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C185A-20PC | P21 | Commercial |
|  | CY7C185A-20VC | V21 |  |
|  | CY7C185A-20DC | D22 |  |
|  | CY7C185A-20LC | L54 |  |
|  | CY7C185A-20DMB | D22 | Military |
|  | CY7C185A-20LMB | L54 |  |
|  | CY7C185A-20KMB | K74 |  |
| 25 | CY7C185A-25PC | P21 | Commercial |
|  | CY7C185A-25VC | V21 |  |
|  | CY7C185A-25DC | D22 |  |
|  | CY7C185A-25LC | L54 |  |
|  | CY7C185A-25DMB | D22 | Military |
|  | CY7C185A-25LMB | L54 |  |
|  | CY7C185A-25KMB | K74 |  |
| 35 | CY7C185A-35PC | P21 | Commercial |
|  | CY7C185A-35VC | V21 |  |
|  | CY7C185A-35DC | D22 |  |
|  | CY7C185A-35LC | L54 |  |
|  | CY7C185A-35DMB | D22 | Military |
|  | CY7C185A-35LMB | L54 |  |
|  | CY7C185A-35KMB | K74 |  |
| 45 | CY7C185A-45PC | P21 | Commercial |
|  | CY7C185A-45VC | V21 |  |
|  | CY7C185A-45DC | D22 |  |
|  | CY7C185A-45LC | L54 |  |
|  | CY7C185A-45DMB | D22 | Military |
|  | CY7C185A-45LMB | L54 |  |
|  | CY7C185A-45KMB | K74 |  |
| 55 | CY7C185A-55PC | P21 | Commercial |
|  | CY7C185A-55VC | V21 |  |
|  | CY7C185A-55DC | D22 |  |
|  | CY7C185A-55LC | L54 |  |
|  | CY7C185A-55DMB | D22 | Military |
|  | CY7C185A-55LMB | L54 |  |
|  | CY7C185A-55KMB | K74 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 20 | CY7C186A-20PC | P15 | Commercial |
|  | CY7C186A-20DC | D16 |  |
|  | CY7C186A-20DMB | P15 | Military |
|  | CY7C186A-25PC | P15 | Commercial |
|  | CY7C186A-25DC | D16 |  |
|  | CY7C186A-25DMB | D16 | Military |
| 35 | CY7C186A-35PC | P15 | Commercial |
|  | CY7C186A-35DC | D16 |  |
|  | CY7C186A-35DMB | D16 | Military |
| 45 | CY7C186A-45PC | P15 | Commercial |
|  | CY7C186A-45DC | D16 |  |
|  | CY7C186A-45DMB | D16 | Military |
|  | CY7C186A-55PC | P15 | Commercial |
|  | CY7C186A-55DC | D16 |  |
|  | CY7C186A-55DMB | D16 | Military |

## Bit Map



## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{Os}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A4 | X3 | 2 |
| A5 | X4 | 3 |
| A6 | X5 | 4 |
| A7 | X6 | 5 |
| A8 | X7 | 6 |
| A9 | Y1 | 7 |
| A10 | Y4 | 8 |
| A11 | Y3 | 9 |
| A12 | Y0 | 10 |
| A0 | Y2 | 21 |
| A1 | X0 | 23 |
| A2 | X1 | 24 |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}$
- Low active power
$-495 \mathrm{~mW}$
- Low standby power
$-220 \mathrm{~mW}$
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C187 is a high-performance CMOS static RAM organized as 65,536 words x 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C187 has an automatic power-down feature, reducing the power consumption by $56 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}})$ LOW, while write enable ( $\overline{\mathrm{WE}})$ remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data output (DO) pin.
The output pin stays in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH or write enable ( $\overline{\mathrm{WE}})$ is LOW.
The 7C187 utilizes a die coat to insure alpha immunity.

## Logic Block Diagram



Pin Configurations
 $c$
CERPAK
Top View
NC


C187-2


C187-5

## Selection Guide

|  | 7C18715 | 7C187-20 | 7C187-25 | 7C187-35 | 7C187-45 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 90 | 80 | 70 | 70 | 50 |
| Maximum Standby Current (mA) | $40 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Static Discharge Voltage (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Ambient Temperature with <br> Power Applied ............................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-Up Cur |  | $>200 \mathrm{~mA}$ |
| Supply Voltage to Ground Potential <br> (Pin 22 to Pin 11) ............................ -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State. . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Ambient Temperature | $V_{c c}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . . . . -3.0V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015)
Latch-Up Current $>200 \mathrm{~mA}$
Operating Range

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 7C187-15 |  | 7C187-20 |  | 7C187-25,35 |  | 7C187-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ | -10 | +10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O} \leq} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled | -10 | +10 | -10 | +10 | -10 | + 10 | -10 | + 10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[2]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} ., \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  | -350 |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 90 |  | 80 |  | 70 |  | 50 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ PowerDown Current ${ }^{[3]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ |  | 40 |  | 40 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \overline{C E} \geq V_{C C}-0.3 V, \\ & V_{\text {IN }} \geq V_{C C}-0.3 V \\ & \text { or } V_{\text {IN }} \leq 0.3 V \end{aligned}$ |  | 20 |  | 20 |  | 20 |  | 20 | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| C $_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $V_{\text {IL }} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
3. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $\mathrm{I}_{\text {SB }}$ will exceed values given.
4. Tested initially and after any design or process changes that may affect these parameters.

## CY7C187

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0 \underbrace{167 \Omega}_{\text {Military }} \underbrace{1.73 V}_{1}
$$

ALL INPUT PULSES


C187-7


Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | 7C187-15 |  | 7C187-20 |  | 7C187-25 |  | 7C187-35 |  | 7C187-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| tizce | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $t_{\text {PU }}$ | $\overline{\overline{C E}}$ LOW to Power Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power Down |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |

## WRITE CYCLE ${ }^{[8]}$

| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LzWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8,9]}$ |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |

Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $\mathrm{t}_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ for any given device.
7. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


Read Cycle No. $2^{[9,11]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


## Notes:

9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)


Typical DC and AC Characteristics


CY7C187

Typical DC and AC Characteristics (continued)


Bit Map


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A0 | X3 | 1 |
| A1 | X4 | 2 |
| A2 | X5 | 3 |
| A3 | X6 | 4 |
| A4 | X7 | 5 |
| A5 | Y7 | 6 |
| A6 | Y6 | 7 |
| A7 | Y 2 | 8 |
| A8 | Y3 | 14 |
| A9 | Y1 | 15 |
| A10 | Y0 | 16 |
| A11 | Y4 | 17 |
| A12 | Y5 | 18 |
| A13 | X0 | 19 |
| A14 | X1 | 20 |
| A15 | X2 | 21 |

Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C187-15PC | P9 | Commercial |
|  | CY7C187-15VC | V13 |  |
|  | CY7C187-15DC | D10 |  |
|  | CY7C187-15LC | L52 |  |
| 20 | CY7C187-20PC | P9 | Commercial |
|  | CY7C187-20VC | V13 |  |
|  | CY7C187-20DC | D10 |  |
|  | CY7C187-20LC | L52 |  |
| 25 | CY7C187-25PC | P9 | Commercial |
|  | CY7C187-25VC | V13 |  |
|  | CY7C187-25DC | D10 |  |
|  | CY7C187-25LC | L52 |  |
| 35 | CY7C187-35PC | P9 | Commercial |
|  | CY7C187-35VC | V13 |  |
|  | CY7C187-35DC | D10 |  |
|  | CY7C187-35LC | L52 |  |
| 45 | CY7C187-45PC | P9 | Commercial |
|  | CY7C187-45VC | V13 |  |
|  | CY7C187-45DC | D10 |  |
|  | CY7C187-45LC | L52 |  |

Document \#: 38-00038-G

## CY7C187A

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}$
- Low active power
$-440 \mathrm{~mW}$
- Low standby power
- 220 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C187A is a high-performance CMOS static RAM organized as 65,536 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C187A has an automatic power-down feature, reducing the power consumption by $50 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}})$ LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data output (DO) pin.
The output pin stays in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH or write enable (WE) is LOW.
The 7C187A utilizes a die coat to insure alpha immunity.


## Selection Guide

|  |  | 7C187A-15 | 7C187A-20 | 7C187A-25 | 7C187A-35 | 7C187A-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 20 | 25 | 35 | 45 |  |
| Maximum Operating <br> Current (mA) | Commercial | 90 | 80 | 80 | 80 | 80 |
|  | Military |  | 90 | 80 | 80 | 80 |
|  | Commercial | $40 / 20$ | $40 / 20$ | $30 / 20$ | $30 / 20$ | $30 / 20$ |
|  | Military |  | $40 / 20$ | $40 / 20$ | $30 / 20$ | $30 / 20$ |


| Maximum Rating <br> (Above which the useful life may be impaired. For user guidelin |  |
| :---: | :---: |
|  |  |
| Ambient Temperature with Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 22 to Pin 11) | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 mA |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C187A-15 |  | 7C187A-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Mil |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[3]}$ |  |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{LX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  |  | -10 | + 10 | -10 | + 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Os }}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | Com'l |  | 90 |  | 80 | mA |
|  |  |  |  | Mil |  |  |  | 90 |  |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CE}} \\ & \text { Power-Down Current }{ }^{[5]} \end{aligned}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | Com'l |  | 40 |  | 40 | mA |
|  |  |  |  | Mil |  |  |  | 40 |  |
| $\mathrm{I}_{\text {SB2 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CE}} \\ & \text { Power-Down Current }{ }^{[5]} \end{aligned}$ | $\begin{aligned} & \text { Max. } V_{\mathrm{CC},} \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | Com'l |  | 20 |  | 20 | mA |
|  |  |  |  | Mil |  |  |  | 20 |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\mathrm{V}_{\mathrm{IL}} \mathrm{min} .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
6. Tested initially and after any design or process changes that may affect these parameters.
7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)


## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| C $_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## AC Test Loads and Waveforms



(b)


C187A-7

Equivalent to: THÉVENIN EQUIVALENT



## CY7C187A

Switching Characteristics Over the Operating Range ${ }^{[2,7]}$

| Parameters | Description | 7C187A-15 |  | 7C187A-20 |  | 7C187A-25 |  | 7C187A-35 |  | 7C187A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[8,9]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |

WRITE CYCLE ${ }^{[10]}$

| twc | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $t_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Lzwe }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8,9]}$ |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |

Notes:
8. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ for any given device.
9. $t_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-
up and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. ${ }^{[11,12]}$


## Switching Waveforms

Read Cycle No. ${ }^{[11,13]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[10,14]}$


## Typical DC and AC Characteristics



NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE


NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING


NORMALIZED ICC vS. CYCLE TIME


SEMICONDUCTOR

Bit Map


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A0 | X3 | 1 |
| A1 | X4 | 2 |
| A2 | X5 | 3 |
| A3 | X6 | 4 |
| A4 | X7 | 5 |
| A5 | Y7 | 6 |
| A6 | Y6 | 7 |
| A7 | Y2 | 8 |
| A8 | Y3 | 14 |
| A9 | Y1 | 15 |
| A10 | Y0 | 16 |
| A11 | Y4 | 17 |
| A12 | Y5 | 18 |
| A13 | X0 | 19 |
| A14 | X1 | 20 |
| A15 | X2 | 21 |

Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C187A-15PC | P9 | Commercial |
|  | CY7C187A-15VC | V13 |  |
|  | CY7C187A-15DC | D10 |  |
|  | CY7C187A-15LC | L52 |  |
| 20 | CY7C187A-20PC | P9 | Commercial |
|  | CY7C187A-20VC | V13 |  |
|  | CY7C187A-20DC | D10 |  |
|  | CY7C187A-20LC | L52 |  |
|  | CY7C187A-20DMB | D10 | Military |
|  | CY7C187A-20LMB | L52 |  |
|  | CY7C187A-20KMB | K73 |  |
| 25 | CY7C187A-25PC | P9 | Commercial |
|  | CY7C187A-25VC | V13 |  |
|  | CY7C187A-25DC | D10 |  |
|  | CY7C187A-25LC | L52 |  |
|  | CY7C187A-25DMB | D10 | Military |
|  | CY7C187A-25LMB | L52 |  |
|  | CY7C187A-25KMB | K73 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY7C187A-35PC | P9 | Commercial |
|  | CY7C187A-35VC | V13 |  |
|  | CY7C187A-35DC | D10 |  |
|  | CY7C187A-35LC | L52 |  |
|  | CY7C187A-35DMB | D10 |  |
|  | CY7C187A-35LMB | L52 |  |
|  | CY7C187A-35KMB | K73 |  |
| 45 | CY7C187A-45PC | P9 | Commercial |
|  | CY7C187A-45VC | V13 |  |
|  | CY7C187A-45DC | D10 |  |
|  | CY7C187A-45LC | L52 |  |
|  | CY7C187A-45DMB | D10 | Military |
|  | CY7C187A-45LMB | L52 |  |
|  | CY7C187A-45KMB | K73 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{Os}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $t_{\text {AA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{OHA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AcE }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $t_{\text {wc }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |

Document \#: 38-00115

## Features

- Fully decoded, 16 word $x$ 4-bit highspeed CMOS RAMs
- Inverting outputs CY7C189
- Non-inverting outputs CY7C190
- High speed
-15 ns and 25 ns (commercial)
-25 ns (military)
- Low power
-303 mW at 25 ns
-495 mW at 15 ns
- Power supply 5V $\pm \mathbf{1 0 \%}$
- Advanced high-speed CMOS processing for optimum speed/power product
- Capable of withstanding greater than 2001V static discharge
- Three-state outputs
- TTL-compatible interface levels


## Functional Description

The CY7C189 and CY7C190 are extremely high performance 64-bit static RAMs organized as 16 words by 4 bits. Easy memory expansion is provided by an active LOW chip select ( $\overline{\mathrm{CS}}$ ) input and three-state outputs. The devices are provided with inverting (CY7C189) and non-inverting (CY7C190) outputs.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four data inputs ( $\mathrm{D}_{0}$ through $\mathrm{D}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{3}$ ). The outputs are preconditioned such that the correct data is present

## $16 \times 4$ Static R/W RAM

at the data outputs ( $\mathrm{O}_{0}$ through $\mathrm{O}_{3}$ ) when the write cycle is complete. This precondition operation insures minimum write recovery times by eliminating the "write recovery glitch."
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW, while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins $\left(\mathrm{O}_{0}\right.$ through $\mathrm{O}_{3}$ ) in inverted ( CY 7 C 189 ) or non-inverted (CY7C190) format.
The four output pins remain in high-impedance state when chip select $(\overline{\mathrm{CS}})$ is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



Pin Configurations


C189-3


## Selection Guide

|  |  | 7C189-15 <br> 7C190-15 | 7C189-25 <br> 7C190-25 |
| :--- | :--- | :---: | :---: |
| Maximum Access Time (ns) | Commercial | 15 | 25 |
|  | Military |  | 25 |
| Maximum Operating Current (mA) | Commercial | 90 | 55 |
|  | Military |  | 70 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

|  | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ...................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-Up Cu |  | . $>200 \mathrm{~mA}$ |
| Supply Voltage to Ground Potential <br> (Pin 16 to Pin 8) . ............................ -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State.............................. -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V}_{\text {cc }}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Output Current, into Outputs (Low) ................. 10 mA | Military ${ }^{[1]}$ | $-50^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 4 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. The CMOS process does not provide a clamp diode. However these devices are insensitive to - 3 V DC input levels and -5 V undershoot pulses of less than 5 ns (measured at $50 \%$ points).
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)


C189-6
Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | $\begin{aligned} & \text { 7C189-15 } \\ & \text { 7C190-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C189-25 } \\ & \text { 7C190-25 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid ${ }^{[7]}$ |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid ${ }^{[7]}$ |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[8,9]}$ |  | 12 |  | 15 | ns |
| tizcs | $\overline{\mathrm{CS}}$ LOW to Low Z |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 5 |  | 5 |  |  |
| WRITE CYCLE ${ }^{[10,11]}$ |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[8,9]}$ |  | 12 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ |  | 12 |  | 20 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WE }}$ HIGH to Data Valid ${ }^{[7]}$ |  | 12 |  | 20 | ns |
| $t_{\text {PWE }}$ | WE Pulse Width | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | ns |
| $t_{\text {HD }}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |

## Notes:

6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the spcified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
7. $t_{A A}, t_{A C S}$, and $t_{A W E}$ are tested with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ as in part (a) of AC Test Loads. Timing is referenced to 1.5 V on the inputs and outputs.
8. Transition is measured at steady state HIGH level - 500 mV or steady state LOW level +500 mV on the output from 1.5 V level on the input.
9. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads.
10. Output is preconditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
11. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate the write.

## Switching Waveforms

## Read Cycle



Write Cycle ${ }^{[12,13]}$


## Notes:

12. All measurements referenced to 1.5 V .
13. Timing diagram represents one solution which results in optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.
14. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from 1.5 V level on the input.

## Typical DC and AC Characteristics




OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE






## Bit Map



Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | AXO | 1 |
| $\mathrm{~A}_{1}$ | AX 1 | 15 |
| $\mathrm{~A}_{2}$ | AY0 | 14 |
| $\mathrm{~A}_{3}$ | AY1 | 13 |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CY7C189-15PC | P1 | Commercial |
|  | CY7C189-15DC | D2 |  |
|  | CY7C189-15LC | L61 |  |
| 25 | CY7C189-25PC | P1 | Commercial |
|  | CY7C189-25DC | D2 |  |
|  | CY7C189-25LC | L61 |  |
|  | CY7C189-25DMB | D2 | Military |
|  | CY7C189-25LMB | L61 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CY7C190-15PC | P1 | Commercial |
|  | CY7C190-15DC | D2 |  |
|  | CY7C190-15LC | L61 |  |
|  | CY7C190-25PC | P1 | Commercial |
|  | CY7C190-25DC | D2 |  |
|  | CY7C190-25LC | L61 |  |
|  | CY7C190-25DMB | D2 | Military |
|  | CY7C190-25LMB | L61 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| ---: | ---: |
| READ CYCLE |  |


| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |

WRITE CYCLE

| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{sD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |

Document \#: 38-00039-B

## Features

- Automatic power-down when deselected
- Transparent write (7C191)
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}_{\mathrm{tA}}$
- Low active power
$-660 \mathrm{~mW}$
- Low standby power
- 193 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C191 and CY7C192 are high-performance CMOS static RAMs organized as 65,536 x 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and three-state drivers. They have an automatic powerdown feature, reducing the power consumption by $71 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE})}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW.

## Selection Guide

|  |  | 7C191-25 <br> 7C192-25 | 7C191-35 <br> 7C192-35 | 7C191-45 <br> 7C192-45 |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 |  |  |  |  |
| Maximum Operating <br> Current (mA) | Commercial | 120 | 120 | 120 |  |  |  |  |
|  | Military | 130 | 130 | 130 |  |  |  |  |
| Maximum Standby Current (mA) |  |  |  |  |  | 35 | 35 | 35 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | to $+150{ }^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 28 to Pin 14) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State. | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 m |


| Static Discharge Voltage . ........ (per MIL-STD-883, Method 3015) | >2001V |
| :---: | :---: |
| Latch-Up Current | $>200 \mathrm{~mA}$ |
| Operating Range |  |


| Range | Ambient <br> Temperature | V $_{\text {cc }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |
|  |  |  | 7 |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)


C191-5
Equivalent to: THÉEVENIN EQUIVALENT
output 0 1.73V
Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C191-25 } \\ & \text { 7C192-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C191-35 } \\ & \text { 7C192-35 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 191-45 \\ & \text { 7C192-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {Sce }}$ | $\overline{\overline{C E}}$ LOW to Write End | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 20 |  | 25 |  | 30 |  | ns |
| ${ }^{\text {ts }}$ | Data Set-Up to Write End | 15 |  | 17 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z (7C192) ${ }^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzwe }}$ | $\overline{\text { WE }}$ LOW to High Z (7C192 ${ }^{[6,7]}$ |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {AWE }}$ | WE LOW to Data Valid (7C191) |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid (7C191) |  | 20 |  | 30 |  | 35 | ns |

## Notes:

5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $t_{H Z}$ is less than $t_{L Z}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \cdot\left(7 \mathrm{C} 166: \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right.$ also $)$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
12. If $\overline{C E}$ goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state ( 7 C 192 only).

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


C191-6
Read Cycle No. $2^{[9,11]}$


C181-7

Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[8,12]}$


Typical DC and AC Characteristics


Typical DC and AC Characteristics (continued)


## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C191-25PC | P21 | Commercial |
|  | CY7C191-25VC | V21 |  |
|  | CY7C191-25DC | D22 |  |
|  | CY7C191-25LC | L54 |  |
|  |  | शथ\% | Milinas |
|  |  | 154 |  |
|  | \%约H2, Stsks | U4\% |  |
| 35 | CY7C191-35PC | P21 | Commercial |
|  | CY7C191-35VC | V21 |  |
|  | CY7C191-35DC | D22 |  |
|  | CY7C191-35LC | L54 |  |
|  | CY7C191-35DMB | D22 | Military |
|  | CY7C191-35LMB | L.54 |  |
|  | CY7C191-35KMB | K74 |  |
| 45 | CY7C191-45PC | P21 | Commercial |
|  | CY7C191-45VC | V21 |  |
|  | CY7C191-45DC | D22 |  |
|  | CY7C191-45LC | L54 |  |
|  | CY7C191-45DMB | D22 | Military |
|  | CY7C191-45LMB | L54 |  |
|  | CY7C191-45KMB | K74 |  |

Shaded area contains preliminary information.

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 25 | CY7C192-25PC | P21 | Commercial |
|  | CY7C192-25VC | V21 |  |
|  | CY7C192-25DC | D22 |  |
|  | CY7C192-25LC | L54 |  |
|  | *\% $218 \%$ SSMA | 122. | Mम祘 |
|  |  | 1.4 |  |
|  |  | K\% |  |
| 35 | CY7C192-35PC | P21 | Commercial |
|  | CY7C192-35VC | V21 |  |
|  | CY7C192-35DC | D22 |  |
|  | CY7C192-35LC | L54 |  |
|  | CY7C192-35DMB | D22 | Military |
|  | CY7C192-35LMB | L54 |  |
|  | CY7C192-35KMB | K74 |  |
| 45 | CY7C192-45PC | P21 | Commercial |
|  | CY7C192-45VC | V21 |  |
|  | CY7C192-45DC | D22 |  |
|  | CY7C192-45LC | L54 |  |
|  | CY7C192-45DMB | D22 | Military |
|  | CY7C192-45LMB | L54 |  |
|  | CY7C192-45KMB | K74 |  |

Shaded area contains preliminary information.

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\text {SCE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}{ }^{[13]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AVE}}{ }^{[13]}$ | $7,8,9,10,11$ |

Note:
13. 7C191 only

Document \#: 38-00076-E

## Features

- Automatic power-down when deselected
- Output Enable ( $\overline{\mathrm{OE}})$ feature (7C196)
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns} \mathrm{t}_{\mathrm{AA}}$
- Low active power
- 660 mW
- Low standby power
- 193 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C194 and CY7C196 are high-performance CMOS static RAMs organized as 65,536 by 4 bits. Easy memory expansion is provided by active LOW chip enable(s) ( $\overline{\mathrm{CE}}$ on the $\mathrm{CY} 7 \mathrm{C} 194, \overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ on the CY7C196) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by $71 \%$ when deselected.
Writing to the device is accomplished when the chip enable(s) ( $\overline{\mathrm{CE}}$ on the CY7C194,

## $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ on the CY7C196) and write enable (WE) inputs are both LOW. Data on the four input pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location, specified on the address pins ( $A_{0}$ through $A_{15}$ ). <br> Reading the device is accomplished by taking the chip enable(s) ( $\overline{\mathrm{CE}}$ on the CY7C194,

 $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ on the CY7C196) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.A die coat is used to ensure alpha immunity.


Selection Guide

|  |  | $\begin{aligned} & \text { 7C194-25 } \\ & \text { 7C196-25 } \end{aligned}$ | $\begin{aligned} & \hline \text { 7C194-35 } \\ & \text { 7C196-35 } \end{aligned}$ | $\begin{aligned} & \hline \text { 7C194-45 } \\ & \text { 7C196-45 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 120 | 120 | 120 |
|  | Military | 130 | 130 | 130 |
| Maximum Standby Current ( |  | 35 | 35 | 35 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State. -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current into Outputs (Low) 20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . > 200 mA
Operating Range

| Range | Ambient <br> Temperature | Vcc |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 |
| $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | pF |  |  |  |
| Cout | Output Capacitance |  | 7 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



THÉVENIN EQUIVALENT
OUTPUT O_
Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description |  | $\begin{aligned} & \hline \text { 7C194-25 } \\ & \text { 7C196-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C194-35 } \\ & \text { 7C196-35 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C194-45 } \\ & \text { 7C196-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE1 }}$, ACE2 | $\overline{\text { CE }}$ LOW to Data Valid |  |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid | 7 C 196 |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 7C196 | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z | 7C196 |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE1, }}$ CE2 | $\overline{\text { CE }}$ LOW to Low $\mathbf{Z}^{[7]}$ |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE1 }}$, CE2 | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7,8]}$ |  |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}}$ HIGH to Power-Down |  |  | 25 |  | 35 |  | 45 | ns |

## WRITE CYCLE ${ }^{[9]}$

| $\mathrm{t}_{\mathrm{Wc}}$ | Write Cycle Time | 20 |  | 30 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {sD }}$ | Data Set-Up to Write End | 15 |  | 17 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ | 0 | 13 | 0 | 15 | 0 | 20 | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance.
7. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ for any given device.
8. $t_{\text {HZCE }}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\mathrm{CE}_{1}$ LOW, $\overline{\mathrm{CE}}_{2}$ LOW, and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


Read Cycle No. ${ }^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlied) ${ }^{[9,13]}$


## Notes:

10. $\overline{\text { WE }}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}} / \overline{\mathrm{CE}}_{2}=\mathrm{V}_{\mathrm{IL}}$ (7C196: $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}_{2}=\mathrm{V}_{\mathrm{IL}}$ also).
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ transition low.
13. 7 C 196 only: Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,13,14]}$


## Typical DC and AC Characteristics




NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE


## Typical DC and AC Characteristics (continued)





7C194 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

7C196 Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\overline{\mathbf{C E}}_{\mathbf{2}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| H | X | X | X | High Z | Deselect/Power- <br> Down |
| X | H | X | X |  |  |
| L | L | H | L | Data Out | Read |
| L | L | L | X | Data In | Write |
| L | L | H | H | High Z | Deselect |

## Ordering Information

| Speed （ns） | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C194－25PC | P13 | Commercial |
|  | CY7C194－25VC | V13 |  |
|  | CY7C194－25DC | D14 |  |
|  | CY7C194－25LC | L54 |  |
|  |  | 1疗 | MII法 |
|  |  | ！ |  |
|  |  | \3．3 |  |
| 35 | CY7C194－35PC | P13 | Commercial |
|  | CY7C194－35VC | V13 |  |
|  | CY7C194－35DC | D14 |  |
|  | CY7C194－35LC | L54 |  |
|  | CY7C194－35DMB | D14 | Military |
|  | CY7C194－35LMB | L54 |  |
|  | CY7C194－35KMB | K73 |  |
| 45 | CY7C194－45PC | P13 | Commercial |
|  | CY7C194－45VC | V13 |  |
|  | CY7C194－45DC | D14 |  |
|  | CY7C194－45LC | L54 |  |
|  | CY7C194－45DMB | D14 | Military |
|  | CY7C194－45LMB | L54 |  |
|  | CY7C194－45KMB | K73 |  |

Shaded area contains preliminary information．

| Speed <br> （ns） | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C196－25PC | P21 | Commercial |
|  | CY7C196－25VC | V21 |  |
|  | CY7C196－25DC | D22 |  |
|  | CY7C196－25LC | L54 |  |
|  |  | 122 | Millay |
|  |  | \，积 |  |
|  |  | K／f |  |
| 35 | CY7C196－35PC | P21 | Commercial |
|  | CY7C196－35VC | V21 |  |
|  | CY7C196－35DC | D22 |  |
|  | CY7C196－35LC | L54 |  |
|  | CY7C196－35DMB | D22 | Military |
|  | CY7C196－35LMB | L54 |  |
|  | CY7C196－35KMB | K74 |  |
| 45 | CY7C196－45PC | P21 | Commercial |
|  | CY7C196－45VC | V21 |  |
|  | CY7C196－45DC | D22 |  |
|  | CY7C196－45LC | L54 |  |
|  | CY7C196－45DMB | D22 | Military |
|  | CY7C196－45LMB | L54 |  |
|  | CY7C196－45KMB | K74 |  |

Shaded area contains preliminary information．

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{Os}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $t_{A A}$ | 7, 8, 9, 10, 11 |
| toha | 7, 8, 9, 10, 11 |
| $t_{\text {ACE, }}$ ACE2 | 7, 8, 9, 10, 11 |
| $t_{\text {doe }}{ }^{[15]}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $t_{\text {wc }}$ | 7, 8, 9, 10, 11 |
| ${ }_{\text {tsce }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {sD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |
| $t_{\text {AWE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{ADV}}$ | 7, 8, 9, 10, 11 |

Note:
15. 7C196 only.

Document \#: 38-00081-D

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}$
- Low active power
$-550 \mathrm{~mW}$
- Low standby power


## - 193 mW

- TTL-compatible imputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C197 is a high-performance CMOS static RAM organized as 262,144 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C197 has an automatic power-down feature, reducing the power consumption by $65 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pin ( $\mathrm{D}_{\text {IN }}$ ) is written into the memory location specified on the address pins ( $A_{0}$ through $\mathrm{A}_{17}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output ( $\mathrm{D}_{\mathrm{OUT}}$ ) pin.
The output pin stays in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH or write enable (WE) is LOW.
The 7C197 utilizes a die coat to insure alpha immunity.

## Logic Block Diagram



Pin Configurations


## Selection Guide

|  |  | 7C197-25 | 7C197-35 | 7C197-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Current (ns) |  | 25 | 35 | 45 |
| Maximum Operating <br> Current (mA) | Commercial | 100 | 100 | 100 |
|  | Military | 110 | 110 | 110 |
| Maximum Standby Current (mA) |  | 35 | 35 | 35 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) | 7.0V |
| DC Voltage Applied to Outputs in High Z State . | -0.5 V to +7.0 V |
| DC Input Voltage | 3.0 V to +7.0 |
| Output Current into Outputs (Low | 20 mA |

Static Discharge Voltage ............................. $>2001 \mathrm{~V}$
(per MILSTD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V $\mathbf{c c}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C197-25, 35, 45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Min}$. | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Com'l |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{o}} \leq \mathrm{V}_{\mathrm{Cc}}$ <br> Output Disabled |  |  | -50 | +50 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{c c}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | Com'l |  | 100 | mA |
|  |  |  |  | Mil |  | 110 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-Down Current ${ }^{[4]}$ | Max. $\mathrm{V}_{\mathbf{C C}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ |  |  |  | 35 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current ${ }^{[4]}$ | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  |  |  | 20 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbf{I N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  |  | 7 |
|  |  |  | pF |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

Equivalent to: THEVENIN EQUIVALENT

$$
\text { OUTPUT } 0 \overbrace{\text { Commercial }}^{125 \Omega} \overbrace{1.90 \mathrm{~V}}^{1}
$$

OUTPUT $0 \overbrace{\text { Military }}^{187 \Omega}{ }^{1.73 \mathrm{~V}}$

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 7C197-25 |  | 7C197-35 |  | 7C197-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {AcE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{C E}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ | 0 | 13 | 0 | 15 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\overline{C E}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 20 |  | 25 |  | 30 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {Aw }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PwE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {sD }}$ | Data Set-Up to Write End | 15 |  | 17 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ | 0 | 13 | 0 | 15 | 0 | 20 | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
8. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) in AC Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. $2^{[11]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


## Notes:

10. $\bar{W} \mathbf{E}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[10, ~ 12]}$


## Typical DC and AC Characteristics








## Typical DC and AC Characteristics（continued）



7C164 Truth Table

| $\overline{\text { CE }}$ | $\overline{\text { WE }}$ | Inputs／Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect／Power－Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

Ordering Information

| Speed （ns） | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C197－25PC | P13 | Commercial |
|  | CY7C197－25VC | V13 |  |
|  | CY7C197－25DC | D14 |  |
|  | CY7C197－25LC | L54 |  |
|  |  | サ\＃ | Mルニ月多： |
|  |  | \，\％ |  |
|  |  | サイ2． |  |
| 35 | CY7C197－35PC | P13 | Commercial |
|  | CY7C197－35VC | V13 |  |
|  | CY7C197－35DC | D14 |  |
|  | CY7C197－35LC | L54 |  |
|  | CY7C197－35DMB | D14 | Military |
|  | CY7C197－35LMB | L54 |  |
|  | CY7C197－35KMB | K73 |  |
| 45 | CY7C197－45PC | P13 | Commercial |
|  | CY7C197－45VC | V13 |  |
|  | CY7C197－45DC | D14 |  |
|  | CY7C197－45LC | L54 |  |
|  | CY7C197－45DMB | D14 | Military |
|  | CY7C197－45LMB | L54 |  |
|  | CY7C197－45KMB | K73 |  |

Shaded area contains preliminary information．

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{Os}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {ACE }}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{sCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

[^9]
## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}$
- Low active power
- 825 mW
- Low standby power
- 193 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C198 and CY7C199 are high-performance CMOS static RAMs organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and active LOW output enable ( $\overline{\mathrm{OE})}$ and three-state drivers. Both devices have an automatic power-down feature, reducing the power consumption by $77 \%$ when deselected. The CY7C199 is in the space-saving 300 -mil-wide DIP package and leadless chip carrier. The CY7C198 is in the standard 600 -mil-wide package.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When CE and WE inputs are
both LOW, data on the eight data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH. A die coat is used to ensure alpha immunity.

## Logic Block Diagram



Pin Configurations


## Selection Guide

|  |  | 7C198-25 <br> 7C199-25 | 7C198-35 <br> 7C199-35 | 7C198-45 <br> 7C199-45 | 7C198-55 <br> 7C199-55 |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 | 55 |  |  |  |  |  |
| Maximum Operating <br> Current (mA) | Commercial | 170 | 150 | 150 | 150 |  |  |  |  |  |
|  | Military |  | 160 | 160 | 160 |  |  |  |  |  |
| Maximum Standby Current (mA) |  |  |  |  |  |  | 35 | 35 | 35 | 35 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 28 to Pin 14) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 |

Static Discharge Voltage ............................ . >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V cc |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OuT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

ALL INPUT PULSES


C198-6
Equivalent to: THEVENIN EQUIVALENT OUTPUT $0<1.73 \mathrm{~V}$

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | $\begin{aligned} & \text { 7C198-25 } \\ & \text { 7C199-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C198-35 } \\ & \text { 7C199-35 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C198-45 } \\ & \text { 7C199-45 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C198-55 } \\ & 7 \mathrm{C} 199-55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {AcE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[6]}$ |  | 13 |  | 15 |  | 20 |  | 25 | ns |
| tizce | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 13 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{pu}}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\text { CE }}$ HIGH to Power-Down |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 17 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 13 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |

## Notes:

5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {HZOE }}, t_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


Read Cycle No. $\mathbf{2 ~}^{[10,11]}$


C198-8
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) $)^{[8,12]}$


## Notes:

9. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Data $I / O$ is high impedance if $\overline{O E}=V_{\mathrm{IH}}$.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[8,12, ~ 13]}$


## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)



NORMALIZED ICC vs. CYCLE TIME


## Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :--- | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C198-25PC | P15 | Commercial |
|  | CY7C198-25DC | D16 |  |
| 35 | CY7C198-35PC | P15 | Commercial |
|  | CY7C198-35DC | D16 |  |
|  | CY7C198-35DMB | D16 | Military |
|  | CY7C198-35LMB | L55 |  |
| 45 | CY7C198-45PC | P15 | Commercial |
|  | CY7C198-45DC | D16 |  |
|  | CY7C198-45DMB | D16 | Military |
|  | CY7C198-45LMB | L55 |  |
| 55 | CY7C198-55PC | P15 | Commercial |
|  | CY7C198-55DC | D16 |  |
|  | CY7C198-55DMB | D16 | Military |
|  | CY7C198-55LMB | L55 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C199-25PC | P21 | Commercial |
|  | CY7C199-25VC | V21 |  |
|  | CY7C199-25DC | D22 |  |
|  | CY7C199-25LC | L54 |  |
| 35 | CY7C199-35PC | P21 | Commercial |
|  | CY7C199-35VC | V21 |  |
|  | CY7C199-35DC | D22 |  |
|  | CY7C199-35LC | L54 |  |
|  | CY7C199-35DMB | D22 | Military |
|  | CY7C199-35LMB | L54 |  |
|  | CY7C199-35KMB | K74 |  |
| 45 | CY7C199-45PC | P13 | Commercial |
|  | CY7C199-45VC | V13 |  |
|  | CY7C199-45DC | D14 |  |
|  | CY7C199-45LC | L54 |  |
|  | CY7C199-45DMB | D14 | Military |
|  | CY7C199-45LMB | L54 |  |
|  | CY7C199-45KMB | K74 |  |
| 55 | CY7C199-55PC | P13 | Commercial |
|  | CY7C199-55VC | V13 |  |
|  | CY7C199-55DC | D14 |  |
|  | CY7C199-55LC | L54 |  |
|  | CY7C199-55DMB | D14 | Military |
|  | CY7C199-55LMB | L54 |  |
|  | CY7C199-55KMB | K74 |  |

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{Os}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\text {SB1 }}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\text {RC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {OHA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {doe }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $\mathrm{t}_{\text {wc }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {sce }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{tsD}^{\text {d }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |

# CY74S189, CY27LS03 <br> CY27S03, CY27S07 

## Features

- Fully decoded, 16 word $x$ 4-bit highspeed CMOS RAMs
- Inverting outputs 27S03, 27LS03, 74S189
- Non-inverting outputs 27S07
- High speed
$-25 \mathrm{~ns}$
- Low power
- 210 mW (27LS03)
- Power supply $5 \mathrm{~V} \pm \mathbf{1 0 \%}$
- Advanced high-speed CMOS processing for optimum speed/power product
- Capable of withstanding greater than 2001V static discharge


## - Three-state outputs

## - TTL-compatible inteface levels

## Functional Description

These devices are high-performance 64-bit static RAMs organized as 16 words by 4 bits. Easy memory expansion is provided by an active LOW chip select ( $\overline{\mathrm{CS}}$ ) input and three-state outputs. The devices are provided with inverting and non-inverting outputs.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs ( $\mathrm{D}_{0}$ through $\mathrm{D}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{3}$ ). The outputs are pre-
conditioned so that the write data is present at the outputs when the write cycle is complete. This precondition operation ensures minimum write recovery times by eliminating the "write recovery glitch."
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins $\left(\mathrm{O}_{0}\right.$ through $\left.\mathrm{O}_{3}\right)$ in inverted or non-inverted (CY27S07) format.
The output pins remain in a high-impedance state when chip select ( $\overline{\mathrm{CS}}$ ) is HIGH, or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



Selection Guide (For higher performance and lower power, refer to the CY7C189/90 data sheet.)

|  | 27S03A <br> 27S07A | 27S03, 27S07 <br> 74S189 | 27LS03 |  |
| :--- | :--- | :---: | :---: | :---: |
|  | Commercial | 25 | 35 |  |
|  | Military | 25 | 35 | 65 |
| Maximum Operating Current (mA) | Commercial | 90 | 90 |  |
|  | Military | 100 | 100 | 38 |

## Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current, into Outpus (Low) | 10 |

Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 4 | pF |
| Cour | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. The CMOS process does not provide a clamp diode. However these devices are insensitive to - 3V DC input levels and - 5 V undershoot pulses of less than 5 ns (measured at $50 \%$ points).
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

ALL INPUT PULSES


Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | $\begin{aligned} & \text { 27S03A } \\ & \text { 27S07A } \end{aligned}$ |  | $\begin{aligned} & \text { 27S03 } \\ & \text { 27S07 } \end{aligned}$ |  | 74S189 |  | 27LS03 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 |  | 35 |  | 35 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid ${ }^{[7]}$ |  | 25 |  | 35 |  | 35 |  | 65 | ns |
| $\mathrm{t}_{\text {ACs }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid ${ }^{[7]}$ |  | 15 |  | 17 |  | 22 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[8,9,10]}$ |  | 15 |  | 20 |  | 17 |  | 35 | ns |
| WRITE CYCLE ${ }^{[6,11,12]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 25 |  | 35 |  | 35 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {scs }}$ | $\overline{\text { CS }}$ Set-Up to Write Start |  |  |  |  | 0 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{HCS}}$ | $\overline{\mathrm{CS}}$ Hold from Write End |  |  |  |  | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {sD }}$ | Data Set-Up to Write End | 20 |  | 25 |  | 20 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 20 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{HzWE}}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8,9,10]}$ |  | 20 |  | 25 |  | 20 |  | 35 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WE }} \mathrm{HIGH}$ to Output Valid ${ }^{[7]}$ |  | 20 |  | 35 |  | 30 |  | 35 | ns |

## Notes:

6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the spcified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. $t_{A A}, t_{A C S}$, and $t_{A W E}$ are tested with $C_{L}=30 \mathrm{pF}$ as in part (a) of $A C$ Test Loads. Timing is referenced to 1.5 V on the inputs and outputs.
8. Transition is measured at steady-state HIGH level - 500 mV or steadystate LOW level +500 mV on the output from 1.5 V level on the input.
9. $\mathrm{t}_{\mathrm{HzCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads.
10. At any given temperature and voltage condition, $\mathbf{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZCS }}$ for any given device.
11. Output is preconditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
12. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminates the write.

CYPRESS

## CY74S189, CY27LS03 CY27S03, CY27S07

## Switching Waveforms



Write Cycle ${ }^{[13,14]}$


Notes:
13. All measurements referenced to 1.5 V .
14. Timing diagram represents one solution which results in optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violate.

## Bit Map



Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | AXO | 1 |
| $\mathrm{~A}_{1}$ | AX1 | 15 |
| $\mathrm{~A}_{2}$ | AY0 | 14 |
| $\mathrm{~A}_{3}$ | AY1 | 13 |

ROW 0

ROW 3

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}$ | $7,8,9,10,11$ |

Document \#: 38-00041-C

## Features

- $256 \times 4$ static RAM for control stores in high-speed computers
- Processed with high-speed CMOS for optimum speed/power
- Separate inputs and outputs
- Low power
- Standard power: 660 mW (commercial) 715 mW (military
- Low power: 440 mW (commercial) 495 mW (military)
- 5-volt power supply $\pm 10 \%$ tolerance both commercial and military
- Capable of withstanding greater than 2001 V static discharge


## Functional Description

The CY93422 is a high-performance CMOS static RAM organized as 256 by 4 bits. Easy memory expansion is provided by an active LOW chip select one ( $\overline{\mathrm{CS}}_{1}$ ) input, an active HIGH chip select two ( $\mathrm{CS}_{2}$ ) input, and three-state outputs.
An active LOW write enable input ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are LOW and the chip select two $\left(\mathrm{CS}_{2}\right)$ input is HIGH, the information on the four data inputs $\left(D_{0}\right.$ to $\left.D_{3}\right)$ is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the
write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."
Reading is performed with the chip select one $\left(\overline{C S}_{1}\right)$ input LOW, the chip select two input ( $\mathrm{CS}_{2}$ ) and write enable (WE) inputs HIGH, and the output enable input ( $\overline{O E}$ ) LOW. The information stored in the addressed word is read out on the four noninverting outputs $\left(\mathrm{O}_{0}\right.$ to $\left.\mathrm{O}_{3}\right)$.
The outputs of the memory go to an active high-impedance state whenever chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ is HIGH, chip select two $\left(\mathrm{CS}_{2}\right)$ is LOW, output enable ( $\overline{\mathrm{OE}}$ ) is HIGH, or during the writing operation when write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



Pin Configuration


Selection Guide (For higher performance and lower power, refer to the CY7C122 data sheet.)

|  |  | 93422 A | 93LA22A | 93422 | 93LA22 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | Commercial | 35 | 45 | 45 | 60 |
|  | Military | 45 | 55 | 60 | 75 |
| Maximum Operating Current (mA) | Commercial | 120 | 80 | 120 | 80 |
|  | Military | 130 | 90 | 130 | 90 |

Maximum Rating
(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature ................. $-65^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied |  |
| Supply Voltage to Ground Potential (Pin 22 to Pin 8) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Output State . . . . . . . . . | 0.5 V to +Vcc Ma |
| DC Input Volta | + |
| Output Current into Outputs (L) |  |
| DC Input Current | 5.0 |

Static Discharge Voltage ............................ $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-Up Current ................................... . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{gathered} 93422 \\ 93422 \mathrm{~A} \end{gathered}$ |  | $\begin{gathered} \text { 93LA22 } \\ \text { 93LA22A } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}$ | $-5.2 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=$ | 8.0 mA |  | 0.45 |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level ${ }^{[3]}$ | Guaranteed Input L Voltage for all Inpu | gical HIGH | 2.1 |  | 2.1 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level ${ }^{[3]}$ | Guaranteed Input L Voltage for all Inpu | gical LOW |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}$ | 0.4 V |  | -300 |  | -300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{Cc}}=$ Max., $\mathrm{V}_{\text {IN }}$ | 4.5 V |  | 40 |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}$ | 0.0 V |  | -90 |  | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | All Inputs = GND | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 110 |  | 70 | mA |
|  |  | $\mathrm{V}_{\text {cc }}=$ Max. | $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ |  | 110 |  | 70 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  | 120 |  | 80 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 130 |  | 90 |  |
| $\mathrm{V}_{\text {CL }}$ | Input Clamp Voltage |  |  | See Note 5 |  | See Note 5 |  |  |
| $\mathrm{I}_{\text {CEX }}$ | Output Leakage Current | $\mathrm{V}_{\text {Out }}=2.4 \mathrm{~V}$ |  |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  | -50 |  | -50 |  |  |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 4 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Function Table ${ }^{[7]}$

| Inputs |  |  |  |  | Outputs$\mathbf{O}_{\mathbf{n}}$ | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CS}_{2}$ | $\overline{\mathbf{C S}}_{1}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathrm{OE}}$ | $\mathrm{D}_{\text {n }}$ |  |  |
| L | X | X | X | X | High Z | Not Selected |
| X | H | X | X | X | High Z | Not Selected |
| H | L | H | H | X | High Z | Output Disable |
| H | L | H | L | X | Selected Data | Read Data |
| H | L | L | X | L | High Z | Write "0' |
| H | L | L | X | H | High Z | Write " 1 ' |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not aitempt to test these values without suitable equipment.

## AC Test Loads and Waveforms



Commercial Switching Characteristics Over the Operating Range ${ }^{[8,9]}$

| Parameters | Description | 93422A |  | 93L422A |  | 93422 |  | 931422 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}(\mathrm{~A})^{[10]}} \mathrm{t}_{\mathrm{PH}(\mathrm{~A})} \end{aligned}$ | Delay from Address to Output (Address Access Time) |  | 35 |  | 45 |  | 45 |  | 60 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tzZH}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right) \\ & \left.\mathrm{CS}_{1}, \mathrm{CS}_{2}\right) \end{aligned}$ | Delay from Chip Select to Active Output and Correct Data |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tZH}}(\overline{\mathrm{WE}}) \\ & \mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{WE}}) \end{aligned}$ | Delay from Write Enable to Active Output and Correct Data (Write Recovery) |  | 25 |  | 40 |  | 40 |  | 45 | ns |
| $\begin{array}{\|l} \hline \mathrm{t}_{\mathrm{PZH}}(\overline{\mathrm{OE}}) \\ \mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{OE}}) \\ \hline \end{array}$ | Delay from Output Enable to Active Output and Correct Data |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{s}}$ (A) | Set-Up Time Address (Prior to Initiation of Write) | 5 |  | 5 |  | 10 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{A})$ | Hold Time Address (After Terminiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{s}}$ (DI) | Set-Up Time Data Input (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (DI) | Hold Time Data Input (After Terminitation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathbf{S}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | Set-Up Time Chip Select (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | Hold Time Chip Select (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{WE}})$ | Minimum Write Enable Pulse Width to Insure Write | 20 |  | 40 |  | 30 |  | 45 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right) \\ & \mathrm{t}_{\mathrm{PLZ}}\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right) \end{aligned}$ | Delay from Chip Select to Inactive Output (High Z) |  | 30 |  | 40 |  | 30 |  | 45 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tHZ}}(\overline{\mathrm{WE}}) \\ & \mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{WE}}) \end{aligned}$ | Delay from Write Enable to Inactive Output (High Z) |  | 30 |  | 40 |  | 30 |  | 45 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{t} \mathrm{PHZ}}(\overline{\mathrm{OE}}) \\ & \mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{OE}}) \end{aligned}$ | Delay from Output Enable to Inactive Output (High Z) |  | 30 |  | 40 |  | 30 |  | 45 | ns |

Military Switching Characteristics Over the Operating Range ${ }^{[8,9]}$

| Parameters | Description | 93422A |  | 93L422A |  | 93422 |  | 93L422 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\begin{aligned} & \mathfrak{t}_{\text {PLH }(A)}[10] \\ & t_{\text {PHL }}{ }^{[10)} \end{aligned}$ | Delay from Address to Output (Address Access Time) |  | 45 |  | 55 |  | 60 |  | 75 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tzH}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right) \\ & \mathrm{CPS}_{1}\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right) \end{aligned}$ | Delay from Chip Select to Active Output and Correct Data |  | 35 |  | 40 |  | 45 |  | 45 | ns |
| $\begin{aligned} & \mathrm{t}_{\text {tZH }}(\overline{\mathrm{WE}}) \\ & \mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{WE}}) \end{aligned}$ | Delay from Write Enable to Active Output and Correct Data (Write Recovery) |  | 40 |  | 45 |  | 50 |  | 50 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tzH}}(\overline{\mathrm{OE}}) \\ & \mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{OE}}) \end{aligned}$ | Delay from Output Enable to Active Output and Correct Data |  | 35 |  | 40 |  | 45 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{S}}(\mathrm{A})$ | Set-Up Time Address (Prior to Initiation of Write) | 5 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{A})$ | Hold Time Address (After Terminiation of Write) | 5 |  | 5 |  | 5 |  | 10 |  | ns |
| $\mathrm{t}_{5}$ (DI) | Set-Up Time Data Input (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (DI) | Hold Time Data Input (After Terminitation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{ts}_{s}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | Set-Up Time Chip Select (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{th}_{\mathrm{h}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | Hold Time Chip Select (After Termination of Write) | 5 |  | 5 |  | 5 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{ph}}(\overline{\mathrm{WE}})$ | Minimum Write Enable Pulse Width to Insure Write | 35 |  | 40 |  | 40 |  | 45 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right) \\ & \mathrm{t}_{\mathrm{PLZ}}\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right) \end{aligned}$ | Delay from Chip Select to Inactive Output (High Z) |  | 35 |  | 40 |  | 45 |  | 45 | ns |
| $\begin{array}{\|l} \hline \mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}}) \\ \mathrm{t}_{\mathrm{PLZ}}(\mathrm{WE}) \\ \hline \end{array}$ | Delay from Write Enable to Inactive Output (High Z) |  | 40 |  | 40 |  | 45 |  | 45 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{t} \mathrm{PZZ}}(\overline{\mathrm{OE}}) \\ & \mathrm{t}_{\mathrm{PLZ}}(\mathrm{OE}) \\ & \hline \end{aligned}$ | Delay from Output Enable to Inactive Output (High Z) |  | 35 |  | 40 |  | 45 |  | 45 | ns |

## Notes:

4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
5. The CMOS process does not provide a clamp diode. However, the CY93422 is insensitive to -3V DC input levels and -5V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
6. Tested initially and after any design or process changes that may affect these parameters.
7. $\mathbf{H}=$ High Voltage Level, $L=$ Low Voltage Level, $X=$ Don't Care. High $\mathbf{Z}$ implies outputs are disabled or off. This condition is defined as a high-impedance state for the CY93422.
8. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ and $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ unless otherwise noted.
9. $\mathrm{t}_{\mathrm{PZH}}(\overline{\mathrm{WE}}), \mathrm{t}_{\mathrm{PZH}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$, and $\mathrm{t}_{\mathrm{PZH}}(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and with both the input and output timing refer-
enced to 1.5 V . $\mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{WE}}), \mathrm{t}_{\mathrm{PZL}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$, and $\mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ closed, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and with both the input and output timing referenced to $1.5 \mathrm{~V} . \mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}}) . \mathrm{t}_{\mathrm{PHZ}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$, and $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$, and are measured between the 1.5 V level on the input to the $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ level on the output. $\mathbf{t}_{\mathrm{PLZ}}(\overline{\mathrm{WE}}), \mathrm{t}_{\mathrm{PLZ}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$, and $\mathrm{t}_{\mathrm{PLZ}}(\mathrm{O} \overline{\mathrm{E}})$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}$, and are measured between the 1.5 V level on the input and the $\nabla_{\text {OL }}+500 \mathrm{mV}$ level on the output.
10. $\mathrm{t}_{\mathrm{PLH}(\mathrm{A})}$ and $\mathrm{t}_{\mathrm{PHL}(\mathrm{A})}$ are tested with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
11. Switching delays from the address, output enable, and chip select inputs to the data output. The CY93422 disabled output in the "OFF" condition is represented by a single center line.

## Switching Waveforms

Read Cycle ${ }^{[11]}$


Write Cycle (with $\overline{\mathrm{OE}}=$ LOW)


422A-7

## [

Ordering Information

| Speed (ns) | Ordering Code |  | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
|  | Standard Power | Low Power |  |  |
| 35 | CY93422APC |  | P7 | Commercial |
|  | CY93422ADC |  | D8 |  |
|  | CY93422ALC |  | L54 |  |
| 45 | CY93422PC | CY93L422APC | P7 | Commercial |
|  | CY93422DC | CY93L422ADC | D8 |  |
|  | CY93422LC | CY93L422ALC | L54 |  |
|  | CY93422ADMB |  | D8 | Military |
|  | CY93422ALMB |  | L54 |  |
| 55 |  | CY93L422ADMB | D8 | Military |
|  |  | CY93L422ALMB | L54 |  |
| 60 |  | CY93L422PC | P7 | Commercial |
|  |  | CY93L422DC | D8 |  |
|  |  | CY93L422LC | L54 |  |
|  | CY93422DMB |  | D8 | Military |
|  | CY93422LMB |  | L54 |  |
| 75 |  | CY93L422DMB | D8 | Military |
|  |  | CY93L422LMB | L54 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $t_{\text {PLH(A) }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PHL }}(\mathrm{A})$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PZH }}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{PZL}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{PZH}}(\overline{\mathrm{WE}})$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{WE}})$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PZH }}(\overline{\mathrm{OE}})$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PZL }}(\overline{\mathrm{OE}})$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{S}}(\mathrm{A})$ | 7, 8, 9, 10, 11 |
| $t_{\text {b }}$ (A) | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{s}}$ (DI) | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{n}}$ (DI) | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{5}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{h}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{WE}})$ | 7, 8, 9, 10, 11 |

Document \#: 38-00022-C

## Features

- Very high speed 256K SRAM module
- Access time of 10 nsec.
- 300-mil-wide hermetic DIP package
- Low active power
- 1.8W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- On-chip decode for speed and density
- JEDEC pinout-compatible with 7C194 monolithic SRAMs
- Small PCB footprint
$-\mathbf{0 . 3 6}$ sq. in.


## Functional Description

The CYM1220 is an extremely high performance 256 -kilobit static RAM module organized as 65,536 words by 4 bits. This module is constructed using four $16 \mathrm{~K} \times 4$ static RAMs in LCC packages mounted on a 300 -mil-wide ceramic substrate. Extremely high speed and density are achieved by using BiCMOS SRAMs containing internal address decoding logic.
Writing to the module is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ )
of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ) will appear on the four output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ).
The data output pins remain in a highimpedance state unless the module is selected and write enable $(\overline{\mathrm{WE}})$ is HIGH.

## Logic Block Diagram



Pin Configuration


1220-2

## Selection Guide

|  |  | $\mathbf{1 2 2 0 H D}-10$ | $\mathbf{1 2 2 0 H D}-\mathbf{1 2}$ | $\mathbf{1 2 2 0 H D}-15$ | $\mathbf{1 2 2 0 H D} \mathbf{2 0}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 10 | 12 | 15 | 20 |
| Maximum Operating <br> Current (mA) | Commercial | 325 | 325 | 325 |  |
|  | Military |  | 375 | 375 | 375 |
| Maximum Standby <br> Current (mA) | Commercial | 200 | 200 | 200 |  |
|  | Military |  | 250 | 250 | 250 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ......... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . $\quad-0.5 \mathrm{~V}$ to +7.0 V
Output Current into Outputs (Low)
20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | CYM1220HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| V OH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 2.2 | VCC | V |
| $\mathrm{V}_{\text {LL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -20 | $+20$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CE} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | Commercial |  | 325 | mA |
|  |  |  | Military |  | 375 |  |
| ISB1 | Automatic $\overline{\mathrm{CE}}$ Power-Down Current | $\begin{array}{\|l\|} \hline V_{C C}=\text { Max., } \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{H}}, \\ \text { Min. Duty Cycle }=100 \% \\ \hline \end{array}$ | Commercial |  | 200 | mA |
|  |  |  | Military |  | 250 |  |
| ISB2 | Automatic $\overline{\mathrm{CE}}$ <br> Power-Down Current | $\begin{array}{\|l\|} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ \mathrm{~V}_{\text {IN }} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{array}$ | Commercial |  | 200 | mA |
|  |  |  | Military |  | 250 |  |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 25 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 30 | pF |

Votes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. Tested on a sample basis.

## tC Test Loads and Waveforms


(a)

(b)


1220-4

Reristics Over the Operating Range ${ }^{[3]}$
Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1220 HD -10 |  | 1220HD-12 |  | 1220HD-15 |  | 1220HD-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | MIn. | Max. |  |
|  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| toHA | Data Hold from Address Change | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| t LZCE | $\overline{\text { CE }}$ LOW to Low Z | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\text { CE }}$ HIGH to High $\mathbf{Z}^{4]}$ |  | 6 |  | 8 |  | 8 |  | 8 | ns |
| tPU | $\overline{\text { CE }}$ LOW to Power Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CE}}$ HIGH to Power Down |  | 10 |  | 12 |  | 15 |  | 20 | ns |
|  |  |  |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| tSCE | $\overline{\text { CE }}$ LOW to Write End | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| ${ }_{\text {taw }}$ | Address Set-up to Write End | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| tha | Address Hold from Write End | 1 |  | 1 |  | 1 |  | 1 |  | ns |
| tSA | Address Set-up from Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 8 |  | 10 |  | 10 |  | 10 |  | ns |
| thD | Data Hold from Write End | 1 |  | 1 |  | 1 |  | 1 |  | ns |
| tLZWE | WE HIGH to Low Z | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[4]}$ | 0 | 5 | 0 | 7 | 0 | 7 | 0 | 10 | ns |

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $\mathrm{t}_{\text {HZCS }}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
9. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$


## Switching Waveforms (continued)

Read Cycle No. $2^{[6,8]}$


Write Cycle No. $1\left(\overline{\mathrm{WE}}\right.$ Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[5,9]}$


Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\text { WE }}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read Word |
| L | L | Data In | Write Word |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 10 | CYM1220HD-10C | HD08 | Commercial |
| 12 | CYM1220HD-12C | HD08 | Commercial |
|  | CYM1220HD-12MB |  | Military |
| 15 | CYM1220HD-15C | HD08 | Commercial |
|  | CYM1220HD-15MB |  | Military |
| 20 | CYM1220HD-20MB | HD08 | Military |

Document \#: 38-00025

## 256K X 4 SRAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 2.6W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.3 in .
- Small PCB footprint
-0.56 sq. in.


## Functional Description

The CYM1240 is a very high performance 1-megabit static RAM module organized as 256 K words by 4 bits. This module is constructed using four $256 \mathrm{~K} \times 1$ static RAMs in LCC packages mounted on a ceramic substrate with pins. It is socketcompatible with monolithic $256 \mathrm{~K} \times 4$ SRAMs.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{3}$ ) of the device is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking chip select $(\overline{\mathrm{CS}})$ low while ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ) will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{3}$ ).
The data input/output pins remain in a high-impedance state when chip select $(\overline{\mathrm{CS}})$ is HIGH or when write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

Logic Block Diagram


Pin Configuration

1240-1

1240-2

## Selection Guide

|  |  | $\mathbf{1 2 4 0 H D}-\mathbf{2 5}$ | $\mathbf{1 2 4 0 H D}-\mathbf{3 5}$ | 1240HD-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 |
| Maximum Operating <br> Current (mA) | Commercial | 480 | 480 | 480 |
|  | Military | 480 | 480 | 480 |
|  | Commercial | 160 | 160 | 160 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ......... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V
Output Current into Outputs (Low)
20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{c c}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1240HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{Cc}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{cc}}$, Output Disabled | -60 | $+60$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ Operating Supply Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \overline{\mathrm{CS}} \leq \mathrm{V}_{\text {IL }}$ |  | 480 | mA |
| $\mathrm{I}_{\text {SB } 1}$ | Automatic $\overline{\mathrm{CS}}$ PowerDown Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 160 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ PowerDown Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}={\mathrm{Max} ., \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V},}_{V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}} \end{aligned}$ |  | 80 | mA |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 40 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |

Notes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than $20 \mathrm{~ns} . \quad$ 2. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)
(b)

1240-3
1240-4

SEMICONDUCTOR

## Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1240HD-25 |  | 1240HD-35 |  | 1240HD-45 |  | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{LZCS}}$ | $\overline{\mathrm{CS}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{Hzcs}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[4]}$ |  | 15 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{pD}}$ | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 | ns |

WRITE CYCLE

| $\mathrm{t}_{\mathrm{wC}}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{scs}}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{sA}}$ | Address Set-Up from Write Start | 0 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{sD}}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{LZWE}}$ | $\overline{\mathrm{WE}}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[4]}$ | 0 | 15 | 0 | 25 | 0 | 25 | ns |

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathbf{C S}}$ LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{W E}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[6,8]}$


Write Cycle No. 1 (产E Controlled) ${ }^{[5]}$


1240-7
Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[5,9]}$


## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read Word |
| L | L | Data In | Write Word |

## Ordering Information

| Speed | Ordering Code | Operating <br> Range |
| :---: | :--- | :--- |
| 25 | CYM1240HD-25C | Commercial |
|  | CYM1240HD-25MB | Military |
| 35 | CYM1240HD-35C | Commercial |
|  | CYM1240HD-35MB | Military |
| 45 | CYM1240HD-45C | Commercial |
|  | CYM1240HD-45MB | Military |

Document \#: 38-M-00029

## Features

- Very high speed 256K SRAM module - Access time of 10 nsec.
- 300-mil-wide hermetic DIP package
- Low active power
- 2.1W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- On-chip decode for speed and density
- JEDEC pinout-compatible with 7C199 monolithic SRAMs
- Small PCB footprint
$-\mathbf{0 . 4 2}$ sq. in.


## Functional Description

The CYM1400 is an extremely high performance 256 -kilobit static RAM module organized as 32,768 words by 8 bits. This module is constructed using four $16 \mathrm{~K} \times 4$ static RAMs in LCC packages mounted on a 300 -mil-wide ceramic substrate. Extremely high speed and density are achieved by using BiCMOS SRAMs containing internal address decoding logic.
Writing to the module is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ )
of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ).
Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ) will appear on the eight output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ).
The data output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



Pin Configuration


1400-1
1400-2

## Selection Guide

|  |  | $\mathbf{1 4 0 0 H D}-10$ | $\mathbf{1 4 0 0 H D}-12$ | $\mathbf{1 4 0 0 H D}-15$ | $\mathbf{1 4 0 0 H D}-20$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 10 | 12 | 15 | 20 |
| Maximum Operating <br> Current (mA) | Commercial | 375 | 375 | 375 |  |
|  | Military |  | 425 | 425 | 425 |
| Maximum Standby <br> Current (mA) | Commercial | 200 | 200 | 200 |  |
|  | Military |  | 250 | 250 | 250 |

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

'Above which the useful life may be impaired)
storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
?ower Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
jupply Voltage to Ground Potential ......... -0.5 V to +7.0 V
JC Voltage Applied to Outputs
$n$ High Z State -0.5 V to +7.0 V
JC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
Jutput Current into Outputs (Low)
20 mA
Electrical Characteristics Over the Operating Range


Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 25 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 30 | pF |

Notes:

- $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .

2. Tested on a sample basis.

## IC Test Loads and Waveforms


(a)

(b)


## Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1400HD-10 |  | 1400HD-12 |  | 1400HD-15 |  | 1400HD-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | MIn. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| toha | Data Hold from Address Change | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $t_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 8 |  | 10 |  | 10 |  | 10 | ns |
| tLZOE | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 2 |  | 2 |  | 3 |  | 3 |  | ns |
| thzoe | $\overline{\text { OE HIGH to High } \mathrm{Z}}$ |  | 8 |  | 9 |  | 9 |  | 9 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low Z | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| thzCE | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[4]}$ |  | 6 |  | 8 |  | 8 |  | 8 | ns |
| tPU | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CE}}$ HIGH to Power-Down | . | 10 |  | 12 |  | 15 |  | 20 | ns |

## WRITE CYCLE

| twC | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ SE | $\overline{\text { CE }}$ LOW to Write End | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 1 |  | 1 |  | 1 |  | 1 |  | ns |
| tSA | Address Set-Up from Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| trwe | WE Pulse Width | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| ${ }_{\text {tSD }}$ | Data Set-Up to Write End | 8 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 1 |  | 1 |  | 1 |  | 1 |  | ns |
| tLZWE | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[4]}$ | 0 | 5 | 0 | 7 | 0 | 7 | 0 | 10 | ns |

Notes:
3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $\mathbf{t}_{\text {HZCS }}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{I}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
9. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[6,8]}$


Write Cycle No. $1\left(\overline{\mathrm{WE}}\right.$ Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[5,9]}$


Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\overline{\mathbf{O E}}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | X | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :--- |
| 10 | CYM1400HD-10C | HD09 | Commercial |
| 12 | CYM1400HD-12C | HD09 | Commercial |
|  | CYM1400HD-12MB |  | Military |
| 15 | CYM1400HD-15C | HD09 | Commercial |
|  | CYM1400HD-15MB |  | Military |
| 20 | CYM1400HD-20MB | HD09 | Military |

[^10]
## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 30 ns
- 32-pin, 0.6-in.-wide DIP package
- JEDEC-compatible pinout
- Low active power
- 1.2W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Commercial and military temperature ranges


## Functional Description

The CYM1420 is a very high performance 1-megabit static RAM module organized as 128 K words by 8 bits. The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in leadless chip carriers mounted onto a double-sided multilayer ceramic substrate. A decoder is used to interpret the higher-order addresses $\mathrm{A}_{15}$ and $\mathrm{A}_{16}$ and to select one of the four RAMs.
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$

## $128 \mathrm{~K} \times 8$ Static RAM Module

through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ), and output enable ( $\overline{\mathrm{OE})}$ LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



1420-1
1420-2

## Selection Guide

|  |  | $\mathbf{1 4 2 0 H D}-30$ | $\mathbf{1 4 2 0 H D}-35$ | $\mathbf{1 4 2 0 H D}-45$ | $\mathbf{1 4 2 0 H D}-55$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 45 | 55 |  |
|  | Commercial | 210 | 210 | 210 | 210 |
|  | Military |  |  | 210 | 210 |
| Maximum Standby Current (mA) | Commercial | 140 | 140 | 140 | 140 |
|  | Military |  |  | 140 | 140 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Supply Voltage to Ground Potential $\ldots . . . . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

Output Current into Outputs (Low)
20 mA

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1420HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{IIX}_{\text {I }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -15 | +15 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -15 | +15 | $\mu \mathrm{A}$ |
| Los | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=$ GND |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I} \text { OUT }=0 \mathrm{~mA} \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 210 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 140 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40 | pF |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

## AC Test Loads and Waveforms

2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
3. Tested on a sample basis.


Equivalent to: THÉVENIN EQUIVALENT


CYM1420
Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1420HD-30 |  | 1420HD-35 |  | 1420HD-45 |  | 1420HD-55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIn. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ CYCLE

| $\mathrm{t}_{\mathrm{R} C}$ | Read Cycle Time | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| toHA | Data Hold from Address Change | 3 |  | 3 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $t_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 18 |  | 25 |  | 30 | ns |
| ${ }_{\text {t }}$ LZOE | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }} \mathrm{HZOE}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High Z |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }} \mathrm{HZCS}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| tPU | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpD | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to Power-Down |  | 30 |  | 35 |  | 45 |  | 55 | ns |

## WRITE CYCLE ${ }^{[7]}$

| twC | Write Cycle Time | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSCS | $\overline{\mathrm{CS}}$ LOW to Write End | 25 |  | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 40 |  | 45 |  | ns |
| tha | Address Hold from Write End | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {PWE }}$ | WE Pulse Width | 25 |  | 25 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {SD }}$ | Data Set-Up to Write End | 18 |  | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 3 |  | 3 |  | 5 |  | 5 |  | ns |
| $t_{\text {LZWE }}$ |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| tHZWE | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[5,6]}$ | 0 | 15 | 0 | 15 | 0 | 15 | 0 | 25 | ns |

## Notes:

I. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
i. $t_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
i. At any given temperature and voltage condition $\mathrm{t}_{\mathrm{HzCS}}$ is less than $t_{\text {Lzes }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
'. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.
;witching Waveforms ${ }^{[10]}$
Lead Cycle No. $1^{[8,9]}$

DDRESS

ATA OUT


DATA VALID

Switching Waveforms (continued)
Read Cycle No. $2^{[8,10]}$


Write Cycle No. 1 (产E Controlled) ${ }^{[7,11]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,11,12]}$


## ruth Table

| $\overline{\overline{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathrm{OE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## )rdering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :--- | :---: | :--- |
| 30 | CYM1420HD-30C | HD04 | Commercial |
| 35 | CYM1420HD-35C | HD04 | Commercial |
| 45 | CYM1420HD-45C | HD04 | Commercial |
|  | CYM1420HD-45MB | HD04 | Military |
| 55 | CYM1420HD-55C | HD04 | Commercial |
|  | CYM1420HD-55MB | HD04 | Military |

ocument \#: 38-M-00001-A

## CYM1421

## 128K x 8 Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 70 ns
- 32-pin, 0.6-in.-wide DIP package
- JEDEC-compatible pinout
- Low active power
- 660 mW (max.)
- Hermetic SMD technology
- TTLcompatible inputs and outputs
- 2V data retention (L version)


## Functional Description

The CYM1421 is a high-performance 1-megabit static RAM module organized as 128 K words by 8 bits. The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in leadless chip carriers mounted onto a double sided multilayer ceramic substrate. A decoder is used to interpret the higher-order addresses $\mathbf{A}_{15}$ and $\mathbf{A}_{16}$ and select one of the four RAMs.
Writing to the memory module is accomplished when the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$
through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathbf{A}_{16}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ), and output enable ( $\overline{\mathrm{OE})}$ LOW, while writs enable (WE) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.


## Selection Guide

|  |  | $\mathbf{1 4 2 1 H D - 7 0}$ | $\mathbf{1 4 2 1 H D - 8 5}$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 70 | 85 |
| Maximum Operating Current (mA) | Commercial | 120 | 120 |
| Maximum Standby Current (mA) | Commercial | 70 | 70 |

## Maximum Ratings

Above which the useful life may be impaired)
itorage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Imbient Temperature with
'ower Applied
$-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
iupply Voltage to Ground Potential . . . . . . . . -0.3 V to +7.0 V
)C Voltage Applied to Outputs
n High Z State
-0.3 V to +7.0 V
) C Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7.0 V
Jutput Current into Outputs (Low) . . . . . . . . . . . . . . . . . 50 mA
Ilectrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1421HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| VIL | Input LOW Voltage |  | -0.3 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | + 10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 120 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 70 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 20 | mA |

Yapacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40 | pF |

otes:
Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1421HD-70 |  | 1421HD-85 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 70 |  | 85 |  | ns |
| ${ }_{\text {taA }}$ | Address to Data Valid |  | 70 |  | 85 | ns |
| toha | Data Hold from Address Change | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 70 |  | 85 | ns |
| tome | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 40 |  | 50 | ns |
| ${ }_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 5 |  | 5 |  | ns |
| thzoe | $\stackrel{\rightharpoonup}{\mathrm{OE}}$ HIGH to High Z |  | 30 |  | 35 | ns |
| ${ }_{\text {L L CCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | ns |
| thzCS | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 35 |  | 35 | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |
| twC | Write Cycle Time | 70 |  | 85 |  | ns |
| tsCS | $\overline{C S}$ LOW to Write End | 65 |  | 75 |  | ns |
| taw | Address Set-Up to Write End | 65 |  | 75 |  | ns |
| tha | Address Hold from Write End | 10 |  | 15 |  | ns |
| tSA | Address Set-Up to Write Start | 25 |  | 25 |  | ns |
| ${ }^{\text {t }}$ PWE | $\overline{\text { WE Pulse Width }}$ | 30 |  | 35 |  | ns |
| tSD | Data Set-Up to Write End | 20 |  | 20 |  | ns |
| ${ }^{\text {thD }}$ | Data Hold from Write End | 10 |  | 10 |  | ns |
| t LZWE | $\overline{\mathrm{WE}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | ns |
| thzwe | $\overline{\text { WE }}$ HIGH to High $\mathrm{Z}^{[5,6]}$ | 0 | 45 | 0 | 50 | ns |

## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $t_{\text {HZCS }}$ is less than $t_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W} E$ LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1421 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| V ${ }_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{aligned} & V_{C C}=2.0 \mathrm{~V} \\ & \hline \mathrm{CS} \geq V_{C C}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq V_{C C}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 250 | mA |
| ${ }^{\text {t }} \mathrm{CDR}^{\text {[13] }}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[13]}$ | Operation Recovery Time |  | ${ }^{t_{R C}}{ }^{[12]}$ |  | ns |

Notes:
12. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
13. Guaranteed, not tested.

Data Retention Waveform


## Switching Waveforms ${ }^{[10]}$

Read Cycle No. $1^{[8,9]}$


Switching Waveforms (continued)

## Read Cycle No. $2^{[8,10]}$



Write Cycle No. $1\left(\overline{\text { WE }}\right.$ Controlled) ${ }^{[77,11]}$


Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled) ${ }^{[7,11,14]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{H}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 70 | CYM1421HD-70C | HD04 | Commercial |
|  | CYM1421LHD-70C | HD04 |  |
| 85 | CYM1421HD-85C | HD04 | Commercial |
|  | CYM1421LHD-85C | HD04 |  |

Jocument \#: 38-M-00002-A

## 128 K x 8 Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{3 0} \mathbf{n s}$
- Low active power
- 1.1W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.65 in.
- Small PCB footprint
-0.8 sq . in.


## Functional Description

The CYM1422 is a high-performance 1-megabit static RAM module organized as 128 K words by 8 bits. This module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in SOICs mounted onto a single sided multilayer epoxy laminate board with pins. A decoder is used to interpret the higher-order address $\mathrm{A}_{15}$ and $\mathrm{A}_{16}$ and select one of the four RAMs.
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable $(\overline{\mathrm{WE}})$ inputs are both LOW. Data on the eight input/output pins (I/O0 through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory
location specified on the address pins (A0 through A16). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE} \text { ) LOW, while write }}$ enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



## Selection Guide

|  | 1422PS-30 | 1422PS-35 | 1422PS-45 | 1422PS-55 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | 200 | 200 | 200 | 200 |
| Maximum Standby Current (mA) | 140 | 140 | 140 | 140 |

## $128 \mathrm{~K} \times 8$ Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 45 ns
- 32-pin, 0.6-inch-wide DIP package
- JEDEC-compatible pinout
- Low active power
- 1.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Commercial temperature range
- Small PCB footprint
- 1.1 sq. in.


## Functional Description

The CYM1423 is a high-performance 1-megabit static RAM module organized as 128 K words by 8 bits. This module is constructed using four $64 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. A decoder is used to interpret the higher-order address and select two of the four RAMs.
Writing to the module is accomplished when the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) of the device is written into the
memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}})$ LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ) will appear on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ).
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



1423-1
1423-2

## Selection Guide

|  | 1423PD-45 | 1423PD-55 | 1423PD-70 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 45 | 55 | 70 |
| Maximum Operating Current (mA) | 210 | 210 | 210 |
| Maximum Standby Current (mA) | 80 | 80 | 80 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$ $-45^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ......... -0.3 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.3 V to +7.0 V
DC Input Voltage
-0.3 V to +7.0 V

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1423PD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| VIL | Input LOW Voltage |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $<\mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | $+10$ | $\mu \mathrm{A}$ |
| $I_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\text {IL }} \end{aligned}$ |  | 210 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ PowerDown Current | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 80 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ PowerDown Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}={\mathrm{Max} ., \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V},}^{V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}} \end{aligned}$ |  | 80 | mA |

## Capacitance ${ }^{[1]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| C IN $^{\text {In }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |

Note:

1. Tested on a sample basis.

## AC Test Loads and Waveforms


(a) (b)

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | 1423PD-45 |  | 1423PD-55 |  | 1423PD-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{DOE}}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 20 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{LZOE}}$ | $\overline{\mathrm{OE}}$ LOW to LOW Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{LZCS}}$ | $\overline{\mathrm{CS}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[3]}$ |  | 20 |  | 25 |  | 30 | ns |

## WRITE CYCLE

| twC | Write Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tSCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 40 |  | 45 |  | 60 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 40 |  | 45 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| tSA | Address Set-Up from Write Start | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 35 |  | 35 |  | 40 |  | ns |
| ${ }^{\text {S }}$ D | Data Set-Up to Write End | 35 |  | 35 |  | 40 |  | ns |
| ${ }^{\text {thb }}$ | Data Hold from Write End | 2 |  | 2 |  | 5 |  | ns |
| ${ }^{\text {t }}$ LZWE | WE HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ HZWE | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[3]}$ | 0 | 15 | 0 | 25 | 0 | 30 | ns |

## Notes:

2. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
3. $t_{\text {HZcs }}$ and $t_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
4. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
5. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
6. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
7. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
8. Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[5,6]}$

ADDRESS

JATA OUT


Switching Waveforms (continued)
Read Cycle No. $\mathbf{2}^{[5,7]}$


1423-6
Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[4,8]}$


1423-7
Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled) ${ }^{[4,8,9]}$


1423-8

## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 45 | CYM1423PD-45C | PD01 | Commercial |
| 55 | CYM1423PD-55C | PD01 | Commercial |
| 70 | CYM1423PD-70C | PD01 | Commercial |

Document \#: 38-M-00026

## Features

- High-density 2-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 5.3W (max.)
- SMD technology
- Separate Data I/O
- 60-pin ZIP package
- TTL-compatible inputs and outputs
- Low profile
- Max. height of .5 in .
- Small PCB footprint
- $\mathbf{1 . 1 7}$ sq. in.


## Functional Description

The CYM1441 is a very high performance 2-megabit static RAM module organized as 256 K words by 8 bits. This module is constructed using eight $256 \mathrm{~K} \times 1$ static RAMs in SOJ packages mounted on an epoxy laminate substrate with pins. Two chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{L}}\right.$ and $\left.\overline{\mathrm{CS}}_{\mathrm{U}}\right)$ are used to independently enable the upper and lower 4 bits of the data word.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input pins ( $\mathrm{DI}_{0}$ through $\mathrm{DI}_{7}$ ) of the device is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking chip select $(\overline{\mathrm{CS}})$ and output enable $(\overline{\mathrm{OE}})$ low, while write enable ( $\overline{\mathrm{WE} \text { ) }}$ remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ) will appear on the appropriate data output pins ( $\mathrm{DO}_{0}$ through $\mathrm{DO}_{7}$ ).
The data output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



1441-1

Pin Configuration

|  |
| :---: |

## Selection Guide

|  | $\mathbf{1 4 4 1 P Z - 2 5}$ | 1441PZ-35 | 1441PZ-45 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 960 | 960 | 960 |
| Maximum Standby Current (mA) | 320 | 320 | 320 |

## 512K x 8 Static RAM Module

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 35 ns
- Low active power
- 3.4W (max.)
- Double-sided SMD technology
- TTL-compatible inputs and outputs
- Low profile version (PF)
- Max. height of $\mathbf{3 4 5}$ in.
- Small footprint SIP version (PS)
— PCB layout area of $\mathbf{1 . 2} \mathbf{~ s q}$. in.


## Functional Description

The CYM1460 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed from sixteen $32 \mathrm{~K} \times 8$ SRAMs in plastic surface mount packages on an epoxy laminate board with pins. Two choices of pins are available for vertical (PS) or horizontal (PF) through-hole mounting. On-board decoding selects one of the sixteen SRAMs from the highorder address lines, keeping the remaining fifteen devices in standby mode for minimum power consumption.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of
the memory. When $\overline{\mathrm{MS}}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the eight data input/output pins is written into the memory location specified on the address pins. Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{MS}}$ and $\overline{\mathrm{OE}}$, active LOW, while $\overline{\mathrm{WE}}$ remains inactive or HIGH. Under these conditions, the content of the location addressed by the information on the address pins is present on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.


## Selection Guide

|  | 1460PS-35 <br> 1460 PF-35 | 1460PS-45 <br> $1460 P F-45$ | 1460PS-55 <br> 1460PF-55 | 1460PS-70 <br> 1460PF-70 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 35 | 45 | 55 | 70 |
| Maximum Operating Current (mA) | 625 | 625 | 625 | 625 |
| Maximum Standby Current (mA) | 560 | 560 | 560 | 560 |

## 512K x 8 Static RAM Module

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 70 ns
- Low active power
-825 mW (max.)
- Double-sided SMD technology
- TTL-compatible inputs and outputs
- Low profile version (PF)
- Max. height of $\mathbf{.} 315 \mathrm{in}$.
- Small footprint SIP version (PS)
- PCB layout area of 1.5 sq . in.
- 2V data retention (L version)


## Functional Description

The CYM1461 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed from sixteen $32 \mathrm{~K} \times 8$ SRAMs in plastic surface mount packages on an epoxy laminate board with pins. Two choices of pins are available for vertical (PS) or horizontal (PF) through-hole mounting. On-board decoding selects one of the sixteen SRAMs from the highorder address lines keeping the remaining fifteen devices in standby mode for minimum power consumption.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of
the memory. When $\overline{\mathrm{MS}}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the eight data input/output pins is written into the memory location specified on the address pins. Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{MS}}$ and $\overline{\mathrm{OE}}$ active LOW, while $\overline{\mathrm{WE}}$ remains inactive or HIGH. Under these conditions, the content of the location addressed by the information on the address pins is present on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.


## Selection Guide

|  | 1461PS-70 <br> $\mathbf{1 4 6 1 P F - 7 0}$ | 1461PS-85 <br> 1461PF-85 | 1461PS-100 <br> 1461PF-100 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 70 | 85 | 100 |
| Maximum Operating Current (mA) | 150 | 150 | 150 |
| Maximum Standby Current (mA) | 50 | 50 | 50 |

## 512K x 8 SRAM Module

## 'eatures

High-density 4-megabit SRAM module
High-speed CMOS SRAMs

- Access time of 45 ns

Low active power
$-1.65 W$ (max.)
JEDEC-compatible pinout
32-pin, 0.6-inch-wide DIP package
TTL-compatible inputs and outputs
Low profile
— Max. height of .34 in.
Small PCB footprint
-0.98 sq. in.

## Functional Description

The CYM1464 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed using four $256 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted on an epoxy laminate substrate with pins. A decoder is used to interpret the higher-order address $\left(\mathrm{A}_{18}\right)$ and to select two of the four RAMs.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) of the device is written into the
memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}) \mathrm{LOW}$, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $A_{0}$ through $A_{18}$ ) will appear on the eight appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ).
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



1464-1
1464-2

## Belection Guide

|  | 1464PD-45 | 1464PD-55 | 1464PD-70 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 45 | 55 | 70 |
| Maximum Operating Current (mA) | 300 | 300 | 300 |
| Maximum Standby Current (mA) | 240 | 240 | 240 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State -0.5 V to +7.0 V
DC Input Voltage

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1464PD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\leq} \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 300 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power- <br> Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 240 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ Power- <br> Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\text { Max. }, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 10 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 40 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 30 | pF |

Note:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .

## AC Test Loads and Waveforms


iwitching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1464PD-45 |  | 1464PD-55 |  | 1464PD-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 45 |  | 55 |  | 70 | ns |
| torA | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| ${ }_{\text {L }}$ LZOE | $\overline{O E}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {thzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z | 0 | 15 | 0 | 15 | 0 | 15 | ns |
| t LZCS | $\overline{\mathrm{CS}}$ LOW to Low Z | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[4]}$ | 0 | 20 | 0 | 20 | 0 | 20 | ns |
| tPU | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to Power-Down |  | 45 |  | 55 |  | 70 | ns |

## WRITE CYCLE

| twc | Write Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tscs | $\overline{\text { CS }}$ LOW to Write End | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 3 |  | 3 |  | 3 |  | ns |
| tsA | Address Set-Up from Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 35 |  | 40 |  | 50 |  | ns |
| tSD | Data Set-Up to Write End | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ HZWE | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[4]}$ |  | 15 |  | 20 |  | 25 | ns |

## Jotes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured +500 mV from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$
8. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## iwitching Waveforms

:ead Cycle No. $1^{[6.7]}$

DDRESS
ata OUT


Switching Waveforms (continued)
Read Cycle No. $2^{[6,8]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled) ${ }^{[5,9]}$


## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | $\mathbf{X}$ | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 45 | CYM1464PD-45C | PD02 | Commercial |
| 55 | CYM1464PD-55C | PD02 | Commercial |
| 70 | CYM1464PD-70C | PD02 | Commercial |

Document \#: 38-M-00030

## CYM1540

## 256K x 9 Buffered SRAM Module with Separate I/O

## Features

- High-density 2-megabit SRAM module with parity
- High-speed CMOS SRAMs
- Access time of 30 ns
- Buffered address and control inputs
- Low active power
- 6.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of . 52 in.
- Small PCB footprint
-1.6 sq. in.


## Functional Description

The CYM1540 is a very high performance 2-megabit static RAM module organized as 256 K words by 9 bits. This module is constructed using nine $256 \mathrm{~K} \times 1$ static RAMs in SOJ packages mounted on an epoxy laminate board with pins. Input buffers are provided on the address and control lines to reduce input capacitance and loading.
Writing to the module is accomplished when the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the data input pins $\left(\mathrm{DI}_{0}\right.$ through $\left.\mathrm{DI}_{8}\right)$ of
the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $A_{17}$ ) will appear on the appropriate data output pins ( $\mathrm{DO}_{0}$ through $\mathrm{DO}_{8}$ ). The data output pins remain in a highimpedance state when chip select ( $\overline{\mathrm{CS}}$ ) is HIGH or when write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

Logic Block Diagram


Pin Configuration


1540-2

## Selection Guide

|  | 1540PF-30 <br> $1540 P S-30$ | 1540PF-35 <br> $1540 P S$ | 1540PF-45 <br> 1540PS-45 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 45 |
| Maximum Operating Current (mA) | 1125 | 1125 | 1125 |
| Maximum Standby Current (mA) | 350 | 350 | 350 |

## $16 \mathrm{~K} \times 16$ Static RAM Module

## Features

- High-density 256-kbit SRAM module
- High-speed CMOS SRAMs
- Access time of 12 ns
- Low active power
- 3W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of $\mathbf{2 1 5} \mathrm{in}$.
- Small PCB footprint
-1.2 sq . in.
- JEDEC-defined pinout
- Independent byte select
- 2 V data retention ( L version)


## Functional Description

The CYM1610 is a high-performance 256 -kbit static RAM module organized as 16 K words by 16 bits. This module is constructed from four 16K x 4 SRAMs in leadless chip carriers mounted on a ceramic substrate with pins.
Selecting the device is achieved by a chip select input pin as well as two byte select pins ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) for independently selecting upper or lower byte for read or write operations.
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ), byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are LOW. Data on the input/output pins of the selected byte $\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}\right.$,
$\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ), byte select ( $\overline{\mathrm{UB}}$, $\overline{\mathrm{LB}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.
The input/output pins remain in a highimpedance state when chip select ( $\overline{\mathrm{CS}}$ ), byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) or output enable $(\overline{\mathrm{OE}})$ is HIGH , or write enable $(\overline{\mathrm{WE}})$ is LOW.

## Logic Block Diagram



Pin Configuration


1610-1

## Selection Guide

|  |  | 16101118 | 14104015 | 1610HD-20 | 1610HD-25 | 1610HD-35 | 1610HD-45 | 1610HD-50 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | 15. | 20 | 25 | 35 | 45 | 50 |
| Maximum Operating Current (mA) | Com'l | S5\% | S50 | 330 | 330 | 330 | 330 | 330 |
|  | Mil |  | \$51. | 581 | 360 | 330 | 330 | 330 |
| Maximum Standby Current (mA) | Com'l | S\% | S0 | 60 | 60 | 60 | 60 | 60 |
|  | Mil |  | 250 | 2\% | 60 | 60 | 60 | 60 |

[^11]
## Maximum Ratings

（Above which the useful life may be impaired）

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ．．．．．．．．．．．．．．．．．．．．．．．．．．．．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ．．．．．．．．．-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage ．．．．．．．．．．．．．．．．．．．．．．．-0.5 V to +7.0 V
Output Current into Outputs（Low）
20 mA

Static Discharge Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．＞2001V
（Per MIL－STD－883 Method 3015．2）
Latch－Up Current
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | VCC |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  |  | $\begin{aligned} & \text { 1610HD-20C } \\ & \text { 1610HD-25 } \\ & \text { 1610HD-35 } \\ & \text { 1610HD-45 } \\ & \text { 1610HD-50 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Mins． | Maネ\％ | Min． | Max． |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min．， $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | ， 24 | ＜＜＜ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min．， $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 的\％ |  | 0.4 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2\％ | 乡ect | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | \＃ | 10， | －0．5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{I}}$ | Input Load Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ |  | 㐫 | －15 | ＋15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ ，Output Disabled | \％ | 边 | －15 | ＋15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max．， $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | \％边 |  | －350 | mA |
| $\mathrm{I}_{\mathrm{CCx} 16}$ | $V_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\text {out }}=0 \mathrm{~mA} \\ & \mathrm{CS}, \overline{\mathrm{UB}}, \& \overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | \＃\＃\＃， | \＄80． |  | 330 | mA |
| $\mathrm{I}_{\mathrm{CCx} \times}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\text {out }}=0 \mathrm{~mA} \\ & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{UB}} \text { or } \overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  | 200 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power－Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } V_{c c}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | \％ | 200 |  | 60 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power－Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  |  |  | 60 | mA |

Shaded area contains preliminary information．

## Capacitance ${ }^{(3)}$

| Parameters | Description | Test Conditions | Max． | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |

## Notes：

1．Not more than 1 output should be shorted at one time．Duration of the short circuit should not exceed 30 seconds．

2．A pull－up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CE input is required to keep the de－ vice deselected during $V_{C C}$ power－up，otherwise $I_{S B}$ will exceed values given．
3．Tested on a sample basis．

## IC Test Loads and Waveforms


quivalent to: THEVENIN EQUIVALENT

jwitching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1610110 |  | 16101\% |  | 1610HD-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mink | Ma\%: | Mink | Mà\# | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| ${ }^{\text {tre }}$ | Read Cycle Time | 12. |  | W |  | 20 |  | ns |
| ${ }^{\text {t }} \mathrm{AA}$ | Address to Data Valid |  | 12 |  | 1. |  | 20 | ns |
| toha | Data Hold from Address Change | \% |  | 2 |  | 5 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 12 |  | \#, |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | \#1 |  | 1\% |  | 10 | ns |
| ${ }_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | ${ }^{2}$ |  | 3 |  | ns |
| ${ }^{\text {t }} \mathrm{HZOE}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 8 |  | \& |  | 8 | ns |
| ${ }^{\text {t }}$ LZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | \% |  | 3. |  | 5 |  | ns |
| ${ }^{\text {t }} \mathrm{HZCS}$ | $\overline{\overline{C S}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 8 |  | \% |  | 8 | ns |
| tPU | $\overline{\mathrm{CS}}$ LOW to Power-Up | \% |  | \% |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | \% |  | 13 |  | 20 | ns |

WRITE CYCLE ${ }^{[7]}$

| twC | Write Cycle Time | $1{ }^{1}$ |  | \$, |  | 20 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 川. |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 川. |  | 12. |  | 15 |  | ns |
| ${ }^{\text {tha }}$ | Address Hold from Write End | 2. |  | \% |  | 2 |  | ns |
| tSA | Address Set-Up to Write Start | 0. |  | 0s |  | 2 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 1. |  | 12 |  | 15 |  | ns |
| ${ }^{\text {t }}$ S | Data Set-Up to Write End | H. |  | 10. |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | \% |  | 2 |  | 2 |  | ns |
| ${ }_{\text {t }}$ LZWE |  | § |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }} \mathrm{HZWE}$ | WE LOW to High $\mathrm{Z}^{[5,6]}$ | 0. | \%. | ¢. | \% | 0 | 7 | ns |

haded area contains preliminary information.

## Jotes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {Lzes }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

Switching Characteristics Over the Operating Range (continued) ${ }^{[4]}$

| Parameters | Description | 1610HD-25 |  | 1610HD-35 |  | 1610HD-45 |  | 1610HD-50 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 |  | 50 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| thzoe | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 15 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {thZCS }}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| $t_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 35 |  | 40 |  | 50 | ns |

## WRITE CYCLE ${ }^{[7]}$

| twC | Write Cycle Time | 25 |  | 35 |  | 45 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tscs | $\overline{\mathrm{CS}}$ LOW to Write End | 22 |  | 25 |  | 35 |  | 45 |  | ns |
| $t_{\text {AW }}$ | Address Set-Up to Write End | 22 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 4 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 18 |  | 25 |  | 30 |  | 30 |  | ns |
| tSD | Data Set-Up to Write End | 13 |  | 15 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[6]}$ | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| thZWE | WE LOW to High ${ }^{\text {[5, 6] }}$ | 0 | 7 | 0 | 12 | 0 | 12 | 0 | 15 | ns |

Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1610 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VRR | $\mathrm{V}_{\text {CC }}$ for Retention Data | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \\ & \mathrm{CS} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 4 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[14]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[14]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[13]}$ |  | ns |
| $\mathrm{I}_{\mathrm{LI}}{ }^{[14]}$ | Input Leakage Current |  |  | 8 | $\mu \mathrm{A}$ |

Notes:
13. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
14. Guaranteed, not tested.

Switching Waveforms ${ }^{[10]}$
Read Cycle No. $1^{[7,8]}$


Read Cycle No. $2^{[8,10]}$


Write Cycle No. $1\left(\overline{\text { WE }}\right.$ Controlled) ${ }^{[7,11]}$


## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled) ${ }^{[7,11,12]}$


Truth Table

| $\overline{\mathrm{CS}}$ | UB | $\overline{\text { LB }}$ | $\overline{\mathbf{O E}}$ | $\overline{W E}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High Z | Deselect/Power-Down |
| L | H | H | X | X | High Z | Deselect/Power-Down |
| L | L | L | L | H | Data Out ${ }_{0-15}$ | Read Word |
| L | H | L | L | H | Data Out ${ }_{0-7}$ | Read Lower Byte |
| L | L | H | L | H | Data Out ${ }_{8-15}$ | Read Upper Byte |
| L | L | L | X | L | Data $\mathrm{In}_{0-15}$ | Write Word |
| L | H | L | X | L | Data $\mathrm{In}_{0-7}$ | Write Lower Byte |
| L | L | H | X | L | Data $\mathrm{In}_{8-15}$ | Write Upper Byte |
| L | L | L | H | H | High Z | Deselect |
| L | H | L | H | H | High Z | Deselect |
| L | L | H | H | H | High Z | Deselect |

Document \#: 38-M-00006-A

Ordering Information

| Speed | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| \% | \% Wkubumbuk | Mอ0. | Sommerad. |
| Kis |  | Me01 | Commekehla |
|  |  | H1\%13 | Mililaty |
| 20 | CYM1610HD-20C | HD01 | Commercial |
|  | CYM1610LHD-20C | HD01 |  |
|  |  | Hors |  |
| 25 | CYM1610HD-25C | HD01 | Commercial |
|  | CYM1610LHD-25C | HD01 |  |
|  | CYM1610HD-25MB | HD01 | Military |
|  | CYM1610LHD-25MB | HD01 |  |
| 35 | CYM1610HD-35C | HD01 | Commercial |
|  | CYM1610LHD-35C | HD01 |  |
|  | CYM1610HD-35MB | HD01 | Military |
|  | CYM1610LHD-35MB | HD01 |  |
| 45 | CYM1610HD-45C | HD01 | Commercial |
|  | CYM1610LHD-45C | HD01 |  |
|  | CYM1610HD-45MB | HD01 | Military |
|  | CYM1610LHD-45MB | HD01 |  |
| 50 | CYM1610HD-50C | HD01 | Commercial |
|  | CYM1610LHD-50C | HD01 |  |
|  | CYM1610HD-50MB | HD01 | Military |
|  | CYM1610LHD-50MB | HD01 |  |

Shaded area contains preliminary information.

## $16 \mathrm{~K} \times 16$ Static RAM Module

## Features

- High-density 256-kbit SRAM module
- High speed
- Access time of 12 ns
- 16-bit-wide organization
- Low active power
-1.8 W (max.) at 25 ns
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.5 in .
- Small PCB footprint
-0.4 sq. in.
- 2 V data retention ( L version)


## Functional Description

The CYM1611 is a very high performance 256 -kbit static RAM module organized as 16 K words by 16 bits. The module is constructed from four $16 \mathrm{~K} \times 4$ SRAMs in leadless chip carriers mounted on a ceramic substrate with pins. A vertical DIP format minimizes board space (footprint $=0.4 \mathrm{sq}$. in.) while still keeping a maximum height of 0.5 in .
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the sixteen input/output pins ( $\mathrm{D}_{0}$ through $\mathrm{D}_{15}$ ) is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking chip select $(\overline{\mathrm{CS}})$ and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the sixteen data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



## Pin Configuration

## Selection Guide

|  |  | $1611 \mathrm{HV} / 12$ | 1611 HV 15 | 1611HV-20 | 1611HV-25 | 1611HV-30 | 1611HV-35 | 1611HV-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12. | 15 | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 550 | 550 | 330 | 330 | 330 | 330 | 330 |
|  | Military |  | 550 | 550 | 330 | 330 | 330 | 330 |
| Maximum Standby Current (mA) | Commercial | 250 | 250 | 80 | 80 | 80 | 80 | 80 |
|  | Military | \% | 250 | 250 | 80 | 80 | 80 | 80 |

Shaded area contains preliminary information.

## $64 \mathrm{~K} \times 16$ Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{3 0} \mathbf{n s}$
- 40-pin, 0.6-inch-wide DIP package
- JEDEC-compatible pinout
- Low active power
- 1.9W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Commercial and military temperature ranges


## Functional Description

The CYM1620 is a very high performance 1-megabit static RAM module organized as 64 K words by 16 bits. The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in leadless chip carriers mounted onto a double-sided multilayer ceramic substrate. A decoder is used to interpret the higher-order address $A_{15}$ and select one of the two pairs of RAMs.
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}})$, byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins of the selected byte $\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}, \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}\right)$ is written into
the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ), byte select ( $\overline{\mathrm{UB}}$, $\overline{\mathrm{LB}}$ ) and output enable ( $(\overline{\mathrm{OE}}) \mathrm{LOW}$, while $\overline{\text { WE remains inactive or HIGH. Under }}$ these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.
The input/output pins remain in a highimpedance state when chip select ( $\overline{\mathrm{CS}})$, byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) or output enable $(\overline{\mathrm{OE}})$ is HIGH, or write enable $(\overline{\mathrm{WE}})$ is LOW.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

|  |  | $1620 \mathrm{HD}-30$ | $\mathbf{1 6 2 0 H D}-35$ | $\mathbf{1 6 2 0 H D}-45$ | $\mathbf{1 6 2 0 H D}-55$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 30 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 340 | 340 | 340 | 340 |
|  | Military |  |  | 340 | 340 |
| Maximum Standby Current (mA) | Commercial | 140 | 140 | 140 | 140 |
|  | Military |  |  | 140 | 140 |

## Maximum Ratings

itorage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Imbient Temperature with
'ower Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
iupply Voltage to Ground Potential
-0.5 V to +7.0 V
)C Voltage Applied to Outputs
n High Z State
-0.5 V to +7.0 V
)C Input Voltage
-0.5 V to +7.0 V
Jutput Current into Outputs (Low) . . . . . . . . . . . . . . . . . . 20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Ilectrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1620HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {CC }}$ | -15 | +15 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -15 | +15 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CCx} 16}$ | $V_{C C}$ Operating Supply Current | $\begin{array}{\|l} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I} \text { OUT } \\ \mathrm{CS}, \mathrm{UB}, \& \mathrm{LB} \\ =\mathrm{V}_{\mathrm{IL}} \end{array}$ |  | 340 | mA |
| $\mathrm{I}_{\mathrm{CCx} 8}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I} \text { OUT }=0 \mathrm{~mA} \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{UB}} \text { or } \mathrm{LB}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 200 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}{ }^{[2]}$ Power Down Current | $\begin{array}{\|l\|} \text { Max. } \mathrm{V}_{\mathrm{CG}} \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ \text { Min. Duty Cycle }=100 \% \\ \hline \end{array}$ |  | 140 | mA |
| IsB2 | Automatic $\overline{\mathrm{CS}}{ }^{[2]}$ Power Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40 | pF |

Jotes:

Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $V_{C C}$ on the $\overrightarrow{C S}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
3. Tested on a sample basis.

## IC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1620HD-30 |  | 1620HD-35 |  | 1620HD-45 |  | 1620HD-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| tAA | Address to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| tDOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 18 |  | 25 |  | 30 | ns |
| t ${ }_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| thzoe | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| t LZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| tPU | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| ${ }_{\text {tSCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 25 |  | 30 |  | 40 |  | 45 |  | ns |
| taw | Address Set-Up to Write End | 25 |  | 30 |  | 40 |  | 45 |  | ns |
| tha | Address Hold from Write End | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| tSA | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| ${ }_{\text {t }}$ PWE | WE Pulse Width | 25 |  | 25 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write End | 18 |  | 18 |  | 20 |  | 25 |  | ns |
| thD | Data Hold from Write End | 3 |  | 3 |  | 5 |  | 5 |  | ns |
| tzZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| thzwe | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 15 | 0 | 15 | 0 | 15 | 0 | 25 | ns |

## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{\mathrm{Hzcs}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $t_{\text {Hzcs }}$ is less than ${ }^{t_{\text {LZCS }}}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{W E}$ HIGH, the ouiput remains in a high impedance state.

## Switching Waveforms ${ }^{[10]}$

Read Cycle No. $1^{[8,9]}$

ADDRESS

DATA OUT



Nrite Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[7,11]}$


Nrite Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,11,12]}$


## Truth Table

| $\overline{\mathrm{CS}}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High Z | Deselect/Power-Down |
| L | H | H | X | X | High Z | Deselect/Power-Down |
| L | L | L | L | H | Data Out0-15 | Read |
| L | H | L | L | H | Data Out 0-7 | Read Lower Byte |
| L | L | H | L | H | Data Out ${ }_{8-15}$ | Read Upper Byte |
| L | L | L | X | L | Data In 0-15 | Write |
| L | H | L | X | L | Data In 0-7 | Write Lower Byte |
| L | L | H | X | L | Data In ${ }_{8-15}$ | Write Upper Byte |
| L | L | L | H | H | High Z | Deselect |
| L | H | L | H | H | High Z | Deselect |
| L | L | H | H | H | High Z | Deselect |

[^12]
## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 30 | CYM1620HD-30C | HD03 | Commercial |
| 35 | CYM1620HD-35C | HD03 | Commercial |
| 45 | CYM1620HD-45C | HD03 | Commercial |
|  | CYM1620HD-45MB | HD03 | Military |
| 55 | CYM1620HD-55C | HD03 | Commercial |
|  | CYM1620HD-55MB | HD03 | Military |

## $64 \mathrm{~K} \times 16$ Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 0} \mathbf{~ n s}$
- Customer configurable
- x4, x8, x16
- Low active power
- 6.8W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
, Low profile
— Max. height of $\mathbf{. 2 7 0}$ in.
- Small PCB footprint
-2 sq. in.
- 2 V data retention ( L version)


## Functional Description

The CYM1621 is a high-performance 1-megabit static RAM module organized as 64 K words by 16 bits. This module is constructed from sixteen $64 \mathrm{~K} \times 1$ SRAMs in leadless chip carriers mounted on a ceramic substrate with pins. Four separate $\overline{\mathrm{CS}}$ pins are used to control each 4-bit nibble of the 16 -bit word. This feature permits the user to configure this module as either $256 \mathrm{~K} \times 4,128 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 16$ organization through external decoding and appropriate pairing of the outputs. Writing to the device is accomplished when the chip select ( $\left.\overline{\mathrm{CS}}_{\mathrm{xx}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the data lines $\left(\mathrm{D}_{\mathbf{x}}\right)$ is written into the
memory location specified on the address pins ( $A_{0}$ through $A_{15}$ ).
Reading the device is accomplished by taking the chip select ( $\overline{\mathrm{CS}}_{\mathrm{xx}}$ ) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data lines ( $\mathrm{D}_{\mathbf{x}}$ ).
The data output is in the high-impedance state when chip enable ( $\overline{\mathrm{CS}}_{\mathrm{xx}}$ ) is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.
Power is consumed in each 4-bit nibble only when the appropriate $\overline{\mathrm{CS}}$ is enabled, thus reducing power in the x 4 or x 8 mode.

## Logic Block Diagram



Pin Configuration

|  | $\begin{gathered} \text { DIP } \\ \text { Top View } \end{gathered}$ |  |
| :---: | :---: | :---: |
| GND $\square_{1}$ | 40 | $\square \mathrm{Vcc}$ |
| $\mathrm{D}_{15} \square_{2}$ | 38 | $\square D_{11}$ |
| $\overline{C S}_{12-15} \square^{3}$ | 38 | $\square \mathrm{CS}_{8-11}$ |
| $\mathrm{D}_{4} \square_{4}^{4}$ | 37 | $\square D_{0}$ |
| WE $\square^{5}$ | 36 | $\square A_{0}$ |
| $A_{1} \square^{6}$ | 35 | $\square^{2} A_{13}$ |
| $\mathrm{D}_{14} \square^{7}$ | 34 | $\square \mathrm{D}_{10}$ |
| $\mathrm{A}_{2} \square^{8}$ | 33 | $\square A_{12}$ |
| $\mathrm{D}_{5} \underline{\square}^{9}$ | 32 | $\square D_{1}$ |
| $A_{3} \square 10$ | 31 | ${ }^{2} A_{11}$ |
| $A_{4} \square_{11}$ | 30 | $\square A_{10}$ |
| $\mathrm{D}_{13} \square 12$ | 29 | $\square D_{9}$ |
| $A_{5}-13$ | 28 | $\square \mathrm{A}_{9}$ |
| $\mathrm{D}_{6} \square 14$ | 27 | $\square \mathrm{D}_{2}$ |
| $A_{6} \square_{15}$ | 26 | $\square A_{8}$ |
| $\mathrm{A}_{14} \square 16$ | 25 | $\square A_{7}$ |
| $\mathrm{D}_{12} \square_{17}$ | 24 | $\square D_{8}$ |
| $\overline{\mathrm{CS}}_{4-7} \square_{18}$ | 23 | $\square \overline{C S}_{0-3}$ |
| $\mathrm{D}_{7} \square_{19}^{19}$ | 22 | $\square \mathrm{D}_{3}$ |
| $\mathrm{A}_{15} \square^{20}$ | 21 | $\square \mathrm{GND}$ |

## Jelection Guide

|  |  | $1621 \mathrm{HD}-20$ | $1621 \mathrm{HD}-25$ | $1621 \mathrm{HD}-30$ | $\mathbf{1 6 2 1 H D}-35$ | $\mathbf{1 6 2 1 H D}-45$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 30 | 35 | 45 |  |
|  | Commercial | 1250 | 1250 | 1250 | 1250 | 1250 |
|  | Military |  | 1250 | 1250 | 1250 | 1250 |
| Maximum Standby Current (mA) | Commercial | 320 | 320 | 320 | 320 | 320 |
|  | Military |  | 320 | 320 | 320 | 320 |

## Features

－High－density 1－megabit SRAM module
－High－speed CMOS SRAMs
－Access time of 25 ns
－Low active power
－2．2W（max．）
－SMD technology
－TTL－compatible inputs and outputs
－Pinout－compatible with CYM1611 and CYM1624
－Low profile
－Max．height of .50 in ．
－Small PCB footprint
-0.5 sq．in．

## Functional Description

The CYM1622 is a very high performance 1－megabit static RAM module organized as 64 K words by 16 bits．This module is constructed using four $64 \mathrm{~K} \times 4$ static RAMs in LCC packages mounted on a ceramic substrate with pins．The pinout of this module is compatible with two other Cypress modules（CYM1611 and CYM1624）to maximize system flexibility．
Writing to the module is accomplished when the chip select（ $\overline{\mathrm{CE}}$ ）and write en－ able（ $\overline{\mathrm{WE}}$ ）inputs are both LOW．Data on the sixteen input／output pins（ $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ）of the device is written
into the memory location specified on the address pins（ $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ）．
Reading the device is accomplished by taking chip select（ $\overline{\mathrm{CS}}$ ）and output enable $\overline{\mathrm{OE}}$ ）low，while write enable（ $\overline{\mathrm{WE}}$ ）re－ mains inactive or HIGH．Under these conditions，the contents of the memory location specified on the address pins（ $\mathrm{A}_{0}$ through $A_{15}$ ）will appear on the appropri－ ate data input／output pins（ $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ）．
The input／output pins remain in a high－ impedance state unless the module is se－ lected，outputs are enabled，and write en－ able（ $\overline{\mathrm{WE}}$ ）is HIGH．

## Logic Block Diagram



## Pin Configuration

| Plastic VDIP Top View |  |  |
| :---: | :---: | :---: |
| $1 / 0_{0}{ }^{1}$ | $1 \cdot 40$ | Vcc |
| $1 / \mathrm{O}_{1}{ }^{2}$ | 39 | ص $1 / \mathrm{O}_{15}$ |
| $1 / \mathrm{O}_{2}$ | 38 | Q $1 / O_{14}$ |
| $1 / \mathrm{O}_{3}$ L | 37 | Q $1 / O_{13}$ |
| $\mathrm{A}_{0} \mathrm{C}^{5}$ | 36 | 曰 $1 / \mathrm{O}_{12}$ |
| $A_{1}$ | $6 \quad 35$ | ص GND |
| $\mathrm{A}_{2} \mathrm{~F}^{7}$ | 34 | D $A_{13}$ |
| $A_{3}{ }^{\text {B }}$ | ${ }^{3}$ | P $A_{12}$ |
| $A_{4}$ L | $9 \quad 32$ | ص $A_{11}$ |
| $A_{5}$［ | $10 \quad 31$ | $\mathrm{P}^{A_{10}}$ |
| $A_{6}$ | 11． 30 | ص $A_{9}$ |
| $\mathrm{A}_{7}$－ | $12 \quad 29$ | $\mathrm{A}_{8}$ |
| $1 / \mathrm{O}_{4}$ 口 | $13 \quad 28$ | 已 $1 / O_{11}$ |
| $1 / \mathrm{O}_{5}$ 近 | $14 \quad 27$ | E $1 / O_{10}$ |
| $1 / \mathrm{O}_{6}$－ | 15 | ［ $1 / O_{9}$ |
| $1 / 0_{7}$ 5 | $16 \quad 25$ | E $1 / \mathrm{O}_{8}$ |
| CS 5 | $\begin{array}{ll}17 & 24\end{array}$ | ص WE |
| GND | $18 \quad 23$ | OE |
| $\mathrm{A}_{14}$－ | $19 \quad 22$ | $\mathrm{A}_{15}$ |
| NC ${ }^{2}$ | $20 \quad 21$ | Р NC |

## Selection Guide

|  | $\mathbf{1 6 2 2 H V}-25$ | $1622 H V-35$ | $1622 H V-45$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time（ns） | 25 | 35 | 45 |
| Maximum Operating Current（mA） | 400 | 400 | 400 |
| Maximum Standby Current（mA） | 140 | 140 | 140 |

## $64 \mathrm{~K} \times 16$ Static RAM Module

## Features

－High－density 1－megabit SRAM module
－High－speed CMOS SRAMs
－Access time of 70 ns
－40－pin，0．6－in．－wide DIP package
－JEDEC－compatible pin－out
－Low active power
－1．3W（max．）
－Hermetic SMD technology
－TTL－compatible inputs and outputs
－2V data retention（L version）

## Functional Description

The CYM1623 is a high－performance 1－megabit static RAM module organized as 64 K words by 16 bits．The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in leadless chip carriers mounted onto a double－sided multilayer ceramic substrate．A decoder is used to interpret the higher－order address $\mathrm{A}_{15}$ and to select one of the two pairs of RAMs．
Writing to the memory module is accom－ plished when the chip select（ $\overline{\mathrm{CS}})$ ，byte select（ $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ）and write enable（ $\overline{\mathrm{WE}}$ ） inputs are both LOW．Data on the input／output pins of the selected byte
$\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}, \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}\right)$ is written into the memory location specified on the address pins（ $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ）．
Reading the device is accomplished by taking chip select（ $\overline{\mathrm{CS}}$ ），byte select（ $\overline{\mathrm{UB}}$ ， $\overline{\mathrm{LB}}$ ）and output enable（ $\overline{\mathrm{OE} \text { ）LOW，while }}$ $\overline{\mathrm{WE}}$ remains inactive or HIGH．Under these conditions，the contents of the memory location specified on the address pins will appear on the appropriate data input／output pins．
The input／output pins remain in a high－ impedance state when chip select（ $\overline{\mathrm{CS}})$ ， byte select（ $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ）or output enable $(\overline{\mathrm{OE}})$ is HIGH ，or write enable（ $\overline{\mathrm{WE}}$ ）is LOW．

## Logic Block Diagram



Pin Configuration

|  | $\underset{\text { Top View }}{\text { DIP }}$ |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}_{15}-$ | $1^{\bullet}$ | 40 | $\square \mathrm{V}_{\text {cc }}$ |
| CS | 2 | 39 | ص WE |
| $1 / 0_{15} \square^{3}$ | 3 | 38 | ص UB |
| $1 / 0_{14}$ | 4 | 37 | 曰 $\overline{L B}$ |
| $1 / \mathrm{O}_{13} \mathrm{~L}^{5}$ | 5 | 36 | 卫 $A_{14}$ |
| $1 / O_{12}$ | 6 | 35 | 己 $A_{13}$ |
| $1 / O_{11}$＝ | 7 | 34 | ص $A_{12}$ |
| $1 / O_{10}$［ | 8 | 33 | ص $A_{11}$ |
| $1 / 0_{9}$ | 9 | 32 | ص $A_{10}$ |
| $1 / \mathrm{O}_{8}$－ | 10 | 31 | 曰 $\mathrm{A}_{9}$ |
| GND | 11 | 30 | ¢ GND |
| $1 / \mathrm{O}_{7} 5$ | 12 | 29 | ص $A_{8}$ |
| $1 / O_{6}$ | 13 | 28 | $\square A_{7}$ |
| $1 / \mathrm{O}_{5}$ L | 14 | 27 | 己 $A_{6}$ |
| $1 / \mathrm{O}_{4}$ | 15 | 26 | $\square A_{5}$ |
| $1 / 0_{3}{ }^{4}$ | 16 | 25 | －$A_{4}$ |
| $1 / O_{2}$ C | 17 | 24 | $\square A_{3}$ |
| $1 / 0_{1}$ | 18 | 23 | $\square A_{2}$ |
| $1 / \mathrm{O}_{0} \mathrm{~L}$ | 19 | 22 | ［ $A_{1}$ |
| OE | 20 | 21 | ］$A_{0}$ |

## Selection Guide

|  |  | $\mathbf{1 6 2 3 H D}-70$ | $1623 H D-85$ | $\mathbf{1 6 2 3 H D}-100$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time（ns） |  | 70 | 85 | 100 |
| Maximum Operating Current（mA） | Commercial | 240 | 240 | 240 |
| Maximum Standby Current（mA） | Commercial | 70 | 70 | 70 |

SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired.)

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$
Supply Voltage to Ground Potential $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

DC Voltage Applied to Outputs
in High Z State
-0.3 V to +7.0 V


Output Current into Outputs (Low) . . . . . . . . . . . . . . . . . . 50 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1623HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | VCC | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | $+10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCx} 16}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I} \text { OUT }=0 \mathrm{~mA} \\ & \mathrm{CS}, \overline{\mathrm{UB}}, \& \mathrm{LB}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 240 | mA |
| $\mathrm{I}_{\mathrm{CCx} 8}$ | VCC Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I} \text { out }=0 \mathrm{~mA} \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{IL}}, \mathrm{UB} \text { or } \mathrm{LB}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 120 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | Max. $V_{C C}, \overline{C S} \geq V_{I H}$, <br> Min. Duty Cycle $=100 \%$ |  | 70 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } V_{C C}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 20 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40 | pF |

## Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
3. Tested on a sample basis.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1623HD-70 |  | $1623 \mathrm{HD}-85$ |  | 1623HD-100 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 70 |  | 85 |  | 100 |  | ns |
| ${ }^{\text {taA }}$ | Address to Data Valid |  | 70 |  | 85 |  | 100 | ns |
| tora | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 70 |  | 85 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DOE}}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 40 |  | 50 |  | 60 | ns |
| ${ }^{\text {t }}$ LZOE | $\overline{\mathrm{OE}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 35 |  | 35 |  | 40 | ns |
| t LZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 35 |  | 35 |  | 40 | ns |


| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twC | Write Cycle Time | 70 |  | 85 |  | 100 |  | ns |
| tsCS | $\overline{\mathrm{CS}}$ LOW to Write End | 65 |  | 75 |  | 90 |  | ns |
| ${ }_{\text {taw }}$ | Address Set-Up to Write End | 65 |  | 75 |  | 90 |  | ns |
| tha | Address Hold from Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 25 |  | 25 |  | 30 |  | ns |
| ${ }^{\text {tPWE }}$ | $\overline{\text { WE Pulse Width }}$ | 60 |  | 70 |  | 80 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write End | 30 |  | 35 |  | 35 |  | ns |
| ${ }^{\text {thD }}$ | Data Hold from Write End | 10 |  | 10 |  | 15 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{[6]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 30 | 0 | 35 | 0 | 40 | ns |

Notes:
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $t_{\text {HZCS }}$ is less than $t_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of CS LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. Data $I / O$ will be high impedance if $\overline{O E}=V_{I H}$.

Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1623 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VRR | $\mathrm{V}_{\text {CC }}$ for Retention Data | $\begin{aligned} & V_{C C}=2.0 \mathrm{~V} \\ & \mathrm{CS}^{2} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{VIN}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{VNN} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| ICCDR | Data Retention Current |  |  | 250 | mA |
| ${ }^{\text {t }}{ }^{\text {cDR }}{ }^{[13]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $t_{R}{ }^{[13]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[12]}$ |  | ns |

Notes:
12. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
13. Guaranteed, not tested.
14. If $\overline{C S}$ goes HIGH simultaneously with $\overline{W E}$ HIGH, the output remains in a high-impedance state.

## Data Retention Waveform



## Switching Waveforms ${ }^{[10]}$

Read Cycle No. $1^{[8,9]}$


Switching Waveforms (continued)
Read Cycle No. $\boldsymbol{2}^{[8,10]}$


Write Cycle No. 1 (WE Controlled) ${ }^{[7,11]}$


Write Cycle No. $2(\overline{\text { CS }} \text { Controlled })^{[7,11,14]}$


## Ordering Information

## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{UB}}$ | $\overline{\mathrm{LB}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Input/Outputs | Mode |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | H | X | X | High Z | Deselect/Power-Down |
| L | L | L | L | H | Data Out0-15 | Read |
| L | H | L | L | H | Data Out $_{0-7}$ | Read Lower Byte |
| L | L | H | L | H | Data Out $_{8-15} 5$ | Read Upper Byte |
| L | L | L | X | L | Data In $_{0-15}$ | Write |
| L | H | L | X | L | Data In $_{0-7}$ | Write Lower Byte |
| L | L | H | X | L | Data In $8-15$ | Write Upper Byte |
| L | L | L | H | H | High Z | Deselect |
| L | H | L | H | H | High Z | Deselect |
| L | L | H | H | H | High Z | Deselect |

Document \#: 38-M-00011-A

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 70 | CYM1623HD-70C | HD03 | Commercial |
|  | CYM1623LHD-70C | HD03 |  |
| 85 | CYM1623HD-85C | HD03 | Commercial |
|  | CYM1623LHD-85C | HD03 |  |
| 100 | CYM1623HD-100C | HD03 | Commercial |
|  | CYM1623LHD-100C | HD03 |  |

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 2.75W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Pin layout compatible with CYM1611 and CYM1622
- Low profile
— Max. height of .54 in .
- Small PCB footprint - 0.7 sq . in.


## Functional Description

The CYM1624 is a very high performance 1-megabit static RAM module organized as 64 K words by 16 bits. This module is constructed using four $64 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted on an epoxy laminate board with pins. The pinout of this module is compatible with two other Cypress modules (CYM1611 and CYM1622) to maximize system flexibility.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the sixteen input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ) of the device is written
into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ) will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ).
The data input/output pins remain in a high-impedance state when chip select $(\overline{\mathrm{CS}})$ is HIGH or when write enable $(\overline{\mathrm{WE}})$ is LOW.

## Logic Block Diagram



Pin Configuration


$$
1624-2
$$

## Selection Guide

|  | 1624PV-25 | 1624PV-35 | 1624PV-45 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 500 | 500 | 500 |
| Maximum Standby Current (mA) | 160 | 160 | 160 |

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Customer configurable
- x4, x8, x16
- Low active power
- 10W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of $\mathbf{. 3 0 0} \mathrm{in}$.
- Small PCB footprint
- 2.2 sq. in.


## Functional Description

The CYM1641 is a high-performance 4-megabit static RAM module organized as 256 K words by 16 bits. This module is constructed from sixteen $256 \mathrm{~K} \times 1$ SRAMs in leadless chip carriers mounted on a ceramic substrate with pins. Four separate $\overline{\mathrm{CS}}$ pins are used to control each 4-bit nibble of the 16 -bit word. This feature permits the user to configure this module as either $1 \mathrm{M} \times 4,512 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 16$ organization through external decoding and appropriate pairing of the outputs.
Writing to the device is accomplished when the chip select $\left(\overline{\mathrm{CS}}_{\mathrm{xx}}\right)$ and write enable ( $\overline{W E}_{U, L}$ ) inputs are both LOW.

## 256K x 16 Static RAM Module

Data on the data lines $\left(\mathrm{D}_{\mathbf{x}}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking the chip select ( $\overline{\mathrm{CS}}_{\mathrm{xx}}$ ) LOW, while write enable ( $\overline{W E}_{U, L}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data lines ( $\mathrm{D}_{\mathbf{x}}$ ).
The data output is in the high-impedance state when chip enable ( $\overline{\mathrm{CS}}_{\mathrm{xx}}$ ) is HIGH or write enable ( $\overline{W E}_{\mathrm{U}, \mathrm{L}}$ ) is LOW.
Power is consumed in each 4-bit nibble only when the appropriate $\overline{\mathrm{CS}}$ is enabled, thus reducing power in the x 4 or x 8 mode.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  |  | $\mathbf{1 6 4 1 H D}-25$ | $\mathbf{1 6 4 1 H D}-\mathbf{3 5}$ | $\mathbf{1 6 4 1 H D}-45$ | $\mathbf{1 6 4 1 H D} \mathbf{5 5}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 | $\mathbf{5 5}$ |
| Maximum Operating Current (mA) | Commercial | 1800 | 1800 | 1800 | 1800 |
|  | Military |  | 1800 | 1800 | 1800 |
| Maximum Standby Current (mA) | Commercial | 560 | 560 | 560 | 560 |
|  | Military |  | 560 | 560 | 560 |

## Teatures

High-density 768-kbit SRAM module
High-speed CMOS SRAMs

- Access time of $\mathbf{2 5} \mathbf{n s}$

56-pin, 0.5-inch-high ZIP package
Low active power

- 1.8W (max.)

SMD technology
TTL-compatible inputs and outputs
Commercial temperature range
Small PCB footprint
-0.66 sq . in.

## Functional Description

The CYM1720 is a high-performance 768-kbit static RAM module organized as 32 K words by 24 bits. This module is constructed using three $32 \mathrm{~K} \times 8$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins.
Writing to the module is accomplished when the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{23}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ).

Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ) will appear on the input/ output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{23}$ ).
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}})$ is HIGH.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  | $\mathbf{1 7 2 0 P Z - 2 5}$ | 1720PZ-30 | 1720PZ-35 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 30 | 35 |
| Maximum Operating Current (mA) | 330 | 330 | 330 |
| Maximum Standby Current (mA) | 60 | 60 | 60 |

## $16 \mathrm{~K} \times 32$ Static RAM <br> Module

## Features

- High-density 512-kbit SRAM module
- High-speed CMOS SRAMs
- Access time of 12 ns
- Low active power - 4W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of .50 in .
- Small PCB footprint
-1.0 sq . in.
- JEDEC-compatible pinout
- 2 V data retention (L version)


## Functional Description

The CYM1821 is a high-performance 512-kbit static RAM module organized as 16 K words by 32 bits. This module is constructed from eight $16 \mathrm{~K} \times 4$ SRAM SOJ packages mounted on an epoxy laminate board with pins. Four chip selects ( $\overline{\mathrm{CS}}_{1}$, $\overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$ and $\overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW.
Data on the input/output pins $\left(\mathrm{I} / \mathrm{O}_{\mathbf{x}}\right)$ is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking the chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{x}}$ ).
The data input/output pins stay in the high-impedance state when write enable $(\overline{\mathrm{WE}})$ is LOW, or the appropriate chip selects are HIGH.
Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC standard modules can be interchanged.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

|  | 1821 Pz .12 | 1821 P 7.15 | 1821PZ-20 | 1821PZ-25 | 1821PZ-35 | 1821PZ-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 12 | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 960 | 960 | 720 | 720 | 720 | 720 |
| Maximum Standby Current (mA) | 450 | 450 | 160 | 160 | 160 | 160 |

Shaded area contains preliminary information.

## eatures

High－density 512K－bit SRAM module High－speed CMOS SRAMs
－Access time of 12 ns
Low active power
－5．3W（max．）
Hermetic SMD technology
TTL－compatible inputs and outputs
Low profile
－Max．height of ． 52 in ．
Small PCB footprint
－ 1.0 sq．in．
2 V data retention（ L version）

## Functional Description

The CYM1822 is a high－performance 512－kbit static RAM module organized as 16 K words by 32 bits．This module is constructed from eight $16 \mathrm{~K} \times 4$ separate I／O SRAMs in leadless chip carriers mounted on a ceramic substrate with pins． Two chip selects（ $\overline{\mathrm{CS}}_{\mathrm{U}}$ and $\overline{\mathrm{CS}}_{\mathrm{L}}$ ）are used to independently enable the upper and lower 16－bit data words．
Writing to the device is accomplished when the chip selects（ $\overline{\mathrm{CS}}_{\mathrm{U}}$ and／or $\overline{\mathrm{CS}}_{\mathrm{L}}$ ） and write enable（ $\overline{\mathrm{WE}}$ ）inputs are both LOW．Data on the input pins $\left(\mathrm{DI}_{\mathrm{x}}\right)$ is
written into the memory location specified on the address pins（ $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ）．
Reading the device is accomplished by taking the chip selects（ $\overline{\mathrm{CS}}_{\mathrm{U}}$ and／or $\overline{\mathrm{CS}}_{\mathrm{L}}$ ） and output enable（ $\overline{\mathrm{OE}}) \mathrm{LOW}$ ，while write enable（WE）remains HIGH．Under these conditions the contents of the memory location specified on the address pins will appear on the data output pins（ $\mathrm{DO}_{\mathbf{x}}$ ）．
The output pins stay in the high－impe－ dance state when write enable（ $\overline{\mathrm{WE}}$ ）is LOW，the appropriate chip selects are HIGH，or $\overline{\mathrm{OE}}$ is HIGH．

## Logic Block Diagram



1822－1

Pin Configuration

| VDIP |  |  |  |
| :---: | :---: | :---: | :---: |
|  | $\square 1$ | 88 | P vce |
| Dio | ${ }^{2}$ | 87 | D00 |
| DI1 | 3 | 86 | $\square \mathrm{DO1}$ |
| D12 | － 4 | 85 | $\square$ DO2 |
| D13 | 5 | 84 | $\square \mathrm{DO3}$ |
| D14 | $\underline{6}$ | 83 | P D04 |
| D15 | 7 | 82 | $\square$ D05 |
| 016 | 8 | 81 | $\square \mathrm{DO6}$ |
| D17 | 9 | 80 | 卫 D07 |
| A0 | 10 | 79 | ב A1 |
| A2 | 11 | 78 | А ${ }^{\text {A }}$ |
| A4 | 12 | 77 | PA5 |
| D18 | 13 | 76 | 己 D08 |
| D19 | 14 | 75 | $\square$ D09 |
| D110 | 15 | 74 | P D010 |
| D111 | 16 | 73 | $\square$ D011 |
| Di12 | 17 | 72 | $\geq$ D012 |
| Dit3 | 18 | 71 | 卫 D013 |
| D14 | 19 | 70 | 卫D014 |
| Di15 | 20 | 69 | 号 ${ }^{\text {DS15 }}$ |
| WE | 21 | 68 | $\geq \mathrm{CSL}$ |
| VCC | 22 | 67 | $\square \mathrm{GND}$ |
| $\overline{\mathrm{OE}}$ | 23 | 66 | $\square \mathrm{CSU}$ |
| D116 | 24 | 65 | ص 016 |
| D117 | 25 | 64 | صD017 |
| D118 | 26 | 63 | ص 018 |
| D119 | 27 | 62 | Д 019 |
| D120 | 28 | 61 | 曰 0 ог |
| D121 | 29 | 60 | 口 0221 |
| D122 | 30 | 59 | 马 D022 |
| D123 | 31 | 58 | $\square \mathrm{DO23}$ |
| A 6 | 32 | 57 | $\square^{\text {AT }}$ |
| A8 | 33 | 56 | 卫 A9 |
| A10 | ${ }^{34}$ | 55 | 日 A11 |
| A12 | 35 | 54 | 己 A13 |
| D124 | 36 | 53 | 口D024 |
| D125 | 37 | 52 | ב DO25 |
| ${ }^{\text {d } 26}$ | 38 | 51 | 口 Do26 |
| $\mathrm{D}_{127}$ | 39 | 50 | $马 \mathrm{DO27}$ |
| D128 | 40 | 49 | ص 0228 |
| D129 | 41 | 48 | P 022 |
| D130 | 42 | 47 | Q D030 |
| D131 | 43 | 46 | 卫 D031 |
| GND | 44 | 45 | $\square \mathrm{vcc}$ |
|  |  |  | 1822－2 |

## ielection Guide

|  |  | $1822 \mathrm{HV} / 12$ | $1822 \mathrm{HV} / 15$ | $1822 \mathrm{HV} \cdot 20$ | 1822HV－25 | 1822HV－30 | 1822HV－35 | 1822HV－45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time（ns） |  | 12. | 15 | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current （mA） | Commercial | 960 | 960 | 720 | 720 | 720 | 720 | 720 |
|  | Military |  | 960 | 960 | 720 | 720 | 720 | 720 |
| Maximum Standby Current （mA） | Commercial | 450 | 450 | 160 | 160 | 160 | 160 | 160 |
|  | Military |  | 450 | 450 | 160 | 160 | 160 | 160 |

haded area contains preliminary information．

## $64 \mathrm{~K} \times 32$ Static RAM <br> Module

## Features

- High-density 2-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Independent byte and word controls
- Low active power
- 4.8W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of $\mathbf{2 7 0} \mathrm{in}$.
- Small PCB footprint
- $\mathbf{1 . 8}$ sq. in.


## Functional Description

The CYM1830 is a high-performance 2-megabit static RAM module organized as 64 K words by 32 bits. This module is constructed from eight $64 \mathrm{~K} \times 4$ SRAMs in LCC packages mounted on a ceramic substrate with pins. Four chip selects ( $\overline{\mathrm{CS}}_{0}$ $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ and $\overline{\mathrm{CS}}_{3}$ ) are used to independently enable the four bytes. Two write enables ( $\overline{\mathrm{WE}}_{0}$ and $\overline{\mathrm{WE}}_{1}$ ) are used to independently write to either upper or lower 16-bit word of RAM. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects and write enables.
Writing to each byte is accomplished when the appropriate chip select $\left(\overline{\mathrm{CS}}_{\mathrm{x}}\right)$ and write

## Logic Block Diagram



1830-1

## Pin Configuration



## Selection Guide

|  |  | 1830HD-25 | $\mathbf{1 8 3 0 H D}-30$ | $1830 \mathrm{HD}-35$ | 1830HD-45 | 1830HD-55 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 30 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 880 | 880 | 880 | 880 | 880 |
|  | Military |  |  | 880 | 880 | 880 |
| Maximum Standby Current (mA) | Commercial | 320 | 320 | 320 | 320 | 320 |
|  | Military |  |  | 320 | 320 | 320 |

## $64 \mathrm{~K} \times 32$ Static RAM Module

## Features

- High-density 2M-bit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 4W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of .50 in .
- Small PCB footprint
- 1.2 sq. in.
- JEDEC-compatible pinout


## Functional Description

The CYM1831 is a high-performance 2-Mbit static RAM module organized as 64 K words by 32 bits. This module is constructed from eight $64 \mathrm{~K} \times 4$ SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $\left(\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}\right.$ and $\overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins ( $/ / \mathrm{O}_{\mathrm{x}}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

Logic Block Diagram


Reading the device is accomplished by taking the chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ LOW and output enable ( $\overline{\mathrm{OE}}$ ) low, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins ( $/ / \mathrm{O}_{\mathrm{x}}$ ).
The data input/output pins stay in the high-impedance state when write enable (WE) is LOW, or the appropriate chip selects are HIGH.
Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC standard modules can be interchanged.

## Selection Guide

|  | 1831PM-25 <br> 1831PZ-25 | 1831PM-30 <br> 1831PZ-30 | 1831PM-35 <br> 1831PZ-35 | 1831PM-45 <br> 1831PZ-45 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | 720 | 720 | 720 | 720 |
| Maximum Standby Current (mA) | 160 | 160 | 160 | 160 |

## CYM1832

## $64 \mathrm{~K} \times 32$ Static RAM Module

## Features

- High-density 2-Mbit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 5.4W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of .50 in.
- Small PCB footprint
- $\mathbf{1 . 0}$ sq. in.


## Functional Description

The CYM1832 is a high-performance 2-Mbit static RAM module organized as 64 K words by 32 bits. This module is constructed from eight $64 \mathrm{~K} \times 4$ SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$, and $\overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins

## Logic Block Diagram



## Pin Configuration



## Selection Guide

|  | 1832PZ-25 | 1832PZ-35 | 1832PZ-45 | 1832PZ-55 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | 980 | 980 | 980 | 980 |
| Maximum Standby Current (mA) | 240 | 240 | 240 | 240 |

## Features

- High-density 8-Mbit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{3 5} \mathbf{n s}$
- Low active power
- 5.3W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of .58 in .
- Small PCB footprint
$-1.3 \mathrm{sq} . \mathrm{in}$.
- JEDEC-compatible pinout


## Functional Description

The CYM1841 is a high-performance 8 -Mbit static RAM module organized as 256 K words by 32 bits. This module is constructed from eight $256 \mathrm{~K} \times 4$ SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $\left(\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}, \overline{\mathrm{CS}}_{4}\right)$ are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins $\left(I / O_{x}\right)$ is written into the memory

## $256 \mathrm{~K} \times 32$ Static RAM Module

location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking the chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{x}}$ ).
The data input/output pins stay in the high-impedance state when write enable $(\overline{\mathrm{WE}})$ is LOW, or the appropriate chip selects are HIGH.
Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC standard modules can be interchanged.

## Logic Block Diagram



## Selection Guide

|  | 1841PM-35 <br> 1841PZ-35 | 1841PM-45 <br> 1841PZ-45 | 1841PM-55 <br> 1841PZ-55 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 35 | . | 55 |
| Maximum Operating Current (mA) | 960 | 960 | 960 |
| Maximum Standby Current (mA) | 480 | 480 | 480 |

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 10.4W (max.)
- SMD technology
- Registered address inputs
- Four completely independent memory banks
- Small PCB footprint
- 1.9 sq. in.


## Functional Description

The CYM1910 is a very high performance 1-megabit static RAM module organized as 16 K words by 68 bits. This module is constructed using seventeen $16 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. The memory is organized as three banks of $16 \mathrm{~K} \times 16$ and one of 16 K x 20 , each of which has its own chip select, write enable, and output enable signals. Writing to the module is accomplished when the appropriate chip select ( $\overline{\mathrm{CS}}_{\mathrm{x}}$ ) and write enable ( $\overline{\mathrm{WE}}_{\mathrm{x}}$ ) inputs are both LOW. Data on the appropriate input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{nn}}$ ) of the device is written
into the memory location specified by the content of the address register. The address register is loaded on the rising edge of the clock signal (CLK).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}_{\mathrm{x}}$ ) and output enable $\left(\overline{\mathrm{OE}}_{\mathrm{x}}\right)$ low while $\overline{W E}_{x}$ remains inactive or HIGH. Under these conditions, the contents of the memory location specified by the contents of the address register will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{nn}}$ ).
The data input/output pins remain in a high-impedance state when chip select ( $\overline{\mathrm{CS}}_{\mathrm{x}}$ ) or output enable ( $\overline{\mathrm{OE}}_{\mathrm{x}}$ ) is HIGH, or when write enable $\left(\overline{\mathrm{WE}}_{\mathrm{x}}\right)$ is LOW.

## Logic Block Diagram



Pin Configuration


## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 10.4W (max.)
- SMD technology
- Latched address inputs
- Four completely independent memory banks
- Small PCB footprint
- 1.9 sq. in.


## Functional Description

The CYM1911 is a very high performance 1-megabit static RAM
module organized as 16 K words by 68 bits. This module is constructed using seventeen 16K x 4 static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. The memory is organized as three banks of $16 \mathrm{~K} \times 16$ and one of $16 \mathrm{~K} \times 20$, each of which has its own chip select, write enable, and output enable signals.
Writing to the module is accomplished when the appropriate chip select ( $\overline{\mathrm{CS}}_{\mathrm{x}}$ ) and write enable ( $\overline{W E}_{\mathrm{X}}$ ) inputs are both LOW. If Latch Enable (ALE) is HIGH, data on the appropriate input/output pins ( $I / O_{n n}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ). If ALE is LOW, data is written into the address specified
by the contents of the address latch. The value in this latch is updated on the falling edge of ALE.
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}_{\mathrm{X}}$ ) and output enable ( $\overline{\mathrm{OE}}_{\mathrm{X}}$ ) LOW while $\overline{W E}_{\mathrm{X}}$ remains inactive or HIGH. If Latch Enable (ALE) is HIGH, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ) will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{nn}}$ ). If ALE is LOW, the contents of the memory location specified by the value in the address latch will appear on $\mathrm{I} / \mathrm{O}_{\mathrm{nn}}$. The data input/output pins remain in a high-impedance state when chip select ( $\overline{\mathrm{CS}}_{\mathrm{X}}$ ) or output enable $\left(\overline{\mathrm{OE}}_{\mathrm{X}}\right)$ is HIGH, or when write enable $\left(\overline{W E}_{X}\right)$ is LOW.

Pin Configuration
Plastic VIII
PND
PRODUCT ..... 1
INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS
EPLDS ..... 4 ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS


DESIGN AND ..... 12
PROGRAMMING TOOLS
QUALITY AND ..... 13
RELIABILITY
PACKAGES14

## PROMs (Programmable Read Only Memory)

Page Number
Introduction to PROMs ................................................................................................................. 3-1
Device Number
CY7C225
Description

- $1024 \times 8$ Registered PROM ......

CY7C245 $2048 \times 8$ ReprogrammableReigstered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-26
CY7C245A $2048 \times 8$ ReprogrammableRegistered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3 38

CY7C254 $16,384 \times 8$ Reprogrammable PROM ........................................................ 3-50
CY7C261 $8192 \times 8$ Power Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-60
CY7C263 $8192 \times 8$ Reprogrammable PROM ............................................................ 3-60
CY7C264 $8192 \times 8$ Reprogrammable PROM .......................................................... 3-60.

CY7C266 $8192 \times 8$ Power Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-81
CY7C268 64K Registered Diagnostic PROM ............................................................. 3-86. . .
CY7C269 64K Registered Diagnostic PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-86
CY7C271 $32,768 \times 8$ Power Switched and Reprogrammable PROM . . . . . . . . . . . . .................... 3-99


CY7C279 $32,768 \times 8$ Reprogrammable Registered PROM ............................................ 3-105

CY7C282 1024 x 8 PROM ................................................................................ 3-115

CY7C289 $65,536 \times 8$ Reprogrammable Fast Column Access PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-124




CY7C291A $2048 \times 8$ Reprogrammable PROM ............................................................. 3-145

CY7C293A $2048 \times 8$ Reprogrammable PROM .............................................................. 3-145
PROM Programming Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-154

## 1: Product Line Overview

The Cypress CMOS family of PROMs span 4 K to 512 K bit densities, three functional configurations, and are all byte-wide. The product line is available in both 0.3 and 0.6 inch wide dual-in-line plastic and CERDIP as well as LCC and PLCC packages. The programming technology is EPROM and therefore windowed packages are available in both dual-in-line and LCC configurations, providing erasable products. These byte-wide products are available in registered versions at the $512,1 \mathrm{~K}, 2 \mathrm{~K}, 8 \mathrm{~K}, 32 \mathrm{~K}$, and 64 K by 8 densities and in non-registered versions at the $1 \mathrm{~K}, 2 \mathrm{~K}$, $8 \mathrm{~K}, 16 \mathrm{~K}, 32 \mathrm{~K}$, and 64 K by 8 densities. The registered devices operate in either synchronous or asynchronous output enable modes and may have an initialize feature to preload the pipeline register. The 8 K by 8 registered devices feature a diagnostic shadow register which allows the pipeline register to be loaded or examined via a serial path.
Cypress PROMs perform at the level of their bipolar equivalents or beyond with reduced power levels of CMOS technology. They are capable of 2001 volts of ESD and operate with $10 \%$ power supply tolerances.

## 2: Technology Introduction

Cypress PROMs are executed in an " N " well CMOS EPROM process. Densities of 128 K and under with the exception of the " A " series devices use the 1.2 micron PROM I technology. The 16 K "A" series devices and the future 256 K PROMs use the 0.8 micron PROM II technology with a single ended memory cell. The process provides basic gate delays of 235 picoseconds for a fanout of one at a power consumption of 45 femto joules. The process provides the basis for the development of LSI products that outperform the fastest bipolar products currently available.
Although CMOS static RAMs have challenged bipolar RAMs for speed, CMOS EPROMs have always been a factor of three to ten times slower than bipolar fuse PROMs. There have been two major limitations on CMOS EPROM speed; 1) the single transistor EPROM cell is inherently slower than the bipolar fuse element, and 2) CMOS EPROM technologies have been optimized for cell programmability and density, almost always at the expense of speed. In the Cypress CMOS EPROM technology, both of the aformentioned limitations have been overcome to create CMOS PROMs with performance superior to PROMs implemented in bipolar technology.
In all Cypress PROMs, speed and programmability are optimized independently by separating the read and write transistor functions. Also, for the first time a substrate bias generator is employed in an EPROM technology to improve performance and raise latchup immunity to greater than 200 mA . The result is a CMOS EPROM technology that challenges bipolar fuse technology for both density and speed. In addition, at higher densities, performance and density surpasses the best that bipolar can provide. Limitations of devices implemented in the bipolar fuse technology such as PROGRAMMING YIELD, POWER DISSIPATION and HIGHER DENSITY PERFORMANCE are eliminated or greatly reduced using Cypress CMOS EPROM technology.

## 3: Design Approach

## A. Four Transistor Differential Memory Cell

The $4 \mathrm{~K}, 8 \mathrm{~K}$, and 16 K PROM (except " $A$ " version) use an N-Well CMOS technology along with a new differential four transistor EPROM cell that is optimized for speed. The area of the four transistor cell is 0.43 square mils and the die size is 19,321 square mils for the 2 K by 8 PROM (Figure 1). The floating gate cell is optimized for high read current and fast programmability. This is accomplished by separating the read and program transistors (Figure 2). The program transistor has a separate implant to maximize the generation and collection of hot electrons while the read transistor implant dose is chosen to provide a large read current. Both the n and p channel peripheral transistors have self-aligned, shallow, lightly doped drain (LDD) junctions. The LDD structure reduces overlap capacitance for speed improvement and minimizes hot electron injection for improved reliability. Although common for NMOS static and dynamic RAMs, an on-chip substrate bias generator is used for the first time in an EPROM technology. The results are improved speed, greater than 200 mA latch-up immunity and high parasitic field inversion voltages during programming.

0034-1
Figure 1

Figure 2. Non-volatile cell optimized for speed and programmability
Access times of less than 35 ns at 16 K densities and 30 ns at 4 K and 8 K densities over the full operating range are achieved by using differential design techniques and by to-


0034-2


0034-3
Figure 3. Differential sensing
tally separating the read and program paths. This allows the read path to be optimized for speed. The $X$ and $Y$ decoding paths are predecoded to optimize the power-delay product. A differentail sensing scheme and the four transistor cell are used to sense bit-line swings as low as 100 mV at high speed. The sense amplifier (Figure 3) consists of three stages of equal gain. A gain of 4 per stage was found to be optimum. The Cascode stage amplifies the bit line swings and feeds them into a differential amplifier. The output of the differential amplifier is further amplified and voltages shifted by a level shifter and latch. This signal is then fed into an output buffer having a TTL fan-out of ten.

## B. Two Transistor Memory Cell

The Cypress 64 K and greater density PROMs use a two transistor memory cell. This cell uses a single ended sensing scheme with the exception of the 256 K device which uses a differential sensing circuit. This combination allows for a more compact design and reduced manufacturing costs. This is an excellent compromise between performance and high density, allowing the development of devices with performance of 35 ns and 45 ns access times at densities from 64 K to 256 K bits and 25 ns for the " A " series 16 K using the PROM II technology. This two transistor cell still uses the high speed read transistor and the optimized EPROM transistor for performance and reliable programming. The sense amplifier uses a reference voltage on one input and the read transistor on the other, instead of two read transistors. This single ended sensing is a more conventional technique and has the effect of causing an erased device to contain all " 0 "s.

## 4: Programming

## A. Differential Memory Cells

Cypress PROMs are programmed a BYTE at a time by applying 12 to 14 volts on one pin and the desired logic
levels to input pins. Both logic "ONE" and logic "ZERO" are programmed into the differential cell. A BIT is programmed by applying 12 to 14 volts on the control gate and 9 volts on the drain of the floating gate write transistor. This causes hot electrons from the channel to be injected onto the floating gate thereby raising the threshold voltage. Because the read transistor shares a common floating gate with the program transistor, the threshold of the read transistor is raised from about 1 volt to greater than 5 volts resulting in a transistor that is turned "OFF" when selected in a read mode of operation. Since both sides of the differential cell are at equal potential before programming, a threshold shift of 100 mV is enough to be determined as the correct logic state. Because an unprogrammed cell has neither a ONE nor a ZERO in it before programming, a special BLANK CHECK mode of operation is implemented. In this mode the output of each half of the cell is compared against a fixed reference which allows distinction of a programmed or unprogrammed cell. A MARGIN mode is also provided to monitor the thresholds of the individual BITs allowing the monitoring of the quality of programming during the manufacturing operation.

## B. Single Ended Memory Cells

The programming mechanism of the EPROM transistor in a single ended memory cell is the same as its counterpart in a double ended memory cell. The difference is that only ones " 1 "s are programmed in a single ended cell. A " 1 " applied to the $I / O$ pin during programming causes an erased EPROM transistor to be programmed while a " 0 " allows the EPROM transistor to remain unprogrammed.

## 5: Erasability

For the first time at PROM speeds, Cypress PROMs using CMOS EPROM technology offer reprogrammability when packaged in windowed CERDIP. This is available at densities of 16 K and larger, both registered and non-registered.

Introduction to CMOS PROMs ${ }_{\text {(Continued) }}$

Wavelengths of light less than 4000 Angstroms begin to erase Cypress PROMs. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity $\times$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately $30-35$ minutes. The industry EPROM erasure standard is $15 \mathrm{Wsec} / \mathrm{cm}^{2}$. Cypress EPROMs require $12 / 3$ longer erase times.
The PROM needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

Some devices are sensitive to photo-electric effects during programming. Cypress recommends covering the windows of reprogrammable devices during programming.

## 6: Reliability

The CMOS EPROM approach to PROMs has some significant benefits to the user in the area of programming and functional yield. Since a cell may be programmed and erased multiple times, CMOS PROMs from Cypress can be tested $100 \%$ for programmability during the manufacturing process. Because each CMOS PROM contains a PHANTOM array, both the functionality and performance of the devices may be tested after they are packaged thus assuring the user that not only will every cell program, but that the product performs to the specification.

## Features

- CMOS for optimum speed/power
- High speed
- 25 ns max set-up
- 12 ns clock to output
- Low power
-495 mW (commercial)
- 660 mW (military)
- Synchronous and asynchronous output enables
- On-chip edge-triggered registers
- Buffered Common PRESET and CLEAR inputs
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim, 300 mil, 24 pin plastic or hermetic DIP, or 28 pin LCC
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 1500 V static discharge


## Product Characteristics

The CY7C225 is a high performance 512 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP and 28 pin Leadless Chip Carrier. The memory cells utilize proven EPROM
floating gate technology and byte-wide intelligent programming algorithms.
The CY7C225 replaces bipolar devices and offers the advantages of lower power, superior performance and high programming yield. The EPROM cell requires only 13.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.
The CY7C225 has asynchronous PRESET and CLEAR functions.

## Logic Block Diagram



0020-1

## Pin Configurations



0020-2


## Selection Guide

|  |  | 7C225-25 | 7C225-30 | 7C225-35 | 7C225-40 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Set-up Time (ns) |  | 25 | 30 | 35 | 40 |
| Maximum Clock to Ouput (ns) |  | 12 | 15 | 20 | 25 |
| Maximum Operating Current (mA) | Commercial | 90 | 90 |  | 90 |
|  | Military |  | 120 | 120 | 120 |

SEMICONDUCTOR

Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Ambient Temperature with | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . $>1500 \mathrm{~V}$ (Per MIL-STD-883 Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ...................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-up Cur |  | . $>200 \mathrm{~mA}$ |
| Supply Voltage to Ground Potential <br> (Pin 24 to Pin 12) ..................... -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State. . . . . . . . . . . . . . . . . . . . . $\sim 0.5 \mathrm{~V}$ to +7.0 V | Range | Ambient Temperature | $\mathbf{V C C}_{\text {c }}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC Program Voltage (Pins 7, 18, 20) ............ . .14.0V | Military ${ }^{\text {[6] }}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over Operating Range ${ }^{[7]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\prime}$ | Output HIGH Voltage | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathrm{Min}_{1,}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \\ & \mathbf{V}_{\mathbf{I N}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=-16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[2]}$ |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All inputs ${ }^{\text {[2] }}$ |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | $-10$ | +10. | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathbf{C D}}$ | Input Clamp Diode Voltage | Note 1 |  |  |  |  |
| IOZ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ Output Disabled ${ }^{[4]}$ |  | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}[3]$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} . \end{aligned}$ | Commercial |  | 90 | mA |
|  |  |  | Military |  | 120 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 5 | pF |
| COUT | Output Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## Notes:

1. The CMOS process does not provide a clamp diode. However, the CY7C225 is insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
5. Tested initially and after any design or process changes that may affect these parameters.
6. $T_{A}$ is the "instant on" case temperature.
7. See the last page of this specification for Group A subgroup testing information.

## Switching Characteristics Over Operating Range ${ }^{[7, ~ 8]}$

| Parameters | Description | 7C225-25 |  | 7C225-30 |  | 7C225-35 |  | 7C225-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {SA }}$ | Address Setup to Clock HIGH | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{tha}^{\text {d }}$ | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Valid Output |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| tpWC | Clock Pulse Width | 10 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathbf{t S E S}^{\text {S }}$ | $\bar{E}_{S}$ Setup to Clock HIGH | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HES}}$ | $\overline{\mathrm{E}}_{\mathrm{S}}$ Hold from Clock HIGH | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{DP}}, \mathrm{t}_{\mathrm{DC}}$ | Delay from PRESET or CLEAR to Valid Output |  | 20 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{RP}}, \mathrm{t}_{\mathrm{RC}}$ | $\overline{\text { PRESET }}$ or CLEAR Recovery to Clock HIGH | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| tPWP, tPWC | PRESET or CLEAR Pulse Width | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\cos }$ | Valid Output from Clock HIGH ${ }^{[1]}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HZC}}$ | Inactive Output from Clock HIGH ${ }^{[1,3]}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| tDOE | Valid Output from E LOW ${ }^{\text {[2] }}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| thze | Inactive Output from $\overline{\mathrm{E}} \mathrm{HIGH}[2,3]$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |

Notes:

1. Applies only when the synchronous ( $\overline{\mathrm{E}}_{\mathrm{S}}$ ) function is used.
2. Applies only when the asynchronous ( $\overline{\mathrm{E}}$ ) function is used.
3. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5 V level on the input with loads shown in Figure $1 b$.
4. Tests are performed with rise and fall times of 5 ns or less.
5. See Figure $1 a$ for all switching characteristics except $t_{\mathrm{HZ}}$.
6. See Figure $1 b$ for $\mathrm{t}_{\mathrm{HZ}}$.
7. All device test loads should be located within $2^{\prime \prime}$ of device outputs.
8. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms ${ }^{[5,6,7]}$



Figure 1a


Figure 1b


0020-5

Figure 2

Equivalent to:
THÉVENIN EQUIVALENT


## Functional Description

The CY7C225 is a CMOS electrically Programmable Read Only Memory organized as 512 words x 8 -bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C225 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous ( $\mathrm{E}_{\mathrm{S}}$ ) and asynchronous (E) output enables, and CLEAR and PRESET inputs.

Upon power-up, the synchronous enable ( $\overline{\mathrm{E}}_{S}$ ) flip-flop will be in the set condition causing the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$ to be in the OFF or high impedance state. Data is read by
applying the memory location to the address inputs ( $\mathrm{A}_{0}-$ $A_{8}$ ) and a logic LOW to the enable ( $\bar{E}_{S}$ ) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs $\left(\mathrm{O}_{0^{-}}\right.$ $\mathrm{O}_{7}$ ) provided the asynchronous enable $(\overline{\mathrm{E}})$ is also LOW.
The outputs may be disabled at any time by switching the asynchronous enable ( $\overline{\mathrm{E}}$ ) to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

## Functional Description (Continued)

Regardless of the condition of $\overline{\mathrm{E}}$, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable ( $\bar{E}_{S}$ ) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if $\overline{\mathrm{E}}$ is LOW. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C225 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.
System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C225 has buffered asynchronous CLEAR and PRESET input (INIT). The initialize function is useful during power-up and time-out sequences.
Applying a LOW to the $\overline{\text { PRESET }}$ input causes an immediate load of all ones into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). Applying a LOW to the CLEAR input, resets the flip-flops to all zeros. The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\overline{\mathrm{E}}$ ) LOW.
When power is applied the (internal) synchronous enable flip-flop will be in a state such that the outputs will be in the high impedance state. In order to enable the outputs a clock must occur and the $\bar{E}_{S}$ input pin must be LOW at least a setup time prior to the clock LOW to HIGH transition. The $\bar{E}$ input may then be used to enable the outputs.

## Switching Waveforms



0020-6

Notes on Testing
Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device $\mathrm{V}_{\mathrm{CC}}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{~F}$ or larger capacitor and a $0.01 \mu \mathrm{~F}$ or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under $\mathbf{A C}$ conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
4. Output levels are measured at 1.5 V reference levels.
5. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5 V level on inputs with load shown in Figure Ib.

## Typical DC and AC Characteristics




OUTPUT SOURCE CURRENT vs. VOLTAGE




NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE

NORMALIZED SETUP TIME vs. SUPPLY VOLTAGE

TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


CLOCK TO OUTPUT TIME


NORMALIZED SETUP TIME vs. TEMPERATURE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


## Device Programming

## Overview:

There is a programmable function contained in the 7C225 CMOS $512 \times 8$ Registered PROM; the $512 \times 8$ array. All of the programming elements are "EPROM"' cells, and are in an erased state when the device is shipped.

The $512 \times 8$ array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 1

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathbf{V}_{\mathbf{P P}}{ }^{[1]}$ | Programming Voltage | 13.0 | $\mathbf{V}$ | $\mathbf{V}$ |
| $\mathbf{V}_{\mathbf{C C P}}$ | Supply Voltage | 4.75 | 5.25 | $\mathbf{V}$ |
| $\mathbf{V}_{\mathrm{IHP}}$ | Input High Voltage | 3.0 |  | $\mathbf{V}$ |
| $\mathbf{V}_{\mathrm{ILP}}$ | Input Low Voltage |  | 0.4 | $\mathbf{V}$ |
| $\mathbf{V}_{\mathrm{OH}}{ }^{[2]}$ | Output High Voltage | 2.4 |  | $\mathbf{V}$ |
| $\mathbf{V}_{\mathbf{O L}}{ }^{[2]}$ | Output Low Voltage |  | 0.4 | $\mathbf{V}$ |
| $\mathrm{I}_{\mathbf{P P}}$ | Programming Supply Current |  | 50 | mA |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{PP}}$ | Programming Pulse Width | 100 | 10,000 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}[3]$ | VPP Rise and Fall Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{VD}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VP}}$ | Verify Pulse Width | 2.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DV}}$ | Verify Data Valid |  |  |  |
| $\mathrm{t}_{\mathrm{DZ}}$ | Verify HIGH to High Z |  | 1.0 | $\mu \mathrm{~s}$ |

## Votes

[^13]2. During verify operation.
3. Measured $10 \%$ and $90 \%$ points.

## Mode Selection

Table 3

| Mode |  |  | Pin Function ${ }^{\text {[1] }}$ |  |  |  |  | $\begin{gathered} \text { Outputs } \\ (9-11,13-17) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable |  | CP | $\overline{\mathbf{E}}_{\mathbf{S}}$ | $\overline{\text { CLR }}$ | $\overline{\mathbf{E}}$ | $\overline{\text { PS }}$ |  |
|  |  | Other | PGM | $\overline{\text { VFY }}$ | $\mathbf{V P P}$ | $\stackrel{\square}{\mathbf{E}}$ | $\overline{\text { PS }}$ |  |
|  |  | Pin | (18) | (19) | (20) | (21) | (22) |  |
| Read ${ }^{[2,3]}$ |  |  | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | Data Out |
| Output Disable ${ }^{[5]}$ |  |  | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\text {IH }}$ | High Z |
| Output Disable |  |  | X | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | High Z |
| CLEAR |  |  | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | Zeros |
| PRESET |  |  | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Ones |
| Program ${ }^{\text {4] }}$ |  | $\cdots$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | Data In |
| Program Verify [4] |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | Data Out |
| Program Inhibit[4] |  |  | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |
| Intelligent Program ${ }^{\text {[4] }}$ |  |  | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {PP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | Data In |
| Blank Check Ones [4] |  |  | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | Ones |
| Blank Check Zeros ${ }^{[4]}$ |  |  | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | Zeros |

## Notes:

1. $X=$ Don't care but not to exceed $V_{P P}$.
2. During read operation, the output latches are loaded on a " 0 " to " 1 " transition of CP.
3. Pin 19 must be LOW prior to the " 0 " to " 1 " transition on $\mathbf{C P}$ (18) that loads the register.


Figure 3. Programming Pinouts
4. During programming and verification, all unspecified pins to be at VILP.
5. Pin 19 must be HIGH prior to the " 0 " to " 1 " transition on CP (18) that loads the register.

The CY7C225 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec .
Typical programming time for a byte is less than 2.5 msec . The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.
The algorithm utilizes two different pulse types: initial and overprogram. The duration of the $\overline{\mathrm{PGM}}$ pulse ( $\mathrm{t}_{\mathrm{PP}}$ ) is 0.1 msec which will then be followed by a longer overprogram pulse of $24(0.1)(\mathrm{X}) \mathrm{msec} . \mathrm{X}$ is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.
The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.


Figure 4. Programming Flowchart SEMICONDUCTOR

## Programming Sequence $512 \times 8$ Array

Power the device for normal read mode operation with pin $18,19,20$ and 21 at $\mathrm{V}_{\mathrm{IH}}$. Per Figure 5 take pin 20 to $\mathrm{V}_{\mathrm{Pp}}$. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figure 5. Again per Figure 5 address, program, and verify one byte of data. Repeat this for each location to be programmed.
If the brute force programming method is used, the pulse width of the program pulse should be 10 ms , and each location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.
If the intelligent programming technique is used, the program pulse width should be $100 \mu \mathrm{~s}$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one
additional programming pulse should be applied of duration 24X the sum of the previous programming pulses before advancing to the next address to repeat the process.

## Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 511. A device is considered virgin if all locations are respectively " 1 's" and " 0 's" when addressed in the "BLANK ONES AND ZEROS" modes.
Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.


Figure 5. PROM Programming Waveforms

Ordering Information

| Speed ns |  | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| tSA | tco |  |  |  |
| 25 | 12 | CY7C225-25PC CY7C225-25DC CY7C225-25LC | $\begin{aligned} & \hline \text { P13 } \\ & \text { D14 } \\ & \text { L64 } \end{aligned}$ | Commercial |
| 30 | 15 | $\begin{aligned} & \text { CY7C225-30PC } \\ & \text { CY7C225-30DC } \\ & \text { CY7C225-30LC } \end{aligned}$ | $\begin{aligned} & \hline \text { P13 } \\ & \text { D14 } \\ & \text { L64 } \end{aligned}$ | Commercial |
|  |  | CY7C225-30DMB <br> CY7C225-30LMB | $\begin{aligned} & \mathrm{D} 14 \\ & \text { L64 } \end{aligned}$ | Military |
| 35 | 20 | $\begin{aligned} & \text { CY7C225-35DMB } \\ & \text { CY7C225-35LMB } \end{aligned}$ | $\begin{aligned} & \text { D14 } \\ & \text { L64 } \end{aligned}$ | Military |
| 40 | 25 | $\begin{aligned} & \text { CY7C225-40PC } \\ & \text { CY7C225-40DC } \\ & \text { CY7C225-40LC } \end{aligned}$ | $\begin{aligned} & \hline \text { P13 } \\ & \text { D14 } \\ & \text { L64 } \end{aligned}$ | Commercial |
|  |  | CY7C225-40DMB <br> CY7C225-40LMB | $\begin{aligned} & \text { D14 } \\ & \text { L64 } \end{aligned}$ | Military |

MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathbf{t}_{\text {SA }}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\text {HA }}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathbf{C O}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathbf{D P}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathbf{R P}}$ | $7,8,9,10,11$ |

Document \#: 38-00002-B

## Features

- CMOS for optimum speed/power
- High speed
- 25 ns max set-up
- $\mathbf{1 2} \mathrm{ns}$ clock to output
- Low power
- 495 mW (commercial)
- 660 mW (military)
- Synchronous and asynchronous output enables
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim, 300 mil, 24 pin plastic or hermetic DIP or 28 pin LCC
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 1500 V static discharge


## Product Characteristics

The CY7C235 is a high performance 1024 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP or 28-pin Leadless Chip carrier. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.
The CY7C235 replaces bipolar devices and offers the advantages of lower
power, superior performance and high programming yield. The EPROM cell requires only 13.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.
The CY7C235 has an asynchronous initialize function (INIT). This function acts as a 1025th 8-bit word loaded into the on-chip register. It is user programmable with any desired word or may be used as a PRESET or CLEAR function on the outputs.

## Logic Block Diagram



## Pin Configurations

0005-2


## Selection Guide

|  |  | 7C235-25 | 7C235-30 | 7C235-40 |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Set-up Time (ns) |  | 25 | 30 | 40 |
| Maximum Clock to Output (ns) |  | 12 | 15 | 20 |
| Maximum Operating Current (mA) | Commercial | 90 | 90 | 90 |
|  | Military |  | 120 | 120 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12 for DIP)

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
DC Program Voltage
(Pins 7, 18, 20 for DIP)
14.0V

Static Discharge Volume . . . . . . . . . . . . . . . . . . . . $\gg 1500 \mathrm{~V}$
(Per MIL-STD-883 Method 3015)
Latch-up Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :--- | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[6]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over Operating Range ${ }^{[7]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{\mathrm{I}}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{\mathrm{I},,} \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[2]}$ |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[2]}$ |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage | Note 1 |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ Output Disabled ${ }^{[4]}$ |  | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[3]}$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathbf{C C}}$ | Power Supply Current | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ | Commercial |  | 90 | mA |
|  |  |  | Military |  | 120 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  |  |  | 8 |  |

## Notes:

1. The CMOS process does not provide a clamp diode. However, the CY7C235 is insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
5. Tested initially and after any design or process changes that may affect these parameters.
6. $T_{A}$ is the "instant on" case temperature.
7. See the last page of this specification for Group A subgroup testing information.

## Switching Characteristics Over Operating Range ${ }^{[4, ~ 8]}$

| Parameters | Description | 7-235-25 |  | 7C235-30 |  | 7C235-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tSA | Address Setup to Clock HIGH | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Valid Output |  | 12 |  | 15 |  | 20 | ns |
| tpWC | Clock Pulse Width | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\bar{E}_{S}$ Setup to Clock HIGH | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\bar{E}_{\text {S }}$ Hold from Clock HIGH | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {DI }}$ | Delay from INIT to Valid Output |  | 25 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {RI }}$ | $\overline{\text { INIT Recovery to Clock HIGH }}$ | 20 |  | 20 |  | 20 |  | ns |
| tPWI | $\overline{\text { INIT Pulse Width }}$ | 20 |  | 20 |  | 25 |  | ns |
| ${ }^{\text {t }} \mathrm{COS}$ | Inactive to Valid Output from Clock HIGH ${ }^{\text {[1] }}$ |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZC}}$ | Inactive Output from Clock HIGH ${ }^{[1, ~ 3]}$ |  | 20 |  | 20 |  | 25 | ns |
| $t_{\text {doe }}$ | Valid Output from E LOW ${ }^{\text {[2] }}$ |  | 20 |  | 20 |  | 25 | ns |
| thZE | Inactive Output from $\overline{\mathbf{E}}$ HIGH ${ }^{[2,3]}$ |  | 20 |  | 20 |  | 25 | ns |

## Notes:

1. Applies only when the synchronous ( $\overline{\mathrm{E}}_{\mathbf{S}}$ ) function is used.
2. Tests are performed with rise and fall times of 5 ns or less.
3. Applies only when the asynchronous ( $\overline{\mathrm{E}}$ ) function is used.
4. See Figure $1 a$ for all switching characteristics except $\mathrm{t}_{\mathrm{H} Z}$.
5. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5 V level on the input with loads shown in Figure 1 b .
6. See Figure $I b$ for $\mathrm{t}_{\mathrm{HZ}}$.
7. All device test loads should be located within $2^{\prime \prime}$ of device outputs.
8. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms [5, 6, 7]



Figure 1a


Figure 1b

Equivalent to:

## THÉVENIN EQUIVALENT



0005-4

## Functional Description

The CY7C235 is a CMOS electrically Programmable Read Only Memory organized as 1024 word x 8-bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C235 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous ( $\bar{E}_{S}$ ) and asynchronous ( $\overline{\mathrm{E}}$ ) output enables and asynchronous initialization (INIT).
Upon power-up, the synchronous enable ( $\overline{\mathrm{E}}_{S}$ ) flip-flop will be in the set condition causing the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$ to be in the OFF or high impedance state. Data is read by
applying the memory location to the address input ( $\mathrm{A}_{0^{-}}$ A9) and a logic LOW to the enable ( $\bar{E}_{S}$ ) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs $\left(\mathrm{O}_{0^{-}}\right.$ $\mathrm{O}_{7}$ ) provided the asynchronous enable $(\overline{\mathrm{E}})$ is also LOW.
The outputs may be disabled at any time by switching the asynchronous enable ( $\overline{\mathrm{E}}$ ) to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

## Functional Description (Continued)

Regardless of the condition of $\bar{E}$, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable ( $\overline{\mathrm{E}}_{\mathrm{S}}$ ) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if $\overline{\mathrm{E}}$ is LOW. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C235 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.
System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.
The CY7C235 has an asynchronous initialize input (INIT). The initialize function is useful during power-up and timeout sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 1025th 8-bit word to be loaded into the on-chip register. Each bit is programmable
and the initialize function can be used to load any desired combination of " 1 "'s and " 0 "s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).
Applying a LOW to the $\overline{\text { INIT }}$ input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\overline{\mathrm{E}}$ ) LOW.
When power is applied the (internal) synchronous enable flip-flop will be in a state such that the outputs will be in the high impedance state. In order to enable the outputs, a clock must occur and the ES input pin must be LOW at least a setup time prior to the clock LOW to HIGH transition. The $\bar{E}$ input may then be used to enable the outputs. When the asynchronous initialize input, $\overline{\mathrm{INIT}}$, is LOW, the data in the initialize byte will be asynchronously loaded into the output register. It will not, however, appear on the output pins until they are enabled, as described in the preceding paragraph.

## Switching Waveforms



## Notes on Testing

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device $\mathrm{V}_{\mathrm{CC}}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{~F}$ or larger capacitor and a $0.01 \mu \mathrm{~F}$ or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
4. Output levels are measured at 1.5 V reference levels.
5. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5 V level on inputs with load shown in Figure $1 b$.

## [ypical DC and AC Characteristics



NORMALIZED CLOCK TO OUTPUT TIME vs. TEMPERATURE



NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZED SETUP TIME vs. SUPPLY VOLTAGE



NORMALIZED CLOCK TO OUTPUT TIME vs. VCC


NORMALIZED SETUP TIME vs. TEMPERATURE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


0005-7

## Device Programming

## Overview:

There are two independent programmable functions contained in the 7C235 CMOS 1K x 8 Registered PROM; the $1 \mathrm{~K} x 8$ array, and the INITIAL BYTE. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped. The erased state for the "INITIAL BYTE" is all "0's" or "LOW". The "INITIAL BYTE" may be accessed operationally through
the use of the initialize function. The $1 \mathrm{~K} \times 8$ array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 1

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathbf{V}_{\mathbf{P P}}{ }^{[1]}$ | Programming Voltage | 13.0 | 14.0 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\mathbf{I H P}}$ | Input High Voltage | 3.0 |  | V |
| $\mathrm{~V}_{\text {ILP }}$ | Input Low Voltage |  | 0.4 | V |
| $\mathrm{~V}_{\mathbf{O H}}{ }^{[2]}$ | Output High Voltage | 2.4 |  | V |
| $\mathbf{V}_{\mathbf{O L}}{ }^{[2]}$ | Output Low Voltage |  | 0.4 | V |
| IPP | Programming Supply Current |  | 50 | mA |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units |
| :---: | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{PP}}$ | Programming Pulse Width | 100 | 10,000 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}{ }^{[3]}$ | VPP Rise and Fall Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VD}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VP}}$ | Verify Pulse Width | 2.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DV}}$ | Verify Data Valid |  | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DZ}}$ | Verify HIGH to High Z |  | 1.0 | $\mu \mathrm{~s}$ |

## Notes:

1. $\mathrm{V}_{\mathrm{CCP}}$ must be applied prior to $\mathrm{V}_{\mathrm{PP}}$.
2. During verify operation.
3. Measured $10 \%$ and $90 \%$ points.

## Mode Selection

Table 3

|  |  |  |  | Pin | tion |  |  | $\begin{gathered} \text { Outputs } \\ \text { (9-11, 13-17) } \\ \text { DIP } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Read or Output Disable | $A_{2}$ | CP | $\overline{\mathbf{E}}_{\mathbf{S}}$ | INIT | $\overline{\mathbf{E}}$ | $\mathrm{A}_{1}$ |  |
|  | Other | $\mathrm{A}_{2}$ | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\overline{\mathbf{E}}$ | $\mathrm{A}_{1}$ |  |
|  | (DIP) Pin | (6) | (18) | (19) | (20) | (21) | (7) |  |
| Read [2,3] |  | X | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | X | Data Out |
| Output Disable ${ }^{[5]}$ |  | X | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | X | X | High Z |
| Output Disable |  | X | X | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | X | High Z |
| Initialize ${ }^{[6]}$ |  | X | X | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | 1025th word |
| Program ${ }^{[1,4]}$ |  | X | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | X | Data In |
| Program Verify ${ }^{[1,4]}$ |  | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{P P}$ | $V_{\text {IHP }}$ | X | Data Out |
| Program Inhibit [1,4] |  | X | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{P P}$ | $V_{\text {IHP }}$ | X | High Z |
| Intelligent Program ${ }^{[1,4]}$ |  | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{P P}$ | $\mathrm{V}_{\text {IHP }}$ | X | Data In |
| Program Initial Byte ${ }^{\text {[4] }}$ |  | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {PP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | Data In |
| Blank Check Ones ${ }^{[1,4]}$ |  | X | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | X | Ones |
| Blank Check Zeros ${ }^{\text {[1,4] }}$ |  | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | Zeros |

## Notes:

1. $X=$ Don't care but not to exceed $V_{P P}$.
2. During read operation, the output latches are loaded on a " 0 " to " 1 " transition of CP.
3. Pin 19 must be LOW prior to the " 0 " to " 1 " transition on CP (18) that loads the register.
$A_{7} \square 1$
$A_{6} \square 2$
$A_{5} \square 3$
$A_{4} \square 4$
$A_{3} \square 5$

0005-8
Figure 3. Programming Pinouts
4. During programming and verification, all unspecified pins to be at $\mathrm{V}_{\text {ILP }}$.
5. Pin 19 must be HIGH prior to the " 0 " to " 1 " transition on CP (18) that loads the register.
6. LOW to HIGH clock transition required to enable outputs.

The CY7C235 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec .
Typical programming time for a byte is less than 2.5 msec . The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.
The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of $24(0.1)(X) \mathrm{msec} . \mathrm{X}$ is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.
The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.


0005-9
Figure 4. Programming Flowchart

## Programming Sequence 1K $x 8$ Array

Power the device for normal read mode operation with pin 18, 19, 20 and 21 at VIH. $_{\text {. Per Figure }} 6$ take pin 20 to VPP. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figures 5 and 6. Again per Figure 6 address program and verify one byte of data. Repeat this for each location to be programmed.
If the brute force programming method is used, the pulse width of the program pulse should be 10 ms , and each
location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.
If the intelligent programming technique is used, the program pulse width should be $100 \mu \mathrm{~s}$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24 X the sum of the previous programming pulses before advancing to the next address to repeat the process.


Figure 5. PROM Programming Waveforms


Figure 6. Initial Byte Programming Waveforms

## Programming the Initial Byte

The CY7C235 registered PROM has a 1025th byte of data used to initialize the value of the register. This initial byte is value " 0 " when the part is received. If the user desires to have a value other than " 0 " for register initialization, this must be programmed into the 1025 th byte. This byte is programmed in a similar manner to the 1024 normal bytes in the array except for two considerations. First, since all of the normal addresses of the part are used up, a super voltage will be used to create additional effective addresses. The actual address has $V_{P P}$ on $A_{1}$ pin 7, and VILP on $A_{2}$, pin 6, per Table 3. The programming and verification of "INITIAL BYTE" is accomplished operationally by performing an initialize function.

## Bit Map Data

| Programmer Address |  | RAM Data |
| :---: | :---: | :---: |
| Decimal | Hex | Contents |
| 0 | 0 | Data |
| $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\vdots$ |
| 1023 | $\bullet$ | $\bullet$ |
| 1024 | 3 FF | Data |
|  | 400 | Init Byte |

## Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 1023. A device is considered virgin if all locations are respectively " 1 's" and " 0 's" when addresses in the "BLANK ONES AND ZEROS" modes.
Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

## Ordering Information

| Speed ns |  | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| tsA | $\mathrm{t}_{\mathrm{CO}}$ |  |  |  |
| 25 | 12 | $\begin{aligned} & \text { CY7C235-25PC } \\ & \text { CY7C235-25DC } \end{aligned}$ | $\begin{aligned} & \text { P13 } \\ & \text { D14 } \end{aligned}$ | Commercial |
| 30 | 15 | CY7C235-30PC CY7C235-30DC CY7C235-30JC | $\begin{gathered} \text { P13 } \\ \text { D14 } \\ \text { J64 } \end{gathered}$ |  |
|  |  | CY7C235-30DMB | $\begin{aligned} & \text { D14 } \\ & \text { L64 } \end{aligned}$ | Military |
| 40 | 20 | $\begin{aligned} & \text { CY7C235-40PC } \\ & \text { CY7C235-40DC } \end{aligned}$ | $\begin{aligned} & \text { P13 } \\ & \text { D14 } \end{aligned}$ | Commercial |
|  |  | CY7C235-40DMB CY7C235-40LMB | $\begin{aligned} & \text { D14 } \\ & \text { L64 } \end{aligned}$ | Military |

OR
MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $t_{\text {SA }}$ | $7,8,9,10,11$ |
| $t_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |

Document \#: 38-00003-B

## Reprogrammable $2048 \times 8$ Registered PROM

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 25 ns max set-up
- 12 ns clock to output
- Low power
- 330 mW (commercial) for
$-35 \mathrm{~ns},-45 \mathrm{~ns}$
- 660 mW (military)
- Programmable synchronous or asynchronous output enable
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim, $300 \mathrm{mil}, 24$ pin plastic or hermetic DIP
- $\mathbf{5 V} \pm 10 \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000 V static discharge

Logic Block Diagram


## Pin Configurations



0016-2


0016-13
Selection Guide

|  |  | 7C245-25 | 7C245-35 | 7C245-45 |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Maximum Setup Time (ns) |  |  | 25 | 35 | 45 |
| Maximum Clock to Output (ns) |  |  | 12 | 15 | 25 |
| Maximum Operating <br> Current (mA) | STD | Commercial | 90 | 90 | 90 |
|  |  | Military |  | 120 | 120 |
|  | L | Commercial |  | 60 | 60 |

## Product Characteristics

The CY7C245 is a high performance 2048 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.
The CY7C245 replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 13.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits. The CY7C245 has an asynchronous initialize function (ㅍNIT). This function acts as a 2049th 8-bit word loaded into the on-chip register. It is user programmable with any desired word or may be used as a PRESET or CLEAR function on the outputs.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\ldots \ldots \ldots \ldots \ldots . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) $\ldots \ldots \ldots \ldots \ldots \ldots . .0 .5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State....................... -0.5 V to +7.0 V
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots-3.0 \mathrm{~F}$ to +7.0 V
DC Program Voltage (Pins 7, 18, 20) ...............13.0V
UV Erasure.
$.7258 \mathrm{Wsec} / \mathrm{cm}^{2}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
(Per MIL-STD-883 Method 3015)
Latchup Current ............................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | VCC |
| :--- | :--- | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[7]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over Operating Range[6]

| Parameters | Description | Test Conditions |  | 7C245L-35, 45 |  | 7C245-25 |  | 7C245-35, 45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{1}, \mathrm{I}_{\mathrm{OH}}= \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{\mathrm{I}}, \mathrm{I}_{\mathrm{OL}}= \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Log Voltage for All Inputs | $1 \mathrm{HIGH}$ | 2.0 | $\mathrm{V}_{\text {cc }}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Log Voltage for All Inputs | l LOW |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | + 10 | -10 | $+10$ | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage | Note 5 |  |  |  |  | Note 5 |  |  |  |
| IOZ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ Output Disabled ${ }^{[3]}$ |  | -40 | $+40$ | -40 | $+40$ | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}$ | 0.0 V [2] | -20 | -90 | -20 | $-90$ | -20 | -90 | mA |
| ICC | Power Supply Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ | Commercial |  | 60 |  | 90 |  | 90 | mA |
|  |  | $V_{C C}=$ Max. | Military |  |  |  |  |  | 120 |  |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |

## Notes:

1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
2. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
4. Tested initially and after any design or process changes that may affect these parameters.
5. The CMOS process does not provide a clamp diode. However, the CY7C245 is insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
6. See the last page of this specification for Group A subgroup testing information.
7. $T_{A}$ is the "instant on" case temperature.

## Switching Characteristics Over Operating Range ${ }^{[8]}$

| Parameters | Description | 7C245-25 |  | 7C245-35 |  | 7C245-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tsA | Address Setup to Clock HIGH | 25 |  | 35 |  | 45 |  | ns |
| tha | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Valid Output |  | 12 |  | 15 |  | 25 | ns |
| tpWC | Clock Pulse Width | 15 |  | 20 |  | 20 |  | ns |
| ${ }_{\text {tSES }}$ | $\bar{E}_{S}$ Setup to Clock HIGH | 12 |  | 15 |  | 15 |  | ns |
| ${ }^{\text {thES }}$ | $\overline{\mathrm{E}}_{\mathrm{S}}$ Hold from Clock HIGH | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{DI}}$ | Delay from INIT to Valid Output |  | 20 |  | 20 |  | 35 | ns |
| $\mathrm{t}_{\text {RI }}$ | INIT Recovery to Clock HIGH | 15 |  | 20 |  | 20 |  | ns |
| tPWI | $\overline{\text { INIT Pulse Width }}$ | 15 |  | 20 |  | 25 |  | ns |
| tcos | Valid Output from Clock HIGH[1] |  | 15 |  | 20 |  | 30 | ns |
| thzC | Inactive Output from Clock HIGH ${ }^{\text {[1, 3] }}$ |  | 15 |  | 20 |  | 30 | ns |
| tooe | Valid Output from E LOW[2] |  | 15 |  | 20 |  | 30 | ns |
| thze | Inactive Output from $\overline{\mathrm{E}} \mathrm{HIGH}^{[2,3]}$ |  | 15 |  | 20 |  | 30 | ns |

Notes:

1. Applies only when the synchronous ( $\bar{E}_{S}$ ) function is used.
2. Applies only when the asynchronous ( $\overline{\mathbf{E}}$ ) function is used.
3. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5 V level on the input with loads shown in Figure 1 b.
4. Tests are performed with rise and fall times of 5 ns or less.

## AC Test Loads and Waveforms ${ }^{[5,6,7]}$



Figure 1a


0016-3
Figure 1b

Equivalent to:

## THÉVENIN EQUIVALENT

OUTPUT O——O 2.0 V
0016-4

## Functional Description

The CY7C245 is a CMOS electrically Programmable Read Only Memory organized as 2048 words x 8 -bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245 incorporates a D-type, masterslave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous ( $\overline{\mathrm{E}}_{S}$ ) or asynchronous ( $\overline{\mathrm{E}}$ ) output enable and asynchronous initialization (INIT).
Upon power-up the state of the outputs will depend on the programmed state of the enable function ( $\overline{\mathrm{E}}_{S}$ or $\overline{\mathrm{E}}$ ). If the synchronous enable ( $\overline{\mathrm{E}}_{\mathrm{S}}$ ) has been programmed, the register will be in the set condition causing the outputs
5. See Figure $1 a$ for all switching characteristics except $t_{\mathrm{HZ}}$ -
6. See Figure $1 b$ for $\mathrm{t}_{\mathrm{Hz}}$.
7. All device test loads should be located within $2^{\prime \prime}$ of device outputs.
8. See the last page of this specification for Group A subgroup testing information.

0016-5
Figure 2
$\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$ to be in the OFF or high impedance state. If the asynchronous enable $(\overline{\mathrm{E}})$ is being used, the outputs will come up in the OFF or high impedance state only if the enable ( $\overline{\mathbf{E}}$ ) input is at a HIGH logic level. Data is read by applying the memory location to the address inputs ( $\mathrm{A}_{0}-\mathrm{A}_{10}$ ) and a logic LOW to the enable input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs ( $\mathrm{O}_{0}-\mathrm{O}_{7}$ ).
If the asynchronous enable $(\overline{\mathrm{E}})$ is being used, the outputs may be disabled at any time by switching the enable to a

SEMICONDUCTOR

## Functional Description (Continued)

logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.
If the synchronous enable ( $\overline{\mathrm{E}}_{S}$ ) is being used, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C245 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.
System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C245 has an asynchronous initialize input (INIT). The initialize function is useful during power-up and timeout sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 2049th 8 -bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of " 1 " $s$ and " 0 "s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).
Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\overline{\mathrm{E}}$ ) LOW.

## Switching Waveforms



0016-6

## Notes on Testing

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device $\mathrm{V}_{\mathrm{CC}}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{~F}$ or larger capacitor and a $0.01 \mu \mathrm{~F}$ or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
4. Output levels are measured at 1.5 V reference levels.
5. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5 V level on inputs with load shown in Figure 1 b.



AMBIENT TEMPERATURE $\left({ }^{\circ} \mathrm{C}\right.$ )


NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZED SETUP TIME vs. SUPPLY VOLTAGE


TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING


CLOCK TO OUTPUT TIME


NORMALIZED SETUP TIME vs. TEMPERATURE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to rase the 7C245. For this reason, an opaque label should be slaced over the window if the PROM is exposed to sunight or fluorescent lighting for extended periods of time.
The recommended dose for erasure is ultraviolet light with 1 wavelength of 2537 Angstroms for a minimum dose (UV ntensity $\times$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultrariolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure ime would be approximately $30-35$ minutes. The 7C245 leeds to be within 1 inch of the lamp during erasure. Pernanent damage may result if the PROM is exposed to high ntensity UV light for an extended period of time. 7258 $W \mathrm{sec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Device Programming

## OVERVIEW:

There are three independent programmable functions contained in the 7C245 CMOS $2 \mathrm{~K} \times 8$ Registered PROM; the $2 \mathrm{~K} \times 8$ array, the initial byte, and the synchronous enable bit. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped. This erased state manifests itself differently in each case. The erased state for ENABLE bit is the "ASYNCHRONOUS ENABLE" mode. The erased state for the "INITIAL BYTE" is all " 0 's" or "LOW". The "INITIAL BYTE" may be accessed operationally thru the use of the initialize function. The $2 \mathrm{~K} \times 8$ array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 1

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}{ }^{[1]}$ | Programming Voltage | 12.0 | 13.0 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input High Voltage | 3.0 |  | V |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input Low Voltage |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}{ }^{[2]}$ | Output High Voltage | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}{ }^{[2]}$ | Output Low Voltage |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  | 50 | mA |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\text {PP }}$ | Programming Pulse Width | 100 | 10,000 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}[3]$ | VPP Rise and Fall Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VD}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VP}}$ | Verify Pulse Width | 2.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DV}}$ | Verify Data Valid |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DZ}}$ | Verify HIGH to High Z |  | 1.0 | $\mu \mathrm{~s}$ |

## Notes:

l. $\mathrm{V}_{\mathrm{CCP}}$ must be applied prior to $\mathrm{V}_{\mathbf{P P}}$.
2. During verify operation.

1. Measured $10 \%$ and $90 \%$ points.

SEMICONDUCTOR

Mode Selection
Table 3

| Mode |  | Pin Function |  |  |  |  | $\begin{gathered} \text { Outputs } \\ (9-11,13-17) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathbf{A}_{2}$ | CP | $\overline{\mathbf{E}} / \overline{\mathbf{E}}_{\mathbf{S}}$ | $\overline{\text { INIT }}$ | $\mathrm{A}_{1}$ |  |
|  | Other | $\mathbf{A}_{2}$ | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\mathbf{V}_{\text {PP }}$ | $\mathrm{A}_{1}$ |  |
|  | Pin | (6) | (18) | (19) | 20 | (7) |  |
| Read [2,3] |  | X | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | Data Out |
| Output Disable ${ }^{5]}$ |  | X | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | X | High Z |
| Program ${ }^{\text {[1,4] }}$ |  | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{P P}$ | X | Data In |
| $\text { Program Verify }[1,4]$ |  | X | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{P P}$ | X | Data Out |
| Program Inhibit ${ }^{\text {[1,4] }}$ |  | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | X | High Z |
| Intelligent Program ${ }^{[1,4]}$ |  | X | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | Data In |
| Program Synch Enable ${ }^{\text {[4] }}$ |  | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $V_{P P}$ | High Z |
| Program Initial Byte ${ }^{[4]}$ |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $V_{\text {PP }}$ | Data In |
| Blank Check Ones ${ }^{[1,4]}$ |  | X | $\mathbf{V}_{\text {PP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | X | Ones |
| Blank Check Zeros ${ }^{[1,4]}$ |  | X | $V_{P P}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | Zeros |

## Notes:

1. $X=$ Don't care but not to exceed $V_{P P}$.
2. During read operation, the output latches are loaded on a " 0 " to " 1 " transition of CP.
3. If the registered device is being operated in a synchronous mode, pin 19 must be LOW prior to the " 0 " to " 1 " transition on CP (18) that loads the register.


Figure 3. Programming Pinouts
4. During programming and verification, all unspecified pins to be at $V_{\text {ILP }}$.
5. If the registered device is being operated in a synchronous mode, pin 19 must be HIGH prior to the " 0 " to " 1 " transition on CP (18) that loads the register.

The CY7C245 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec .
Typical programming time for a byte is less than 2.5 msec . The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.
The algorithm utilizes two different pulse types: initial and overprogram. The duration of the $\overline{\text { PGM }}$ pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of $24(0.1)(X) \mathrm{msec} . \mathrm{X}$ is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.

## Bit Map Data

| Programmer | Address | RAM Data |
| :---: | :---: | :---: |
| Decimal | Hex | Contents |
| 0 | 0 | DATA |
| $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ |
| 2047 | $\bullet$ | DATA |
| 2048 | 800 | INIT BYTE |
| 2049 | 801 | CONTROL BYTE |

Control Byte
00 Asynchronous output enable (default state)
01 Synchronous output enable


Figure 4. Programming Flowchart

## Programming Sequence 2K x 8 Array

Power the device for normal read mode operation with pin 18, 19 and 20 at $\mathrm{V}_{\text {IH }}$. Per Figure 5 take pin 20 to $\mathrm{V}_{\mathrm{Pp}}$. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figures 5 and 6. Again per Figure 5 address program and verify one byte of data. Repeat this for each location to be programmed.
If the brute force programming method is used, the pulse width of the program pulse should be 10 ms , and each
location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.
If the intelligent programming technique is used, the program pulse width should be $100 \mu \mathrm{~s}$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24X the sum of the previous programming pulses before advancing to the next address to repeat the process.


Figure 5. PROM Programming Waveforms


Figure 6. Initial Byte Programming Waveforms

## CY7C245

## Programming the Initialization Byte

The CY7C245 registered PROM has a 2049th byte of data used to initialize the value of the register. This initial byte is value " 0 " when the part is received. If the user desires to have a value other than " 0 " for register initialization, this must be programmed into the 2049th byte. This byte is programmed in a similar manner to the 2048 normal bytes in the array except for two considerations. First, since all of the normal addresses of the part are used up, a super voltage will be used to create additional effective addresses. The actual address has $V_{P P}$ on $\mathbf{A}_{1}$ pin 7, and $V_{\text {ILP }}$ on $\mathbf{A}_{2}$, pin 6, per Table 3. The programming and verification of "INITIAL BYTE" is accomplished operationally by performing an initialize function.

## Programming Synchronous Enable

The CY7C245 provides for both a synchronous and asynchronous enable function. The device is delivered in an asynchronous mode of operation and only requires that the user alter the device if synchronous operation is required. The determination of the option is accomplished thru the use of an EPROM cell which is programmed only if synchronous operation is required. As with the INITIAL byte, this function is addressed thru the use of a supervoltage. Per Table 3, VPP is applied to pin $7\left(\mathrm{~A}_{1}\right)$ with pin $6\left(\mathrm{~A}_{2}\right)$ at $\mathrm{V}_{\text {IHP }}$. This addresses the cell that programs synchronous enable. Programming the cell is accomplished with a 10 ms program pulse on pin 18 ( $\overline{\mathrm{PGM}})$ but does not require any data as there is no choice as to how synchronous enable may be programmed, only if it is to be programmed.


VILP - - -
Figure 7. Program Synchronous Enable

## Verification of Synchronous Enable

Verification of the synchronous enable function is accomplished operationally. Power the device for read operation with pin 20 at $\mathrm{V}_{\mathrm{IH}}$, cause clock pin 18 to transition from $V_{\text {IL }}$ to $\mathrm{V}_{\text {IH }}$. The output should be in a High Z state. Take pin 20, ENABLE, to $V_{I L}$. The outputs should remain in a high $Z$ state. Transition the clock from $V_{I L}$ to $V_{I H}$, the outputs should now contain the data that is present. Again set pin 19 to $\mathrm{V}_{\mathrm{IH}}$. The output should remain driven. Clocking pin 18 once more from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$ should place the outputs again in a High Z state.

## Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 2047. A device is considered virgin if all locations are respectively " 1 's" and " 0 's" when addressed in the "BLANK ONES AND ZEROS" modes.
Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

Ordering Information

| Speed (ns) |  | ICC <br> mA | Ordering Code | $\begin{gathered} \text { Package } \\ \text { Type } \end{gathered}$ | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tsA | tco |  |  |  |  |
| 25 | 12 | 90 | CY7C245-25PC | P13 | Commercial |
|  |  |  | CY7C245-25WC | W14 |  |
| 35 | 15 | 60 | CY7C245L-35PC | P13 | Commercial |
|  |  |  | CY7C245L-35WC | W14 |  |
|  |  | 90 | CY7C245-35PC | P13 |  |
|  |  |  | CY7C245-35SC | S13 |  |
|  |  |  | CY7C245-35WC | W14 |  |
|  |  |  | CY7C245-35LC | L64 |  |
|  |  | 120 | CY7C245-35DMB | D14 | Military |
|  |  |  | CY7C245-35QMB | Q64 |  |
|  |  |  | CY7C245-35WMB | W14 |  |
|  |  |  | CY7C245-35LMB | L64 |  |


| Speed (ns) |  | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & \mathbf{m A} \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {SA }}$ | tco |  |  |  |  |
| 45 | 25 | 60 | CY7C245L-45PC | P13 | Commercial |
|  |  |  | CY7C245L-45WC | W14 |  |
|  |  | 90 | CY7C245-45PC | P13 |  |
|  |  |  | CY7C245-45SC | S13 |  |
|  |  |  | CY7C245-45WC | W14 |  |
|  |  |  | CY7C245-45LC | L64 |  |
|  |  | 120 | CY7C245-45WMB | W14 | Military |
|  |  |  | CY7C245-45LMB | L64 |  |
|  |  |  | CY7C245-45DMB | D14 |  |
|  |  |  | CY7C245-45QMB | Q64 |  |

SEMICONDUCTOR

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |

Document \# : 38-00004-D

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
-15 ns max set-up
- 10 ns clock to output
- Low power
- 330 mW (commercial) for
$-35 \mathrm{~ns}$
- 660 mW (military)
- Programmable synchronous or asynchronous output enable
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, $100 \%$ programmable
- Slim, $\mathbf{3 0 0}$ mil, 24 pin plastic or hermetic DIP
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000 V static discharge

Logic Block Diagram


## Pin Configurations



0121-2


## Selection Guide

|  |  |  | 7C245A-15 | 7C245A-18 | 7C245A-25 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 7C245A-35 |  |  |  |  |  |
| Maximum Setup Time (ns) |  | 15 | 18 | 25 | 35 |
| Maximum Clock to Output (ns) |  |  | 10 | 12 | 12 |
| Maximum Operating <br> Current (mA) | STD | Commercial | 120 | 120 | 90 |
|  |  | Military |  | 120 | 120 |

## Product Characteristics

The CY7C245A is a high performance 2048 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.
The CY7C245A replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.
The CY7C245A has an asynchronous initialize function (INIT). This function acts as a 2049th 8 -bit word loaded into the on-chip register. It is user programmable with any desired word or may be used as a PRESET or CLEAR function on the outputs.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\ldots \ldots \ldots \ldots \ldots . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) $\ldots \ldots \ldots \ldots \ldots . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
DC Program Voltage (Pins 7, 18, 20) ...............13.0V
UV Erasure . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm ${ }^{2}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
(Per MIL-STD-883 Method 3015)
Latchup Current .............................. $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[4]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range ${ }^{[7]}$

| Parameters | Description | Test Conditions |  | 7C245A-15, 18 |  | 7C245A-25, 35 |  | 7C245AL-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}= \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ | $4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| VOL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}= \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Log Voltage for All Inputs | $\begin{aligned} & \text { cal HIGH } \\ & \text { 1] } \end{aligned}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Input Lo Voltage for All Inputs | $\begin{aligned} & \text { cal LOW } \\ & \text { 1] } \end{aligned}$ |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\underline{\text { IIX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $V_{C D}$ | Input Clamp Diode Voltage | Note 5 |  | Note 5 |  |  |  |  |  |  |
| Ioz | Output Leakage Current | $\begin{aligned} & \text { GND } \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \text { Output Disabled }{ }^{[3]} \end{aligned}$ |  | -40 | +40 | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[2]}$ |  | -20 | -90 | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathbf{C C}}$ | Power Supply Current | $\begin{aligned} & \text { GND } \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathbf{V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ | Commercial |  | 120 |  | 90 |  | 60 | mA |
|  |  |  | Military |  | 120 |  | 120 |  |  |  |

## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| CoUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |

## Notes:

[^14]4. $T_{A}$ is the "instant on" case temperature.
5. The CMOS process does not provide a clamp diode. However, the CY7C245A is insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
6. Tested initially and after any design or process changes that may affect these parameters.
7. See the last page of this specification for Group A subgroup testing information.

Switching Characteristics Over Operating Range ${ }^{[8]}$

| Parameters | Description | 7C245A-15 |  | 7C245A-18 |  | 7C245A-25 |  | 7C245A-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {SA }}$ | Address Setup to Clock HIGH | 15 |  | 18 |  | 25 |  | 35 |  | ns |
| tha | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Valid Output |  | 10 |  | 12 |  | 12 |  | 15 | ns |
| tPWC | Clock Pulse Width | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\bar{E}_{\text {S }}$ Setup to Clock HIGH | 10 |  | 10 |  | 12 |  | 15 |  | ns |
| tHES | $\bar{E}_{S}$ Hold from Clock HIGH | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{DI}}$ | Delay from INIT to Valid Output |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {RI }}$ | INIT Recovery to Clock HIGH | 10 |  | 15 |  | 15 |  | 20 |  | ns |
| tPWI | INIT Pulse Width | 10 |  | 15 |  | 15 |  | 20 |  | ns |
| ${ }^{\text {t }}$ COS | Valid Output from Clock HIGH ${ }^{[1]}$ |  | 15 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{HZC}}$ | Inactive Output from Clock HIGH ${ }^{[1,3]}$ |  | 15 |  | 15 |  | 15 |  | 20 | ns |
| tDOE | Valid Output from E LOW ${ }^{\text {[2] }}$ |  | 12 |  | 15 |  | 15 |  | 20 | ns |
| ${ }^{\text {thzE }}$ | Inactive Output from $\overline{\mathrm{E}} \mathrm{HIGH}{ }^{[2,3]}$ |  | 15 |  | 15 |  | 15 |  | 20 | ns |

Notes:

1. Applies only when the synchronous ( $\bar{E}_{S}$ ) function is used.
2. Applies only when the asynchronous ( $\overline{\mathbf{E}}$ ) function is used.
3. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5 V level on the input with loads shown in Figure Ib.

## AC Test Loads and Waveforms ${ }^{[4,5,6,7]}$



Figure 1a


Figure 1b

$$
0121-4
$$



Equivalent to:

## THÉVENIN EQUIVALENT



0121-6

## Functional Description

The CY7C245A is a CMOS electrically Programmable Read Only Memory organized as 2048 words x 8 -bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245A incorporates a D-type, masterslave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous ( $\overline{\mathrm{E}}_{S}$ ) or asynchronous ( $\overline{\mathrm{E}}$ ) output enable and asynchronous initialization ( $\overline{\mathrm{INIT}}$ ).
Upon power-up the state of the outputs will depend on the programmed state of the enable function ( $\overline{\mathrm{E}}_{\mathrm{S}}$ or $\overline{\mathrm{E}}$ ). If the synchronous enable ( $\overline{\mathrm{E}}_{S}$ ) has been programmed, the register will be in the set condition causing the outputs
4. Tests are performed with rise and fall times of 5 ns or less.
5. See Figure $1 a$ for all switching characteristics except $\mathrm{t}_{\mathrm{HZ}}$.
6. See Figure $1 b$ for $\mathrm{t}_{\mathrm{Hz}}$.
7. All device test loads should be located within $2^{\prime \prime}$ of device outputs.
8. See the last page of this specification for Group A subgroup testing information.


0121-5
Figure 2

SEMICONDUCTOR

## Functional Description (Continued)

logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.
If the synchronous enable ( $\overline{\mathrm{E}}_{\mathrm{S}}$ ) is being used, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C245A decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.
System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C245A has an asynchronous initialize input (INIT). The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 2049th 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of " 1 " $s$ and " 0 "'s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).
Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\overline{\mathrm{E}}$ ) LOW.

## Switching Waveforms



## Notes on Testing

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device $\mathrm{V}_{\mathrm{CC}}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{~F}$ or larger capacitor and a $0.01 \mu \mathrm{~F}$ or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
4. Output levels are measured at 1.5 V reference levels.
5. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5 V level on inputs with load shown in Figure 1 b.

## Typical DC and AC Characteristics




OUTPUT SOURCE CURRENT vs. VOLTAGE


NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZED SETUP TIME vs. SUPPLY VOLTAGE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


CLOCK TO OUTPUT TIME
vs. $V_{C C}$


NORMALIZED SETUP TIME vs. TEMPERATURE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


SEMICONDUCTOR

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C245A. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity $\times$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately $30-35$ minutes. The 7C245A needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258 $\mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Device Programming

## OVERVIEW:

There are three independent programmable functions contained in the 7C245A CMOS $2 \mathrm{~K} \times 8$ Registered PROM; the $2 \mathrm{~K} \times 8$ array, the initial byte, and the synchronous enable bit. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped. This erased state manifests itself differently in each case. The erased state for ENABLE bit is the "ASYNCHRONOUS ENABLE" mode. The erased state for the "INITIAL BYTE" is all " 0 ' s " or "LOW". The "INITIAL BYTE" may be accessed operationally thru the use of the initialize function. The erased state for the $2 \mathrm{~K} \times 8$ array is all " 0 's" or "LOW".

DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 1

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}{ }^{[1]}$ | Programming Voltage | 12.0 | 13.0 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input High Voltage | 3.0 |  | V |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input Low Voltage |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}{ }^{[2]}$ | Output High Voltage | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}{ }^{[2]}$ | Output Low Voltage |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  | 50 | mA |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{P P}$ | Programming Pulse Width | 200 | 10,000 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}[3]$ | VPP Rise and Fall Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VD}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VP}}$ | Verify Pulse Width | 2.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DV}}$ | Verify Data Valid |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DZ}}$ | Verify HIGH to High Z |  | 1.0 | $\mu \mathrm{~s}$ |

## Notes:

1. $V_{\mathrm{CCP}}$ must be applied prior to $\mathrm{V}_{\mathrm{PP}}$.
2. During verify operation.
3. Measured $10 \%$ and $90 \%$ points.

Mode Selection
Table 3

| Mode |  | Pin Function ${ }^{\text {[1] }}$ |  |  |  |  | $\begin{aligned} & \text { Outputs } \\ & (9-11,13-17) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | A3 | CP | $\overline{\mathbf{E}} / \overline{\mathbf{E}}_{\mathbf{S}}$ | INIT | $A_{0}$ |  |
|  | Other | A3 | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $V_{\text {PP }}$ | $\mathrm{A}_{0}$ |  |
|  | Pin | (5) | (18) | (19) | 20 | (8) |  |
| Read [2,3] |  | X | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | Data Out |
| Output Disable ${ }^{[5]}$ |  | X | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | X | High Z |
| Program[4] |  | X | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | X | Data In |
| Program Verify ${ }^{\text {[4] }}$ |  | X | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {PP }}$ | X | Data Out |
| Program Inhibit ${ }^{\text {[4] }}$ |  | X | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{P P}$ | X | High Z |
| Intelligent Program ${ }^{\text {[4] }}$ |  | X | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {PP }}$ | X | Data In |
| Program Synch Enable ${ }^{[4]}$ |  | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ | High Z |
| Program Initial Byte ${ }^{[4]}$ |  | VILP | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{P P}$ | $\mathrm{V}_{\text {PP }}$ | Data In |

Notes:

1. $X=$ Don't care but not to exceed $V_{\text {PP }}$.
2. During read operation, the output latches are loaded on a " 0 " to " 1 " transition of CP.
3. If the registered device is being operated in a synchronous mode, pin 19 must be LOW prior to the " 0 " to " 1 " transition on CP (18) that loads the register.
4. During programming and verification, all unspecified pins to be at $V_{\text {ILP }}$.
5. If the registered device is being operated in a synchronous mode, pin 19 must be HIGH prior to the " 0 " to " 1 " transition on CP (18) that loads the register.

The CY7C245A programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec .

Typical programming time for a byte is less than 2.5 msec . The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.
The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse ( $\mathrm{t}_{\mathrm{PP}}$ ) is 0.2 msec which will then be followed by a longer overprogram pulse of $4(0.1)(X) \mathrm{msec} . \mathrm{X}$ is an iteration counter and is equal to the NUMBER of the initial 0.2 msec pulses applied before verification occurs. Up to ten 0.2 msec pulses are provided before the overprogram pulse is applied.
The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.

## Bit Map Data

| Programmer Address |  | RAM Data |
| :---: | :---: | :---: |
| Decimal | Hex | Contents |
| 0 | 0 | DATA |
| $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ |
| 2047 | $\bullet$ | $\bullet$ |
| 2048 | 7 FF | DATA |
| 2049 | 800 | INIT BYTE |

Control Byte
00 Asynchronous output enable (default state)
01 Synchronous output enable


Figure 4. Programming Flowchart

## Programming Sequence 2K x 8 Array

Power the device for normal read mode operation with pin 18, 19 and 20 at VIH $_{\text {IH }}$. Per Figure 5 take pin 20 to VPp. The $^{\text {Pr }}$ device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figures 5 and 6. Again per Figure 5 address program and verify one byte of data. Repeat this for each location to be programmed.
If the brute force programming method is used, the pulse width of the program pulse should be 10 ms , and each
location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.
If the intelligent programming technique is used, the program pulse width should be $200 \mu \mathrm{~s}$. Each location is ultimately programmed and verified until it verifies correctly up to and including 10 times. When the location verifies, one additional programming pulse should be applied of duration 4X the sum of the previous programming pulses before advancing to the next address to repeat the process.


0121-11
Figure 5. PROM Programming Waveforms


Figure 6. Initial Byte Programming Waveforms

## Programming the Initialization Byte

The CY7C245A registered PROM has a 2049th byte of data used to initialize the value of the register. This initial byte is value " 0 " when the part is received. If the user desires to have a value other than " 0 " for register initialization, this must be programmed into the 2049th byte. This byte is programmed in a similar manner to the 2048 normal bytes in the array except for two considerations. First, since all of the normal addresses of the part are used up, a super voltage will be used to create additional effective addresses. The actual address has $\mathrm{V}_{\mathrm{PP}}$ on $\mathrm{A}_{0}$ pin 8, and $\mathrm{V}_{\text {ILP }}$ on $A_{3}$, pin 5, per Table 3. The programming and verification of "INITIAL BYTE" is accomplished operationally by performing an initialize function.

## Programming Synchronous Enable

The CY7C245A provides for both a synchronous and asynchronous enable function. The device is delivered in an asynchronous mode of operation and only requires that the user alter the device if synchronous operation is required. The determination of the option is accomplished thru the use of an EPROM cell which is programmed only if synchronous operation is required. As with the INITIAL byte, this function is addressed thru the use of a supervoltage. Per Table 3, $V_{P P}$ is applied to pin $8\left(\mathrm{~A}_{0}\right)$ with pin $5\left(\mathrm{~A}_{3}\right)$ at $\mathrm{V}_{\text {IHP. }}$ This addresses the cell that programs synchronous enable. Programming the cell is accomplished with a 10 ms program pulse on pin 18 ( $\overline{\mathrm{PGM}})$ but does not require any data as there is no choice as to how synchronous enable may be programmed, only if it is to be programmed.

vıp---

Figure 7. Program Synchronous Enable

## Verification of Synchronous Enable

Verification of the synchronous enable function is accomplished operationally. Power the device for read operation with pin 20 at $\mathrm{V}_{\mathrm{IH}}$, cause clock pin 18 to transition from $\mathrm{V}_{\text {IL }}$ to $\mathrm{V}_{\text {IH. }}$. The output should be in a High Z state. Take pin 20, ENABLE, to $V_{\text {IL }}$. The outputs should remain in a high $Z$ state. Transition the clock from $V_{I L}$ to $V_{I H}$, the outputs should now contain the data that is present. Again set pin 19 to $\mathrm{V}_{\mathrm{IH}}$. The output should remain driven. Clocking pin 18 once more from $\mathrm{V}_{\text {IL }}$ to $\mathrm{V}_{\text {IH }}$ should place the outputs again in a High Z state.

## Blank Check

A virgin device contains all zeros. To blank check this PROM, use the verify mode to read locations 0 thru 2047. A device is considered virgin if all locations are '0 0 's" when addressed.

Ordering Information

| Speed (ns) |  | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & \mathbf{m A} \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SA }}$ | tco |  |  |  |  |
| 15 | 10 | 120 | CY7C245A-15PC | P13 | Commercial |
|  |  |  | CY7C245A-15WC | W14 |  |
| 18 | 12 | 120 | CY7C245A-18PC | P13 | Commercial |
|  |  |  | CY7C245A-18WC | W14 |  |
|  |  |  | CY7C245A-18DMB | D14 | Military |
|  |  |  | CY7C245A-18QMB | Q64 |  |
|  |  |  | CY7C245A-18WMB | W14 |  |
|  |  |  | CY7C245A-18LMB | L64 |  |
| 25 | 15 | 90 | CY7C245A-25PC | P13 | Commercial |
|  |  |  | CY7C245A-25SC | S13 |  |
|  |  |  | CY7C245A-25WC | W14 |  |
|  |  |  | CY7C245A-25LC | L64 |  |
|  |  | 120 | CY7C245A-25DMB | D14 | Military |
|  |  |  | CY7C245A-25QMB | Q64 |  |
|  |  |  | CY7C245A-25WMB | W14 |  |
|  |  |  | CY7C245A-25LMB | L64 |  |


| Speed (ns) |  | $\left\lvert\, \begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & \mathbf{m A} \end{aligned}\right.$ | Ordering Code | PackageType | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t S A}_{\mathbf{S}}$ | tco |  |  |  |  |
| 35 | 20 | 60 | CY7C245AL-35PC | P13 | Commercial |
|  |  |  | CY7C245AL-35WC | W14 |  |
|  |  | 90 | CY7C245A-35PC | P13 |  |
|  |  |  | CY7C245A-35SC | S13 |  |
|  |  |  | CY7C245A-35WC | W14 |  |
|  |  |  | CY7C245A-35LC | L64 |  |
|  |  | 120 | CY7C245A-35WMB | W14 | Military |
|  |  |  | CY7C245A-35LMB | L64 |  |
|  |  |  | CY7C245A-35DMB | D14 |  |
|  |  |  | CY7C245A-35QMB | Q64 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |

Document \#: 38-00004-B

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
- 45 ns (commercial)
- 55 ns (military)
- Low power
- 550 mW (commercial)
- 660 mW (military)
- Super low standby power (7C251)
- Less than 165 mW when deselected
- Fast access: 50 ns
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim $\mathbf{3 0 0} \mathbf{~ m i l}$ or standard 600 mil packaging available
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding $>\mathbf{2 0 0 1 V}$ static discharge


## Product Characteristics

The CY7C251 and CY7C254 are high performance 16,384 word by 8 bit CMOS PROMs. When deselected, the 7C251 automatically powers down into a low power stand-by mode. It is packaged in the 300 mil wide package. The 7C254 is packaged in 600 mil wide packages and does not power down when deselected. The 7C251 and 7C254 reprogrammable CERDIP packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

## 16,384 x 8 PROM Power Switched and Reprogrammable

The CY7C251 and CY7C254 are plugin replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.
Reading is accomplished by placing all four chip selects in their active states. The contents of the memory location addressed by the address lines ( $\mathrm{A}_{0}-$ $\mathrm{A}_{13}$ ) will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Logic Block Diagram



## Pin Configurations



0086-2

## Selection Guide

|  |  | 7C251-45 <br> $7 C 254-45$ | 7C251-55 <br> 7C254-55 | 7C251-65 <br> 7C254-65 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 45 | 55 | 65 |
| Maximum Operating <br> Current (mA) | Commercial | 100 | 100 | 100 |
|  | Military |  | 120 | 120 |
| Standby Current (mA) <br> (7C251 only) | Commercial | 30 | 30 | 30 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State. . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
DC Program Voltage (Pin 22)
.13 .5 V

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . > 2001V (per MIL-STD-883, Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
UV Exposure
$.7258 \mathrm{Wsec} / \mathrm{cm}^{2}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[5]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range[6]

| Parameters | Description | Test Conditions |  | $\begin{aligned} & 7 \mathrm{C} 251-45 \\ & \text { 7C254-45 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 251-55,65 \\ & \text { 7C254-55,65 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}$ |  |  | 0.5 |  | 0.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level [1] |  |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level ${ }^{1]}$ |  |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | $\mathrm{GND} \geq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | + 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 2 |  | Note 2 |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{OH}}$, Output Disabled |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current ${ }^{[3]}$ | $\mathbf{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathbf{G N D}$ |  | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Maxx}_{\mathrm{L}}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 100 |  | 100 | mA |
|  |  |  | Military |  |  |  | 120 | mA |
| ISB | Standby Supply Current (7C251) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 30 |  | 30 | mA |
|  |  |  | Military |  |  |  | 35 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| COUT | Output Capacitance | $\mathbf{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 |  |

## Notes:

1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. The CMOS process does not provide a clamp diode. However, the CY7C251 and CY7C254 are insensitive to - 3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.
5. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
6. See the last page of this specification for Group A subgroup testing information.

Switching Characteristics Over the Operating Range ${ }^{[6,7]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C251-45 } \\ & \text { 7C254-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C251-55 } \\ & \text { 7C254-55 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C251-65 } \\ & \text { 7C254-65 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 45 |  | 55 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}^{1}$ | Chip Select Inactive to High Z [8, 9] |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HZCS}_{2}}$ | Chip Select Inactive to High Z (7C251, $\overline{\mathrm{CS}}_{1}$ Only) ${ }^{\text {[8] }}$ |  | 50 |  | 60 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Active to Output Valid ${ }^{[9]}$ |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ACS}}{ }_{2}$ | Chip Select Active to Output Valid (7C251, $\overline{\mathrm{CS}}_{1}$ Only) |  | 50 |  | 60 |  | 70 | ns |
| tpu | Chip Select Active to Power Up (7C251) | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | Chip Select Inactive to Power Down (7C251) |  | 50 |  | 60 |  | 70 | ns |

## AC Test Loads and Waveforms



Figure 1a


Figure 1b


0086-6
Figure 2. Input Pulses

Equivalent to:
THÉVENIN EQUIVALENT


0086-5


0086-7

## Notes:

7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and loads shown in Figure 1a, 1b.

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C251 and 7C254 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV
8. $\mathrm{t}_{\mathrm{HZCS}}$ is tested with load shown in Figure 1b. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5 V level on the input.
9. $\mathrm{t}_{\mathrm{HZCS}}^{1} 10$ and $\mathrm{t}_{\mathrm{ACS}}^{1}$ refers to 7 C 254 (all chip selects); and $7 \mathrm{C} 251\left(\overline{\mathrm{CS}}_{2}\right.$, $\mathrm{CS}_{3}$ and $\overline{\mathrm{CS}}_{4}$ only).
intensity $\times$ exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 45 minutes. The 7 C 251 or 7C254 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{~W} \times \mathrm{sec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Algorithm

Programming is accomplished with an intelligent algorithm. The sequence of operations is to enter the programming mode by placing Vpp on pin 22. This should be done after a minimum delay from power up, and be removed prior to power down by the same delay (see the timing diagram and AC specifications for details). Once in this mode, programming is accomplished by addressing a location, placing the data to be programmed into a location on the data pins, and clocking the PGM signal from $\mathrm{V}_{\text {IHP }}$ to $V_{\text {ILP }}$ and back to $V_{\text {IHP }}$ with a pulse width of $200 \mu \mathrm{~s}$. The data is removed from the data pins and the content of the location is then verified by taking the VFY signal from $\mathrm{V}_{\text {IHP }}$ to $\mathrm{V}_{\text {ILP }}$, comparing the output with the desired data and then returning $\overline{\mathrm{VFY}}$ to $\mathrm{V}_{\text {IHP }}$. If the contents are correct, a second overprogram pulse of 4 times the original $200 \mu s$ is delivered with the data to be programmed again on the data pins. If the data is not correct, a second $200 \mu \mathrm{~s}$ pulse is applied to PGM with the data to be programmed on the data pins. The compare and overprogram operation is repeated with an overprogram pulse width 4 times the sum of the initial program pulses. This operation is continued until the location is programmed or 10 initial program pulses have been attempted. If on the 10th attempt, the location fails to verify, an overprogram pulse of 8 ms is applied, and the content of the location is once more verified. If the location still fails to verify, the device is rejected. Once a location verifies successfully, the address is advanced to the next location, and the process is repeated until all locations are programmed. After all locations are programmed, they should be verified at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$.


0086-8

Figure 3. Programming Pinout (DIP Package)

## Operating Modes

## Read

Read is the normal operating mode for a programmed device. In this mode, all signals are normal TTL levels. The PROM is addressed with a 14 bit field, 4 chip select bits, and the contents of the addressed location appear on the data out pins.

## Program, Program Inhibit, Program Verify

These modes are entered by placing a high voltage Vpp on pin 22. Pin 23 becomes an active LOW program ( $\overline{\mathrm{PGM}}$ ) signal and pin 21 becomes an active LOW verify (VFY) signal. Pins 21 and 23 should never be active LOW at the same time. The PROGRAM mode exists when $\overline{\text { PGM }}$ is LOW, and VFY is HIGH. The VERIFY mode exists when the reverse is true, PGM HIGH and VFY LOW and the PROGRAM INHIBIT mode is entered with both PGM and VFY HIGH. PROGRAM INHIBIT is specifically provided to allow data to be placed on and removed from the data pins without conflict.

## Blankcheck

Blankcheck mode is identical to PROGRAM VERIFY and is entered in the same manner as described above.

## Programming Sequence

The flowchart in Figure 4 is a detailed description of the intelligent programming cycle used to program the devices covered in this specification. Of particular importance are the areas of power sequencing used to enter and exit the programming operation. This flowchart combined with the timing diagrams AC and DC parameters accurately describe this complete operation.
The timing diagram in Figure 5 contains all of the timing information necessary for describing the relations required for programming the devices covered in this specification. Some of the information pertains to each cycle of programming as specified in Figure 4, and some pertains only to entry and exit from the programming mode of operation.
$T_{P}, T_{P D}$ and $T_{H P}$ refer to the entry and exit from the programming mode of operation. Note that this is referenced to $\overline{\text { PGM }}$ and VFY operations.
$T_{D S}, T_{A S}, T_{A H}$ and $T_{D H}$ refer to the required setup and hold times for the address and data for PGM and VFY operations. These parameters must be adhered to, in all operations, including $V_{F Y}$. This precludes the option then of verifying the device by holding the $\mathrm{V}_{\mathrm{FY}}$ signal LOW, and sequencing the addresses.

Table 1. Operating Modes

| Mode | Read or Output Disable | Pin Function |  |  |  | $\begin{gathered} \text { Outputs } \\ (11-13,15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathrm{CS}}_{4}$ | $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{C S}}_{1}$ |  |
|  | Other | N/A | $\overline{\mathbf{V F Y}}$ | $\mathbf{V P P}^{\text {Pr }}$ | $\overline{\text { PGM }}$ |  |
|  | Pin Number | (20) | (21) | (22) | (23) |  |
| Read |  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Data Out |
| Output Disable ${ }^{[1]}$ |  | X | X | X | $\mathrm{V}_{\text {IH }}$ | High Z |
| Output Disable ${ }^{[1]}$ |  | X | X | $\mathrm{V}_{\text {IH }}$ | X | High Z |
| Output Disable ${ }^{[1]}$ |  | X | $\mathrm{V}_{\text {IL }}$ | X | X | High Z |
| Output Disable ${ }^{[1]}$ |  | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | High Z |
| Program |  | X | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $V_{\text {ILP }}$ | Data In |
| Program Verify |  | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | Data Out |
| Program Inhibit |  | X | $V_{\text {IHP }}$ | $V_{P P}$ | $V_{\text {IHP }}$ | High Z |
| Blank Check |  | X | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | VIHP | Data Out |

## Note:

1. $X=$ Don't care but not to exceed $V_{C C}+5 \%$.

## Typical AC and DC Characteristics









0086-12


Figure 4. Programming Flowchart


Figure 5. Programming Waveforms
Note: Power, $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CC}}$ should not be cycled for each program verify cycle but remain static during programming.
Table 2. DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {PP }}$ | Programming Voltage | 12.0 | 13.0 | V |
| $\mathrm{V}_{\text {CCP }}$ | Power Supply Voltage During Programming | 4.75 | 5.25 | V |
| $\mathrm{I}_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ Supply Current |  | 50 | mA |
| $V_{\text {IHP }}$ | Input High Voltage During Programming | 3.0 | $\mathrm{V}_{\mathrm{CCP}}$ | V |
| $V_{\text {ILP }}$ | Input Low Voltage During Programming | -3.0 | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 | V |

Table 3. AC Programming Parameters $\mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time to $\overline{\text { PGM }} / \overline{\mathrm{VFY}}$ | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time from $\overline{\text { PGM }} / \overline{\mathrm{VFY}}$ | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time to $\overline{\text { PGM }}$ | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time $\overline{\text { PGM }}$ | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{PP}}$ | Program Pulse Width | 0.2 | 10 | ms |
| $\mathrm{t}_{\mathrm{R}, \mathrm{F}}$ | VPP Rise and Fall Time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{DV}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VD}}$ | Verify to Data Out |  | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VH}}$ | Data Hold Time from Verify |  | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VP}}$ | Verify Pulse Width |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DZ}}$ | Verify to High Z | 2.0 | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DP}}$ | Delay to Function |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HP}}$ | Hold from Function | 1.0 |  |  |
| $\mathrm{t}_{\mathbf{P}}$ | Power Up/Down | 20.0 |  | ms |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 45 | CY7C251-45PC <br> CY7C251-45WC <br> CY7C254-45WC <br> CY7C254-45PC <br> CY7C254-45DC | P21 <br> W22 <br> W16 <br> P15 <br> D16 | Commercial |
| 55 | CY7C251-55PC <br> CY7C251-55WC <br> CY7C254-55WC <br> CY7C254-55PC <br> CY7C254-55DC | P21 <br> W22 <br> W16 <br> P15 <br> D16 |  |
|  | CY7C251-55WMB <br> CY7C251-55DMB <br> CY7C254-55WMB <br> CY7C254-55DMB | W22 <br> D22 <br> W16 <br> D16 | Military |
| 65 | CY7C251-65PC <br> CY7C251-65WC <br> CY7C254-65WC <br> CY7C254-65PC <br> CY7C254-65DC | P21 <br> W22 <br> W16 <br> P15 <br> D16 | Commercial |
|  | CY7C251-65WMB CY7C251-65DMB CY7C251-65LMB CY7C251-65QMB CY7C254-65WMB CY7C254-65LMB CY7C254-65QMB CY7C254-65DMB | W22 <br> D22 <br> L55 <br> Q55 <br> W16 <br> L55 <br> Q55 <br> D16 | Military |

## 

MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathbf{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathbf{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathbf{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathbf{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathbf{I}_{\mathrm{SB}}{ }^{[2]}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[1]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[2]}$ | $7,8,9,10,11$ |

## Notes:

1. 7 C 254 and $7 \mathrm{C} 251\left(\overline{\mathrm{CS}}_{2}, \mathrm{CS}_{3}\right.$ and $\overline{\mathrm{CS}}_{4}$ only).
2. 7 C 251 ( $\mathrm{CS}_{1}$ only).

Document \#: 38-00056-C

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
- 30 ns (commercial)
- 35 ns (military)
- Low power
- 550 mW (commercial)
- 660 mW (military)
- Super low standby power (7C261)
- Less than 200 mW when deselected
- Fast access: 30 ns
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim $\mathbf{3 0 0}$ mil or standard $\mathbf{6 0 0}$ mil packaging available
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathbf{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding $>\mathbf{2 0 0 0 V}$ static discharge


## Product Characteristics

The CY7C261, CY7C263 and CY7C264 are high performance 8192 word by 8 bit CMOS PROMs. When deselected, the 7C261 automatically powers down into a low power standby mode. It is packaged in the 300 mil wide package. The 7C263 and 7C264 are packaged in 300 mil and 600 mil wide packages respectively and do not power down when deselected. The reprogrammable CERDIP packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

## $8192 \times 8$ PROM Power Switched and Reprogrammable

## The CY7C261, CY7C263 and

 CY7C264 are plug-in replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.Reading is accomplished by placing an active LOW signal on $\overline{\mathrm{CS}}$. The contents of the memory location addressed by the address lines $\left(\mathrm{A}_{0}-\mathrm{A}_{12}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Logic Block Diagram



Pin Configurations


0052-2

0052-3

## Selection Guide

|  |  | $\begin{aligned} & \hline 7 \mathrm{C} 261-30 \\ & \text { 7C263.30 } \\ & \text { 7C264-30 } \end{aligned}$ | $\begin{aligned} & \text { 7C261-35 } \\ & 7 \mathrm{C} 263-35 \\ & 7 \mathrm{C} 264-35 \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{C261-40} \\ & \text { 7C263-40 } \\ & \text { 7C264-40 } \end{aligned}$ | $\begin{aligned} & \text { 7C261-45 } \\ & \text { 7C263-45 } \\ & \text { 7C264-45 } \end{aligned}$ | $\begin{aligned} & \text { 7C261-55 } \\ & \text { 7C263-55 } \\ & 7 \mathrm{C} 264-55 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 30 | 35 | 40 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 120 | 100 | 100 | 100 | 100 |
|  | Military |  | 120 |  | 120 | 120 |
| $\begin{aligned} & \text { Standby Current (mA) } \\ & \text { (7C261 only) } \end{aligned}$ | Commercial | 40 | 30 | 30 | 30 | 30 |
|  | Military |  | 30 |  | 30 | 30 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | - 0 + $125^{\circ}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12). | 0.5 V to +7.0 V |
| in High Z State. | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Input Voltage | 3.0 V to +7.0 V |
| DC Program Voltage <br> (Pin 19 DIP, Pin 23 LCC) | 13.0 |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883, Method 3015 )
Latchup Current . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
UV Exposure . . . . . . . . . . . . . . . . . . . . . . . $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[5]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[6]}$

| Parameters | Description | Test Conditions |  | $\begin{gathered} \text { 7C261-30 } \\ 7 \mathrm{C} 263-30 \\ 7 \mathrm{C} 264-30 \end{gathered}$ |  | 7C261-35 7C263-35 7C264-35 |  | 7C261-40 7C263-40 7C264-40 |  | $\begin{aligned} & \hline 7 \mathrm{C} 261-45,55 \\ & \text { 7C263-45,55 } \\ & \hline \text { 7C264-45, } 55 \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | Commercial |  |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
|  |  |  | Military |  |  |  |  |  |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min.}, \\ & \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \end{aligned}$ | Commercial | 2.4 |  |  |  |  |  |  |  | V |
|  |  |  | Military |  |  | 2.4 |  |  |  |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{IOL}^{2}=16 \mathrm{~mA} \end{aligned}$ | Commercial |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  |  | Military |  |  |  |  |  |  |  | 0.4 | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \end{aligned}$ | Commercial |  | 0.4 |  |  |  |  |  |  | V |
|  |  |  | Military |  |  |  | 0.4 |  |  |  |  | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level ${ }^{[1]}$ |  |  | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level[1] |  |  |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\underline{I_{\text {IX }}}$ | Input Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $-10$ | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 2 |  |  |  |  |  |  |  |  |
| Ioz | Output Leakage Current | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}$, Output Disabled |  | -40 | +40 | -40 | +40 | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \\ & \hline \end{aligned}$ |  | -20 | -90 | -20 | -90 | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} \end{aligned}$ | Commercial |  | 120 |  | 100 |  | 100 |  | 100 | mA |
|  |  |  | Military |  |  |  | 120 |  |  |  | 120 | mA |
| ISB | Standby Supply Current (7C261) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 40 |  | 30 |  | 30 |  | 30 | mA |
|  |  |  | Military |  |  |  | 40 |  |  |  | 30 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |

## Votes:

1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
$\therefore$ The CMOS process does not provide a clamp diode. However, the CY7C261, CY7C263 \& CY7C264 are insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
2. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
3. Tested initially and after any design or process changes that may affect these parameters.
4. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
5. See the last page of this specification for Group A subgroup testing information.

Switching Characteristics Over the Operating Range ${ }^{[5,6]}$

| Parameters | Description | $\begin{aligned} & \text { 7C261-30 } \\ & \text { 7C263-30 } \\ & \text { 7C264-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C261-35 } \\ & \text { 7C263-35 } \\ & \text { 7C264-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C261-40 } \\ & \text { 7C263-40 } \\ & \text { 7C264-40 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C261-45 } \\ & \text { 7C263-45 } \\ & \text { 7C264-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C261-55 } \\ & \text { 7C263-55 } \\ & \text { 7C264-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 30 |  | 35 |  | 40 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}^{1}$ | Chip Select Inactive to High $\mathrm{Z}^{\text {[8] }}$ |  | 25 |  | 25 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathbf{H Z C S}}^{2}$ | Chip Select Inactive to High Z (7C261) ${ }^{[8]}$ |  | 30 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{taCS}^{\text {c }}$ | Chip Select Active to Output Valid |  | 20 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Active to Output Valid (7C261) |  | 35 |  | 40 |  | 45 |  | 45 |  | 55 | ns |
| tpu | Chip Select Active to Power Up (7C261) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | Chip Select Inactive to Power Down (7C261) |  | 30 |  | 35 |  | 40 |  | 45 |  | 55 | ns |

## AC Test Loads and Waveforms



Figure 1a


Figure 1b

Equivalent to: THÉVENIN EQUIVALENT


## Notes:

7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and loads shown in Figure 1a; $1 b$.

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the devices in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV

0052-7
8. $\mathrm{t}_{\mathrm{HzCS}}$ is tested using the load shown in Figure 1b. The transition time is measured from 1.5 V on the CS low to high transition to the output transition through the $\pm 500 \mathrm{mV}$ level respective to the 2.0 V bias voltage $\left(\mathrm{V}_{\mathrm{THZCSL}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{THZCSH}}=2.5 \mathrm{~V}\right)$.
intensity $\times$ exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 45 minutes. The 7C261 or 7C263 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{~W} \times \mathrm{sec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Device Programming

The CY7C261, CY7C263 \& CY7C264 all program identically. They utilize an inteiligent programming algorithm to assure consistent programming quality. These 64 K PROMS use a single ended memory cell design. In an unprogrammed state, the memory contains all " 0 "s. During programming, a " 1 " on a data-in pin causes the addressed location to be programmed, and a " 0 " causes the location to remain unprogrammed.

## Programming Pinout

The Programming Pinout of all three devices are shown in Figure 3 below, and are identical. The programming mode is entered by raising the pin 19 to $V_{P p}$. In this mode, pin 21 becomes a latch signal, allowing the upper 5 address bits to be latched and held in an onboard register, while the lower 8 address bits are presented on the same pins for selecting one of 256 memory bytes. The addressed location is programmed and verified with the application of a PGM and VFY pulse applied to pins 22 and 23 respectively. Entering and exiting the programming mode should be done with care. Proper sequencing as described in the dialog on the programming algorithm and shown in the timing diagram and programming flow chart must be implemented.

## Programming And Blankcheck

## Addressing During Programming and Blankcheck

Addressing to these devices in all modes of operation other than normal read operation is accomplished by multiplexing the upper 5 address bits with the lower 8 . The address designations for the lower 8 addressing bits is AX0 through AX7 and the upper 5 address bits are designated AY8 through AY12. This allows sufficient pins for an intelligent programming algorithm to be implemented without the need to switch high voltage signals during the blankcheck, programming, and verification operation.
Addressing while in these modes is accomplished by placing the upper 5 bits of address on pins $8,7,6,5$, and 4 with the least significant bit on pin 8. These address bits are
loaded into an onboard register by clocking pin 21, the latch signal, from $V_{\text {ILP }}$ to $V_{\text {IHP }}$ and back to $V_{\text {ILP }}$. The lower 8 address bits are then placed on pins 8 through 1 , with the least significant bit on pin 8 . The upper 5 bits remain in the onboard latch until a new value is loaded or power is removed from the device. All 256 bytes addressed by the lower 8 bits may be accessed by sequencing the lower 8 addresses without changing the upper 5 bits or relatching the value in the onboard register.

## Blankcheck

Blankcheck is accomplished by performing a verify cycle, sequencing through all memory address locations, where all the data read will be " 0 "s.

## Programming Algorithm

Programming is accomplished with an intelligent algorithm. The sequence of operations is to enter the programming mode by placing $V_{P P}$ on pin 19 . This should be done after a minimum delay from power up, and be removed prior to power down by the same delay (see the timing diagram and AC specifications for details). Once in this mode, programming is accomplished by addressing a location as described above, placing the data to be programmed into a location on the data pins, and clocking the PGM signal from $V_{\text {IHP }}$ to $V_{\text {ILP }}$ and back to $V_{\text {IHP }}$ with a pulse width of $200 \mu \mathrm{~s}$. The data is removed from the data pins and the content of the location is then verified by taking the $\overline{\mathrm{VFY}}$ signal from $\mathrm{V}_{\text {IHP }}$ to $\mathrm{V}_{\text {ILP }}$, comparing the output with the desired data and then returning $\overline{\text { VFY }}$ to $\mathrm{V}_{\text {IHP }}$. If the contents are correct, a second overprogram pulse of 4 times the original $200 \mu \mathrm{~s}$ is delivered with the data to be programmed again on the data pins. If the data is not correct, a second $200 \mu$ s pulse is applied to PGM with the data to be programmed on the data pins. The compare and overprogram operation is repeated with an overprogram pulse width 4 times the sum of the initial program pulses. This operation is continued until the location is programmed or 10 initial program pulses have been attempted. If on the 10th attempt, the location fails to verify, an overprogram pulse of 8 ms is applied, and the content of the

Figure 3. Programming Pinout (DIP Package)
location is once more verified. If the location still fails to verify, the device is rejected. Once a location verifies successfully, the address is advanced to the next location, and the process is repeated until all locations are programmed. After all locations are programmed, they should be verified at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$.

## Operating Modes

## Read

Read is the normal operating mode for a programmed device. In this mode, all signals are normal TTL levels. The PROM is addressed with a 13 bit field, a chip select, (active LOW), is applied to the $\overline{\mathrm{CS}}$ pin, and the contents of the addressed location appear on the data out pins.

## Program, Program Inhibit, Program Verify

These modes are entered by placing a high voltage $V_{P P}$ on pin 19, with pins 18 and 20 set to $\mathrm{V}_{\text {ILp }}$. In this state, pin 21 becomes a latch signal, allowing the upper 5 address bits to be latched into an onboard register, pin 22 becomes an active LOW program ( $\overline{\mathrm{PGM}}$ ) signal and pin 23 becomes an active LOW verify ( $\overline{\mathrm{VFY}}$ ) signal. Pins 22 and 23 should never be active LOW at the same time. The PROGRAM mode exists when PGM is LOW, and VFY is HIGH. The VERIFY mode exists when the reverse is true, $\overline{\text { PGM }}$ HIGH and VFY LOW and the PROGRAM INHIBIT mode is entered with both PGM and VFY HIGH. PROGRAM INHIBIT is specifically provided to allow data to be placed on and removed from the data pins without conflict.

## Blankcheck

Blankcheck mode is identical to PROGRAM VERIFY and is entered in the same manner as described above.

## Programming Sequence

The flowchart in Figure 4 is a detailed description of the intelligent programming cycle used to program the devices covered in this specification. Of particular importance are the areas of power sequencing used to enter and exit the programming operation. This flowchart combined with the timing diagrams AC and DC parameters accurately describe this complete operation. Note should be taken of the inner and outer addressing loops which allow 256 bytes to be programmed each time the onboard register containing the upper 5 address bits is loaded.
The timing diagram in Figure 5 contains all of the timing information necessary for describing the relations required for programming the devices covered in this specification. Some of the information pertains to each cycle of programming as specified in the inner loops of Figure 5, some for the outer loop where the upper address is advanced, and some pertains only to entry and exit from the programming mode of operation.
In particular, the timing sequence associated with the Latch signal on pin 21 and addresses AY8 through AY12 pertain only to the outer loop where the upper 5 ( N in the flow chart) address bits are incremented.
$\mathrm{T}_{\mathbf{P}}, \mathrm{T}_{\mathrm{PD}}$ and $\mathrm{T}_{\mathrm{HP}}$ refer to the entry and exit from the programming mode of operation. Note that this is referenced to LATCH, $\overline{\text { PGM }}$ and VFY operations.
$T_{D S}, T_{A S}, T_{A H}$ and $T_{D H}$ refer to the required setup and hold times for the address and data for PGM and VFY operations. These parameters must be adhered to, in all operations, including $V_{F Y}$. This precludes the option then of verifying the device by holding the $\mathrm{V}_{\mathrm{FY}}$ signal LOW, and sequencing the addresses.

Table 1. Operating Modes

| Mode | Pins 1 thru 3 $\mathrm{A} 7-\mathrm{A} 5, \mathrm{AX} 7-\mathrm{AX} 5$ | $\begin{array}{\|c\|} \text { Pins } 4 \text { thru } 8 \\ \text { A4-A0, AX4-AX0 } \\ \text { AY12-AY8 } \end{array}$ | Pins 9 thru 11 D0 thru D2 | Pins 13 thru 17 D3 thru D7 | $\begin{gathered} \text { Pin } \\ 18 \end{gathered}$ | $\begin{array}{\|c} \text { Pin } \\ 19 \end{array}$ | $\begin{gathered} \text { Pin } \\ 20 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 21 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 22 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 23 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | A7 thru A5 | A4 thru A0 | DO0 thru DO2 | DO3 thru DO7 | A12 | A11 | $\overline{\mathrm{CS}}$ | A10 | A9 | A8 |
| Program | AX7 thru AX5 | $\begin{array}{r} \text { AX4 thru AX0 } \\ \text { AY12-AY8 } \end{array}$ | $\begin{aligned} & \mathrm{DI}_{0} \text { thru } \mathrm{DI}_{2} \\ & \text { Input } \end{aligned}$ | $\begin{aligned} & \mathrm{DI}_{3} \text { thru } \mathrm{DI}_{7} \\ & \text { Input } \end{aligned}$ | VILP | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ | LAT | VILP | VIHP |
| Program Inhibit | AX7 thru AX5 | $\begin{array}{r} \text { AX4 thru AX0 } \\ \text { AY12-AY8 } \end{array}$ | High Z | High Z | $V_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ | LAT | VIHP | VIHP |
| Program Verify | AX7 thru AX5 | $\begin{array}{r} \text { AX4 thru AX0 } \\ \text { AY12-AY8 } \end{array}$ | $\begin{gathered} \text { DO0 thru DO2 } \\ \text { Output } \\ \hline \end{gathered}$ | $\begin{gathered} \text { DO3 thru DO7 } \\ \text { Output } \end{gathered}$ | VILP | $V_{\text {PP }}$ | VILP | LAT | VIHP | VILP |
| Blank Check | AX7 thru AX5 | $\begin{array}{r} \text { AX4 thru AX0 } \\ \text { AY12-AY8 } \end{array}$ | $\mathrm{DI}_{0}$ thru $\mathrm{DI}_{2}$ Output | $\begin{aligned} & \mathrm{DI}_{3} \text { thru } \mathrm{DI}_{7} \\ & \text { Output } \end{aligned}$ | VILP | $V_{\text {PP }}$ | $V_{\text {ILP }}$ | LAT | VIHP | VILP |

$\qquad$

## Typical AC and DC Characteristics





NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. VOLTAGE

OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE


NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE


3



Figure 4. Programming Flowchart


Figure 5. Programming Waveforms
Note: Power, $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CC}}$ should not be cycled for each program verify cycle but remain static during programming.

Table 2. DC Programming Parameters $\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| V $_{\text {PP }}$ | Programming Voltage | 12.0 | 13.0 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Power Supply Voltage <br> During Programming | 4.75 | 5.25 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | V PP Supply Current |  | 50 | mA |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input High Voltage <br> During Programming | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input Low Voltage <br> During Programming | -3.0 | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 | V |

Table 3. AC Programming Parameters $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| TAS | Address Setup Time to $\overline{\text { PGM }} / \overline{\text { VFY }}$ | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time from $\overline{\text { PGM }} / \overline{\text { VFY }}$ | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DS }}$ | Data Setup Time to PGM | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{DH}}$ | Data Hold Time $\overline{\text { PGM }}$ | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{PP}}$ | Program Pulse Width | 0.2 | 10 | ms |
| $\mathrm{T}_{\mathrm{R}, \mathrm{F}}$ | $\mathrm{V}_{\text {PP }}$ Rise and Fall Time | 100 |  | ns |
| $\mathrm{T}_{\text {ALS }}$ | Address Setup Time to Latch | 1.0 |  | $\mu \mathrm{s}$ |
| T ${ }_{\text {ALH }}$ | Address Hold Time from Latch | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{LP}}$ | Latch Pulse Width | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DV }}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{s}$ |
| TVD | Verify to Data Out |  | 1.0 | $\mu \mathrm{s}$ |
| TVH | Data Hold Time from Verify |  | 1.0 | $\mu \mathrm{s}$ |
| TVP | Verify Pulse Width | 2.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{DZ}}$ | Verify to High Z |  | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{DP}}$ | Delay to Function | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{HP}}$ | Hold From Function | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathbf{P}}$ | Power Up/Down | 20.0 |  | ms |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 30 | CY7C261-30PC | P13 | Commercial |
|  | CY7C261-30WC | W14 |  |
|  | CY7C263-30PC | P13 |  |
|  | CY7C263-30WC | W14 |  |
|  | CY7C264-30PC | P11 |  |
|  | CY7C264-30WC | W12 |  |
|  | CY7C264-30DC | D12 |  |
| 35 | CY7C261-35PC | P13 | Commercial |
|  | CY7C261-35WC | W14 |  |
|  | CY7C263-35PC | P13 |  |
|  | CY7C263-35WC | W14 |  |
|  | CY7C264-35PC | P11 |  |
|  | CY7C264-35WC | W12 |  |
|  | CY7C264-35DC | D12 |  |
|  | CY7C261-35WMB | W14 | Military |
|  | CY7C261-35DMB | D14 |  |
|  | CY7C261-35LMB | L64 |  |
|  | CY7C261-35QMB | Q64 |  |
|  | CY7C263-35WMB | W14 |  |
|  | CY7C263-35DMB | D14 |  |
|  | CY7C263-35LMB | L64 |  |
|  | CY7C263-35QMB | Q64 |  |
|  | CY7C264-35DMB | D12 |  |
|  | CY7C264-35WMB | W12 |  |
| 40 | CY7C261-40PC | P13 | Commercial |
|  | CY7C261-40WC | W14 |  |
|  | CY7C263-40PC | P13 |  |
|  | CY7C263-40WC | W14 |  |
|  | CY7C264-40PC | P11 |  |
|  | CY7C264-40DC | D12 |  |
|  | CY7C264-40WC | W12 |  |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 45 | CY7C261-45PC | P13 | Commercial |
|  | CY7C261-45WC | W14 |  |
|  | CY7C263-45PC | P13 |  |
|  | CY7C263-45WC | W14 |  |
|  | CY7C264-45PC | P11 |  |
|  | CY7C264-45DC | D12 |  |
|  | CY7C264-45WC | W12 |  |
|  | CY7C261-45WMB | W14 | Military |
|  | CY7C261-45DMB | D14 |  |
|  | CY7C261-45LMB | L64 |  |
|  | CY7C261-45QMB | Q64 |  |
|  | CY7C263-45WMB | W14 |  |
|  | CY7C263-45DMB | D14 |  |
|  | CY7C263-45LMB | L64 |  |
|  | CY7C263-45QMB | Q64 |  |
|  | CY7C264-45DMB | D12 |  |
|  | CY7C264-45WMB | W12 |  |
| 55 | CY7C261-55PC | P13 | Commercial |
|  | CY7C261-55WC | W14 |  |
|  | CY7C263-55PC | P13 |  |
|  | CY7C263-55WC | W14 |  |
|  | CY7C264-55PC | P11 |  |
|  | CY7C264-55DC | D12 |  |
|  | CY7C264-55WC | W12 |  |
|  | CY7C261-55WMB | W14 | Military |
|  | CY7C261-55DMB | D14 |  |
|  | CY7C261-55LMB | L64 |  |
|  | CY7C261-55QMB | Q64 |  |
|  | CY7C263-55WMB | W14 |  |
|  | CY7C263-55DMB | D14 |  |
|  | CY7C263-55LMB | L64 |  |
|  | CY7C263-55QMB | Q64 |  |
|  | CY7C264-55DMB | D12 |  |
|  | CY7C264-55WMB | W12 |  |

$\qquad$
MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[2]}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HZCS} 1}{ }^{[1]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HZCS} 2}{ }^{[2]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[1]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[2]}$ | $7,8,9,10,11$ |

Notes:

1. 7C263 and 7C264 only.
2. 7C261 only.

Document \#: 38-00005-F

## Features

- CMOS for optimum speed/ power
- High speed
- 40 ns max set-up
- 20 ns clock to output
- Low power
- 550 mW (commercial)
- $\mathbf{6 6 0 \mathrm { mW } \text { (military) } ) ~}$
- On-chip edge-triggered registers
- Ideal for pipelined microprogrammed systems
- EPROM technology
- 100\% programmable
— Reprogrammable (7C265W)
- 5V $\pm 10 \%$ VCC, commercial and military
- Capable of withstanding greater than 2001V static discharge
- Slim, 300 mil 28 pin plastic or hermetic DIP


## Functional Description

The CY7C265 is a 64 K Registered PROM. It is organized 8192 words by 8 bits wide, and has a Pipeline Output Register. In addition, the device features a Programmable Initialize Byte which may be loaded into the Pipeline Register with the Initialize signal. The Programmable Initialize Byte is the 8193rd byte in the PROM and its value is programmed at time of use.
Packaged in 28 pins, the PROM has 13 Address Signals ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ), 8 Data Out Signals ( $0_{0}$ through $0_{7}$ ), $\overline{\mathrm{E}} / \overline{\mathrm{I}}$, (Enable or Initialize) and CLOCK.
CLOCK functions as a pipeline clock, loading the contents of the addressed
memory location into the Pipeline Register on each rising edge. The data will appear on the Outputs if they are enabled. One pin on the CY7C265 is programmed to perform either the Enable or the Initialize function.
If the asynchronous enable $(\overline{\mathrm{E}})$ is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.
If the synchronous enable ( $\overline{\mathrm{E}}_{S}$ ) is being used, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will

Logic Block Diagram


0126-1

## Pin Configurations




## Selection Guide

|  | 7C265-40 | 7C265-50 | 7C265-60 |
| :--- | :---: | :---: | :---: |
| Maximum Set-Up Time (ns) |  | 40 | 50 |
| Maximum Clock to Output (ns) |  | 20 | 25 |
| Maximum Operating <br> Current (mA) | Commercial | 100 | 80 |

## Functional Description (Continued)

return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C265 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.
If the $\bar{E} / \overline{\mathrm{I}}$ pin is used for INIT (asynchronous) then the outputs are permanently enabled. The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 8193rd 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of " 1 "s and " 0 "'s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).
Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the pipeline register and onto the outputs. The INIT LOW disables clock and must return HIGH to enable CLOCK independent of all other inputs, including the clock.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots . \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . ...................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential .... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State. . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
DC Program Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0 V
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883, Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
UV Exposure . . . . . . . . . . . . . . . . . . . . . . . . $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$

## Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | Commercial |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., | $=-2 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & =12 \mathrm{~mA} \\ & \hline \text { ilitary } \end{aligned}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\text {IN }} \leq$ |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \text { GND } \leq \text { VouT } \\ & \text { Output Disable } \end{aligned}$ |  |  | 40 |  | 40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | 90 |  | 90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathbf{V}_{\mathbf{C C}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | 7C265-40 |  | 100 |  |  | mA |
|  |  |  | 7C265-50 |  | 80 |  | 120 |  |
|  |  |  | 7C265-60 |  | 80 |  | 100 |  |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |  |

## Switching Characteristics Over the Operating Rangee ${ }^{[2]}$

| Parameters | Description | 7C265-40 |  | 7C265-50 |  | 7C265-60 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {AS }}$ | Address Set-Up to Clock | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Valid |  | 20 |  | 25 |  | 25 | ns |
| tpW | Clock Pulse Width | 15 |  | 20 |  | 20 |  | ns |
| tSES | ES Set-Up to Clock (Sync Enable Only) | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | ES Hold from Clock | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{DI}}$ | Init to Out Valid |  | 25 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | Init Recovery to Clock | 20 |  | 25 |  | 25 |  | ns |
| tPWI | Init Pulse Width | 25 |  | 35 |  | 35 |  | ns |
| ${ }^{\text {t }}$ COS | Output Valid from Clock (Sync. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZC}}$ | Output Inactive from Clock (Sync. Mode) |  | 20 |  | 25 |  | 25 | ns |
| tDOE | Output Valid from E Low (Async. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {HZE }}$ | Output Inactive from $\overline{\mathbf{E}}$ High (Async. Mode) |  | 20 |  | 25 |  | 25 | ns |

## Notes:

I. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



## Switching Waveforms



## Notes on Testing:

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device $V_{C C}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{~F}$ or larger capacitor and a $0.01 \mu \mathrm{~F}$ or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.

## Device Programming

The CY7C265 utilizes an intelligent programming algorithm to assure consistent programming quality. These 64 K PROMs use a single ended memory cell design. In an unprogrammed state, the memory contains all " 0 " $s$. During programming, a " 1 " on a data-in pin causes the addressed location to be programmed, and a " 0 " causes the location to remain unprogrammed.

## Programming Pinout

The Programming Pinout is shown in Figure 3. The programming mode is entered by putting 12.5 V on the $\mathrm{V}_{\mathrm{PP}}$ pin . The addressed location is programmed and verified with the application of a PGM and VFY pulse. Entering and exiting the programming mode should be done with care. Proper sequencing as described in the dialog on the programming algorithm and shown in the timing diagram and programming flow chart must be implemented.

## Programming and Blankcheck (Memory Bits)

## Blankcheck

Blankcheck is accomplished by performing a verify cycle (VFY toggles on each address), sequencing through all memory address locations, where all the data read will be " 0 "s. (Refer to mode table for pin states)
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
4. Output levels are measured at 1.5 V reference levels.
5. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5 V level on inputs with load shown in Figure 1 b.

## Programming Algorithm

Programming is accomplished with an intelligent algorithm. The sequence of operations is to enter the programming mode by placing 12.5 V on $\mathrm{V}_{\mathrm{PP}}$. This should be done after a minimum delay from power up, and be removed prior to power down by the same delay (see the timing diagram and AC specifications for details). Once in this mode, programming is accomplished by addressing a location as described above, placing the data to be programmed into a location on the data pins, and clocking the PGM signal from $V_{\text {IHP }}$ to $V_{\text {ILP }}$ and back to $V_{\text {IHP }}$ with a pulse width of $200 \mu \mathrm{~s}$. The data is removed from the data pins and the content of the location is then verified by taking the VFY signal from $\mathrm{V}_{\text {IHP }}$ to $\mathrm{V}_{\text {ILP }}$, comparing the output with the desired data and then returning VFY to $\mathrm{V}_{\text {IHP }}$. If the contents are correct, a second overprogram pulse of 4 times the original $200 \mu \mathrm{~s}$ is delivered with the data to be programmed again on the data pins. If the data is not correct, a second $200 \mu$ s pulse is applied to $\overline{\mathrm{PGM}}$ with the data to be programmed on the data pins. The compare and overprogram operation is repeated with an overprogram pulse width 4 times the sum of the initial program pulses. This operation is continued until the location is programmed or 10 initial program pulses have been attempted If on the 10th attempt, the location fails to verify, an overprogram pulse of 8 ms is applied, and the content of the


Figure 3. 7C265 Programming Pinout
location is once more verified. If the location still fails to verify, the device is rejected. Once a location verifies successfully, the address is advanced to the next location, and the process is repeated until all locations are programmed.
After all locations are programmed, they should be verified at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$.

## Programming Algorithm for the Architecture

The CY7C265 offers a limited selection of programmed architecture. Programming these features should be done
with a single 10 ms wide pulse in place of the intelligent algorithm mainly because these features are verified operationally, not with the $\overline{\mathrm{VFY}}$ pin. Architecture programming is implemented by applying the supervoltage to two additional pins during programming. In programming the 7 C 265 architecture $\mathrm{V}_{\mathrm{PP}}$ is applied to pins 3, 9 and 22. Specific choice of a particular mode will depend on the states of the other pins during programming so it is important that the condition of the other pins be met as set forth in the mode table. The same considerations with respect to power up and power down apply during architecture programming as during intelligent programming. Once the supervoltages have been established and the correct logic states exist on the other device pins, programming may begin. Programming is accomplished by pulling PGM from HIGH to LOW and then back to HIGH with a pulse width equal to 10 ms .
To check whether a 7 C 265 has been programmed as output enable or initialize enable, pin 22 ( $\overline{\mathrm{E}} / \overline{\mathrm{I}})$ should be pulled LOW followed by a LOW to HIGH transition on pin 8 (CLOCK). The data read at the outputs is stored and complement data is shifted into the shadow register. A shift from shadow to pipeline is performed and the CLOCK is again pulled from LOW to HIGH. At this point, if the new data read is data-complement, the device has been programmed as Output enable while if the new data read-true then the device is programmed as Initialize enable. The configuration of the Initialize byte can be read directly by pulling $\mathrm{E} / \overline{\mathrm{I}}$ from HIGH to LOW.

## Mode Table

| Mode Select | $\begin{aligned} & \mathbf{P 2} \\ & \text { A6 } \end{aligned}$ | $\begin{aligned} & \text { P3 } \\ & \text { A5 } \end{aligned}$ | $\begin{gathered} \text { P26 } \\ \text { A9 } \end{gathered}$ | $\begin{aligned} & \text { P6 } \\ & \text { A2 } \end{aligned}$ | $\frac{\text { P7 }}{\mathbf{P G M}}$ | $\begin{gathered} \text { P8 } \\ \text { CLK } \end{gathered}$ | $\begin{aligned} & \text { P9 } \\ & \text { A1 } \end{aligned}$ | $\begin{gathered} \text { P10 } \\ \text { A0 } \end{gathered}$ | $\frac{\mathbf{P} 20}{\mathbf{V F Y}}$ | $\begin{aligned} & \mathbf{P 2 4} \\ & \text { A11 } \end{aligned}$ | $\begin{aligned} & \mathbf{P 2 2} \\ & \overline{\mathbf{E} / \overline{\mathbf{I}}} \\ & \mathbf{V}_{\mathbf{P P}} \end{aligned}$ | $\begin{array}{r} \mathbf{P 2 3} \\ \mathbf{A 1 2} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Read | A6 | A5 | A9 | A2 | L | L/H | A1 | A0 | HI Z | Al1 | H/L | A12 |
| Program (Memory) | A6 | A5 | A9 | A2 | L | L | A1 | A0 | H | A11 | $V_{\text {PP }}$ | A12 |
| Program Verify | A6 | A5 | A9 | A2 | H | L | A1 | A0 | L | Al1 | $V_{\text {PP }}$ | A12 |
| Program Inhibit | A6 | A5 | A9 | A2 | H | L | A1 | A0 | H | A11 | $V_{\text {PP }}$ | A12 |
| Async. Enable Read | A6 | A5 | A9 | A2 | L | L | A1 | A0 | HI Z | A11 | L | A12 |
| Sync. Enable Read | A6 | A5 | A9 | A2 | L | L/H | A1 | A0 | HI Z | A11 | L | A12 |
| Async. Init. Read | A6 | A5 | A9 | A2 | L | L | A1 | A0 | HI Z | A11 | L | A12 |
| Program Sync. Enable ${ }^{[1]}$ | H | $\mathrm{V}_{\text {PP }}$ | A9 | H | L | L | $\mathrm{V}_{\text {PP }}$ | L | H | H | $V_{\text {PP }}$ | H |
| Program Initialize ${ }^{[2]}$ | H | $\mathrm{V}_{\mathrm{PP}}$ | A9 | L | L | L | $\mathrm{V}_{\text {PP }}$ | L | H | H | $V_{P P}$ | L |
| Program Initial Byte | H | $V_{\text {PP }}$ | A9 | L | L | L | $V_{P P}$ | H | H | L | $V_{\text {PP }}$ | A12 |

[^15]DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {PP }}$ | Programming Voltage | 12.0 | 13.0 | V |
| $\mathrm{V}_{\mathrm{CCP}}$ | Power Supply Voltage During Programming | 4.75 | 5.25 | V |
| IPP | VPP Supply Current |  | 50 | mA |
| $V_{\text {IHP }}$ | Input High Voltage During Programming | 3.0 |  | V |
| $V_{\text {ILP }}$ | Input Low Voltage During Programming | -3.0 | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | 0.4 | V |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PP }}$ | Program Pulse Width (Per Byte) |  | 10.0 | ms |
| $\mathrm{t}_{\text {AS }}$ | Address Set-Up Time | 1.0 |  | $\mu \mathrm{S}$ |
| $\mathrm{taH}_{\text {A }}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{s}$ |
| $t_{\text {DH }}$ | Data Hold Time | 1.0 |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Set-Up Time | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}, \mathrm{F}}$ | $V_{P P}$ Rise and Fall Time | 1.0 |  | $\mu \mathrm{s}$ |
| tDV | Delay to Verify | 1.0 |  | $\mu \mathrm{s}$ |
| $t_{V D}$ | Verify to Data Out |  | 1.0 | $\mu \mathrm{s}$ |
| $t_{\text {VH }}$ | Data Hold Time from Verify |  | 1.0 | $\mu \mathrm{s}$ |
| $t_{\text {VP }}$ | Verify Pulse Width | 2.0 |  | $\mu \mathrm{s}$ |
| $t_{\text {D }}$ | Verify to High Z |  | 1.0 | $\mu \mathrm{s}$ |

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the CY7C265 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV
intensity $\times$ exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 45 minutes. The CY7C265 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258 $\mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Bit Map Data

| Programmer Address |  | RAM Data |
| :---: | :---: | :---: |
| Decimal | Hex | Contents |
| 0 | 0 | DATA |
| $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ |
| 8191 | 1FFF | DATA |
| 8192 | 2000 | INIT BYTE |
| 8193 | 2001 | CONTROL BYTE |

Control Byte
00 Asynchronous output enable (default condition)
01 Synchronous output enable
02 Asynchronous initialize


Figure 4. Programming Flowchart


Figure 5. Programming Waveforms (Memory)

## Note:

Power, $V_{P P}$ and $V_{C C}$ should not be cycled for each program verify cycle but remain static during programming.


0126-11
*Data required on I/O's only during initial programming.
Figure 6. Programming Waveforms for the Architecture

## Typical DC and AC Characteristics






TYPICAL ACCESS TIME
CHANGE vs. OUTPUT
LOADING


## Ordering Information

| Speed <br> (ns) | ICC <br> $(\mathbf{m A})$ | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :--- | :---: | :---: |
| 40 | 100 | CY7C265-40PC | P21 | Commercial |
|  |  | CY7C265-40DC | D22 |  |
|  |  | W22 |  |  |
| 50 |  | CY7C265-50PC |  |  |
|  |  | CY7C265-50DC |  | Military |
|  | CY7C265-50WC | W22 |  |  |
|  | 120 | CY7C265-50DMB | D22 |  |
|  |  | CY7C265-50WMB | W22 |  |
|  |  | CY7C265-50LMB | L64 |  |
|  |  | CY7C265-50QMB | Q64 |  |


| Speed <br> (ns) | $\mathbf{I}_{\mathbf{C C}}$ <br> $(\mathrm{mA})$ | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :--- | :---: | :---: |
| 60 | 80 | CY7C265-60PC | P21 | Commercial |
|  |  | CY7C265-60DC | D22 |  |
|  | CY7C265-60WC | W22 |  |  |
|  | 100 | CY7C265-60DMB | D22 | Military |
|  |  | CY7C265-60WMB | W22 |  |
|  |  | CY7C265-60LMB | L64 |  |
|  | CY7C265-60QMB | Q64 |  |  |

MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SES }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HES}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{COS}}$ | $7,8,9,10,11$ |

Document \#: 38-00084-A

## Features

- CMOS for optimum
speed/power
- Windowed for reprogrammability
- High speed
- 55 ns (commercial)
- 55 ns (military)
- Low power
- 440 mW (commercial)
- 495 mW (military)
- Super low standby power
- Less than 85 mW when deselected
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible 1/O
- Direct replacement for EPROMs
- Capable of withstanding $>\mathbf{2 0 0 0} \mathrm{V}$ static discharge


## Product Characteristics

The CY7C266 is a high performance 8192 word by 8 bit CMOS PROM. When deselected, the 7C266 automatically powers down into a low power stand-by mode. It is packaged in the 600 mil wide package. The reprogrammable CERDIP packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

## $8192 \times 8$ PROM Power Switched and Reprogrammable

The CY7C266 is a plug-in replacement for EPROM devices. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.
Reading is accomplished by placing an active LOW signal on $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$. The contents of the memory location addressed by the address lines $\left(\mathrm{A}_{0}-\mathrm{A}_{12}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Logic Block Diagram



## Pin Configurations



Selection Guide

|  |  | 7C266-55 |
| :--- | :--- | :---: |
| Maximum Access Time (ns) |  | 55 |
| Maximum Operating | Commercial | 80 |
| Current (mA) | Military | 90 |
| Standby Current (mA) | Commercial | 15 |
|  | Military | 15 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | 55 |
| Supply Voltage to Ground Potential (Pin 28 to Pin 14). | 0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State. | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Input Volt | 3.0 V to +7. |
| gram Voltage |  |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
UV Exposure
$7258 \mathrm{Wsec} / \mathrm{cm}^{2}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[5]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range[6]



## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathbf{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  |  |

## Notes:

1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. The CMOS process does not provide a clamp diode. However, the CY7C266 is insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.
5. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
6. See the last page of this specification for Group A subgroup testing information.
7. AC power component add $1 \mathrm{~mA} / \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=\max , \mathrm{I}_{\mathrm{OUT}}=0$.
8. AC power component add $3 \mathrm{~mA} / \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=\max , \mathrm{I}_{\mathrm{OUT}}=0$.

Switching Characteristics Over the Operating Range ${ }^{[5, ~ 6, ~ 9] ~}$

| Parameters | Description | 7C266-55 |  | Units |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 55 | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | Chip Enable Inactive to High Z[10] |  | 55 | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | Output Enable Inactive to High Z[10] |  | 20 | ns |
| $\mathrm{t}_{\mathrm{AOE}}$ | Output Enable Active to Output Valid |  | 20 | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ | Chip Enable Active to Output Valid |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | ns |

## AC Test Loads and Waveforms




0137-5
Figure 2. Input Pulses

Equivalent to: THÉVENIN EQUIVALENT


0137-6


## Notes:

9. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and loads shown in Figure 1a, $1 b$.

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the devices in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV
10. $\mathrm{t}_{\text {HZCS }}$ is tested with load shown in Figure 1b. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5 V level on the input.
intensity $\times$ exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 45 minutes. The 7C266 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the EPROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{~W} \times \mathrm{sec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

Ordering Information

| Speed <br> (ns) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 55 | CY7C266-55PC | P15 | Commercial |
|  | CY7C266-55WC | W16 |  |
|  | CY7C266-55DC | D16 |  |
|  | CY7C266-55WMB | W16 | Military |
|  | CY7C266-55DMB | D16 |  |
|  | CY7C266-55LMB | L55 |  |
|  | CY7C266-55QMB | Q55 |  |

SEMICONDUCTOR

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AOE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |

Document \#: 38-00086-C

## 64K Registered Diagnostic PROM

## Features

- CMOS for optimum speed/ power
- High speed
- 40 ns max set-up
- 20 ns clock to output
- Low power
- 550 mW (commercial)
- 660 mW (military)
- On-chip edge-triggered registers
- Ideal for pipelined microprogrammed systems
- On-chip diagnostic shift register
- For serial observability and controllability of the output register
- EPROM technology
- 100\% programmable
- Reprogrammable (7C269W)
- $5 \mathrm{~V} \pm 10 \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- Capable of withstanding greater than 2001V static discharge
- Slim, 300 mil 28 pin plastic or hermetic DIP (7C269)


## Functional Description

The CY7C268 and CY7C269 are 64K Registered Diagnostic PROMs. They are both organized 8192 words by 8 bits wide, and have both a Pipeline Output Register and an Onboard Diagnostic Shift Register. In addition, both devices feature a Programmable Initialize Byte which may be loaded into the Pipeline Register with the Initialize signal. The Programmable Initialize Byte is the 8193 rd byte in the PROM and its value is programmed at time of use.
The 7C268 has 32 pins and features full diagnostic capabilities while the 7C269 provides limited diagnostics and is available in a space efficient 28 pin package. This allows the designer to optimize his design for either board area efficiency with the 7C269, or combine the 7C268 with other diagnostic products with the standard interface.
CY7C268: The 7C268 provides 13 address signals ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ), 8 data out signals ( $\mathrm{O}_{0}$ through $\mathrm{O}_{7}$ ), ENA (enable), PCLK (pipeline clock) and INIT (initialize) for control. The full stan-
dard featured diagnostics of the 7C268 utilizes the SI and SO (shift in and shift out), MODE and DCLK signals. These signals allow serial data to be shifted into and out of the Diagnostic Shift Register at the same time the Pipeline Register is used for normal operation. The MODE signal is used to control the transfer of the information in the Diagnostic Register to the Pipeline Register or the data on the Output Bus into the Diagnostic Register. The data on the Output Bus may be provided from the Pipeline Register or an external source.
When the MODE signal is LOW, the PROM operates in a normal pipeline mode. The contents of the addressed memory location is loaded into the Pipeline Register on the rising edge of PCLK. The outputs are enabled with the ENA signal either synchronously or asynchronously, depending on how the device is configured when programmed. If programmed for asynchronous enable, ENA LOW enables

Logic Block Diagram


Pin Configurations CY7C268


0112-2

CY7C269


0112-3


0112-5

## Selection Guide

|  |  | 7C268/9-40 | 7C268/9-50 | 7C268/9-60 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Set-up Time (ns) |  | 40 | 50 | 60 |
| Maximum Clock to Output (ns) |  | 20 | 25 | 25 |
| Maximum Operating <br> Current (mA) | Commercial | 100 | 80 | 80 |
|  | Military |  | 120 | 100 |

## Functional Description (Continued)

the outputs. If configured for synchronous enable, ENA LOW during the rising edge of PCLK will enable the outputs synchronously with PCLK. ENA HIGH during the rising edge of PCLK will synchronously disable the outputs. The asynchronous Initialize signal INIT transfers the Initialize Byte into the Pipeline Register on a HIGH to LOW transition. INIT LOW disables PCLK and needs to transition back to a HIGH in order to enable PCLK. DCLK shifts data into SI and out of SO on each rising edge.
When MODE is HIGH, the rising edge of the PCLK signal loads the Pipeline Register with the contents of the Diagnostic Register. Similarly, DCLK, in this mode, loads the Diagnostic Register with the information on the Data Output Pins. The information loaded will be either the contents of the Pipeline Register if the outputs are enabled, or data on the bus, if the outputs are disabled (in a high impedance state).
CY7C269: This product is optimized for applications that require diagnostics in a minimum amount of board area. Packaged in 28 pins, the PROM has 13 Address Signals ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ), 8 Data Out Signals ( $0_{0}$ through $0_{7}$ ), $\overline{\mathrm{E}} / \overline{\mathrm{I}}$, (Enable or Initialize) and CLOCK (pipeline and diagnostic clock). Additional diagnostic signals consist of MODE, SI (shift in) and SO (shift out). Normal pipelined operation and Diagnostic operation are mutually exclusive.
When the MODE signal is LOW, the 7C269 operates in a normal pipelined mode. CLOCK functions as a pipeline clock, loading the contents of the addressed memory location into the Pipeline Register on each rising edge. The data will appear on the Outputs if they are enabled. One pin on the 7C269 is programmed to perform either the

Enable or the Initialize function. If the $\overline{\mathbf{E}} / \overline{\mathbf{I}}$ pin is used for a INIT (Asynchronous Initialize) function, the outputs are permanently enabled and the Initialize Word is loaded into the Pipeline Register on a High to LOW transition of the $\overline{\text { INIT }}$ signal. The INIT LOW disables CLOCK and must return high to re-enable CLOCK. If the $\bar{E} / \overline{\mathrm{I}}$ pin is used for an enable signal, it may be programmed for either synchronous or asynchronous operation. This enable function then operates exactly the same as the 7C268.
When the MODE signal is HIGH, the 7C269 operates in the diagnostic mode. The $\overline{\mathrm{E}} / \overline{\mathrm{I}}$ signal becomes a secondary mode signal designating whether to shift the Diagnostic Shift Register or to load either the Diagnostic Register or the Pipeline Register. If $\overline{\mathrm{E}} / \overline{\mathrm{I}}$ is HIGH, CLOCK performs the function of DCLK, shifting SI into the least significant location of the Diagnostic Register and all bits one location toward the most significant location on each rising edge. The contents of the most significant location in the Diagnostic Register are available on the SO pin.
If the $\overline{\mathrm{E}} / \overline{\mathrm{I}}$ signal is LOW, SI becomes a direction signal; transferring the contents of the Diagnostic Register into the Pipeline Register when SI is LOW. When SI is HIGH, the contents of the Output pins are transferred into the Diagnostic Register. Both transfers occur on a LOW to HIGH transition of the CLOCK. If the Outputs are enabled, the contents of the Pipeline Register are transferred into the Diagnostic Register. If the Outputs are disabled, an external source of data may be loaded into the Diagnostic Register. In this condition, the SO signal is internally driven to be the same as the SI signal thus propagating the "direction of transfer information" to the next device in the string.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C} \quad$ Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . $>$ 2001V
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State. . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
DC Program Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0V
(per MIL-STD-883, Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
UV Exposure .
$7258 \mathrm{Wsec} / \mathrm{c}$
Operating Range

| Range | Ambient <br> Temperature | VCC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | Commercial |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., I | $=-2 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{C}} \\ & \left(\mathbf{I}_{\mathrm{OL}}=8 \mathrm{~mA} \mathrm{f}\right. \end{aligned}$ | $\begin{aligned} & =12 \mathrm{~mA} \\ & \hline \text { ilitary) } \end{aligned}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \text { GND } \leq \text { V }_{\text {OUT }} \leq \mathrm{V}_{\text {CC }} \\ & \text { Output Disabled } \end{aligned}$ |  |  | 40 |  | 40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | 90 |  | 90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathbf{V}_{\mathbf{C C}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | 7C268/9-40 |  | 100 |  |  | mA |
|  |  |  | 7C268/9-50 |  | 80 |  | 120 |  |
|  |  |  | 7C268/9-60 |  | 80 |  | 100 |  |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | $\begin{aligned} & \text { 7C268-40 } \\ & \text { 7C269-40 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C268-50 } \\ & \text { 7C269-50 } \end{aligned}$ |  | $\begin{array}{r} \text { 7C268-60 } \\ \text { 7C269-60 } \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {AS }}$ | Address Set-Up to Clock | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Valid |  | 20 |  | 25 |  | 25 | ns |
| tPW | Clock Pulse Width | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\bar{E}_{\text {S }}$ Set-Up to Clock (Sync Enable Only) | 15 |  | 15 |  | 15 |  | ns |
| thes | $\bar{E}_{S}$ Hold from Clock | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {DI }}$ | INIT to Out Valid |  | 25 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | $\overline{\text { INIT Recovery to Clock }}$ | 20 |  | 25 |  | 25 |  | ns |

Switching Characteristics Over the Operating Range ${ }^{[3]}$ (Continued)

| Parameters | Description | $\begin{array}{r} 7 \mathrm{C} 268-40 \\ \text { 7C269-40 } \\ \hline \end{array}$ |  | $\begin{array}{r} 7 \mathrm{C} 268-50 \\ \text { 7C269-50 } \\ \hline \end{array}$ |  | $\begin{array}{r} 7 \mathrm{C} 268-60 \\ 7 \mathrm{C} 269-60 \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tPWI | Init Pulse Width | 25 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{COS}}$ | Output Valid from Clock (Sync. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZC}}$ | Output Inactive from Clock (Sync. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | Output Valid from $\overline{\mathrm{E}}$ Low (Async. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {HZE }}$ | Output Inactive from $\overline{\mathrm{E}}$ High (Async. Mode) |  | 20 |  | 25 |  | 25 | ns |

Diagnostic Mode Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description |  | Commercial |  | Military |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Units |  |  |
| $t_{\text {SSDI }}$ | Set-Up SDI to Clock | 30 |  |  |  | Max. |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. Tested initially and after any design or process changes that may
3. See the last page of this specification for Group A subgroup testing information. affect these parameters.

## AC Test Loads and Waveforms



## Switching Waveforms 7C268, 7C269

Pipeline Operation $($ Mode $=0)$


## Notes on Testing:

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device $\mathrm{V}_{\mathrm{CC}}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{~F}$ or larger capacitor and a $0.01 \mu \mathrm{~F}$ or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
2. Do not leave any inputs disconnected (floating) during any tests.

## 7C268 Diagnostic Waveforms



## Switching Waveforms (Continued)

7C269 Diagnostic Application (Shifting the Shadow Register)


7C269 Diagnostic Application (Parallel Data Transfer)


Notes:
6. Asynchronous enable mode only.

## Device Programming

The CY7C268 and CY7C269 program identically. They atilize an intelligent programming algorithm to assure consistent programming quality. These 64K PROMS use a single ended memory cell design. In an unprogrammed itate, the memory contains all " 0 "s. During programming, a " 1 " on a data-in pin causes the addressed location to be orogrammed, and a " 0 " causes the location to remain un?rogrammed.
7. The mode transition to HIGH latches the asynchronous enable state. If the enable state is changed and held before leaving the diagnostic mode (mode $\mathrm{H} \rightarrow \mathrm{L}$ ) then the output impedance change delay is $\mathrm{t}_{\mathrm{MS}}$.

## Programming Pinout

The Programming Pinout of both devices is shown in Figures $3 a$ and $3 b$. The programming mode is entered by putting 12.5 V on the $V_{P P}$ pin. The addressed location is programmed and verified with the application of a PGM and VFY pulse. Entering and exiting the programming mode should be done with care. Proper sequencing as described in the dialog on the programming algorithm and shown in the timing diagram and programming flow chart must be implemented.


$$
0112-13
$$

Figure 3a. 7C268 Programming Pinout

## Programming and Blankcheck (Memory Bits)

## Blankcheck

Blankcheck is accomplished by performing a verify cycle (VFY toggles on each address), sequencing through all memory address locations, where all the data read will be " 0 "s. (Refer to mode table for pin states)

## Programming Algorithm

Programming is accomplished with an intelligent algorithm. The sequence of operations is to enter the programming mode by placing 12.5 V on $\mathrm{V}_{\text {PP }}$. This should be done after a minimum delay from power up, and be removed prior to power down by the same delay (see the timing diagram and AC specifications for details). Once in this mode, programming is accomplished by addressing a location as described above, placing the data to be programmed into a location on the data pins, and clocking the PGM signal from $\mathrm{V}_{\text {IHP }}$ to $\mathrm{V}_{\text {ILP }}$ and back to $\mathrm{V}_{\text {IHP }}$ with a pulse width of $200 \mu \mathrm{~s}$. The data is removed from the data pins and the content of the location is then verified by taking the $\overline{\mathrm{VFY}}$ signal from $\mathrm{V}_{\text {IHP }}$ to $\mathrm{V}_{\text {ILP }}$, comparing the output with the desired data and then returning $\overline{\mathrm{VFY}}$ to $\mathrm{V}_{\text {IHP }}$. If the contents are correct, a second overprogram pulse of 4 times the original $200 \mu$ s is delivered with the data to be programmed again on the data pins. If the data is not correct, a second $200 \mu$ s pulse is applied to $\overline{\text { PGM }}$ with the data to be programmed on the data pins. The compare and overprogram operation is repeated with an overprogram pulse width 4 times the sum of the initial program pulses. This operation is continued until the location is programmed or 10 initial program pulses have been attempted. If on the 10th attempt, the location fails to verify, an overprogram pulse of 8 ms is applied, and the content of the location is once more verified. If the location still fails to verify, the device is rejected. Once a location verifies successfully, the address is advanced to the next location, and the process is repeated until all locations are programmed.


0112-14
Figure 3b. 7C269 Programming Pinout

After all locations are programmed, they should be verified at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$.

## Programming Algorithm for the Architecture

Both the 7C268 and 7C269 offer a limited selection of programmed architecture. Programming these features should be done with a single 10 ms wide pulse in place of the intelligent algorithm mainly because these features are verified operationally, not with the VFY pin. Architecture programming is implemented by applying the supervoltage to two additional pins during programming. In programming the 7C269 architecture $\mathrm{V}_{\mathrm{PP}}$ is applied to pins 3,9 and 22 while in programming the 7 C 268 architecture $\mathrm{V}_{\mathrm{PP}}$ is applied to pins 3, 11, 26. Specific choice of a particular mode will depend on the states of the other pins during programming so it is important that the condition of the other pins be met as set forth in the mode table. The same considerations with respect to power up and power down apply during architecture programming as during intelligent programming. Once the supervoltages have been established and the correct logic states exist on the other device pins, programming may begin. Programming is accomplished by pulling PGM from HIGH to LOW and then back to HIGH with a pulse width equal to 10 ms .
To check whether a 7 C 269 has been programmed as output enable or initialize enable, pin 22 ( $\overline{\mathrm{E}} / \overline{\mathrm{I}}$ ) should be pulled LOW followed by a LOW to HIGH transition on pin 8 (CLOCK). The data read at the outputs is stored and complement data is shifted into the shadow register. A shift from shadow to pipeline is performed and the CLOCK is again pulled from LOW to HIGH. At this point, if the new data read is data-complement, the device has been programmed as Output enable while if the new data read-true then the device is programmed as Initialize enable and the configuration of the Initialize byte can be read directly by pulling $\bar{E} / \bar{I}$ from HIGH to LOW.

CY7C268
CY7C269

| Mode Select | $\begin{aligned} & \text { P2 } \\ & \text { A6 } \end{aligned}$ | $\begin{aligned} & \text { P3 } \\ & \text { A5 } \end{aligned}$ | $\begin{gathered} \text { P30 } \\ \text { A9 } \end{gathered}$ | $\begin{aligned} & \text { P6 } \\ & \text { A2 } \end{aligned}$ | $\begin{gathered} \text { P7 } \\ \mathbf{M D} \\ \hline \mathbf{P G M} \end{gathered}$ | $\begin{gathered} \text { P9 } \\ \text { DCLK } \end{gathered}$ | $\begin{gathered} \text { P10 } \\ \text { PCLK } \end{gathered}$ | $\begin{gathered} \text { P11 } \\ \text { A1 } \end{gathered}$ | $\begin{gathered} \mathbf{P 1 2} \\ \text { A0 } \end{gathered}$ | $\begin{gathered} \text { P22 } \\ \text { SDO } \\ \overline{\mathbf{V F Y}} \end{gathered}$ | $\begin{aligned} & \text { P23 } \\ & \text { SDI } \end{aligned}$ | $\begin{aligned} & \mathbf{P} 24 \\ & \mathbf{A} 12 \end{aligned}$ | $\begin{aligned} & \mathbf{P 2 6} \\ & \overline{\text { INT }} \\ & \mathbf{V}_{\mathbf{P P}} \end{aligned}$ | $\frac{\mathbf{P} 27}{\mathrm{E} / \mathbf{E}_{\mathbf{S}}}$ | $\begin{aligned} & \text { P28 } \\ & \text { A11 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Read ${ }^{\text {[2] }}$ | A6 | A5 | A9 | A2 | L | X | L/H | A1 | A0 | SDO | X | A12 | H | H/L | A11 |
| Load SR to PR ${ }^{[2]}$ | A6 | A5 | A9 | A2 | H | L | L/H | A1 | A0 | SDI | X | A12 | H | X | A11 |
| Load Output to SR | A6 | A5 | A9 | A2 | H | L/H | L | A1 | A0 | SDI | L | A12 | H | H | A11 |
| Shift Shadow ${ }^{[2]}$ | A6 | A5 | A9 | A2 | L | L/H | L | A1 | A0 | SDO | DIN | A12 | H | X | A11 |
| Program (Memory) | A6 | A5 | A9 | A2 | L | L | L | A1 | A0 | H | L | A12 | $\mathrm{V}_{\text {PP }}$ | H | A11 |
| Program Verify | A6 | A5 | A9 | A2 | H | L | L | A1 | A0 | L | L | A12 | $\mathrm{V}_{\text {PP }}$ | H | A11 |
| Program Inhibit | A6 | A5 | A9 | A2 | H | L | L | A1 | A0 | H | L | A12 | $\mathrm{V}_{\mathbf{P P}}$ | H | A11 |
| Async. Enable Read | A6 | A5 | A9 | A2 | L | L | X | A1 | A0 | SDO | L | A12 | H | H/L | A11 |
| Sync. Enable Read | A6 | A5 | A9 | A2 | L | L | L/H | A1 | A0 | SDO | L | A12 | H | H/L | A11 |
| Async. Init. Read | A6 | A5 | A9 | A2 | L | L | X | A1 | A0 | SDO | L | A12 | L | L | A11 |
| Program Sync. Enable ${ }^{[1]}$ | H | $\mathrm{V}_{\mathrm{HH}}$ | X | H | L | L | L | $\mathrm{V}_{\mathrm{HH}}$ | L | H | L | H | $\mathrm{V}_{\text {PP }}$ | H | H |
| Program Initial Byte | H | $\mathrm{V}_{\mathrm{HH}}$ | X | L | L | L | L | $\mathrm{V}_{\mathrm{HH}}$ | H | H | L | X | $V_{\text {PP }}$ | H | L |

## Notes:

1. Default is Async. Enable.
2. For the asynchronous enable operation, the data out is enabled by bringing E LOW. For the synchronous enable operation, data out is enabled on the first LOW to HIGH clock transition after $\overline{\mathrm{E}}$ is brought

LOW. When E goes from LOW to HIGH (enable to disable) the outputs will go to the high impedance state (after a propagation delay) immediately if the asynchronous enable was programmed. If the synchronous enable was selected, a LOW to HIGH clock transition is required.

## Mode Table 7C269

| Mode Select | P2 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A6 |  |$|$| P3 |
| :---: |
| A5 |

## Notes:

1. Default is Async. Enable.
2. Default is Enable.
3. If II selected, outputs always enabled. If $\overline{\mathrm{E}}$ selected, during diagnostic operation the data outputs will remain in the state they were in when the mode was entered. When enabled, the data outputs will reflect the outputs of the pipeline register. Any changes in the data in the pipeline register will appear on the data output pins.

DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathbf{P P}}$ | Programming Voltage | 12.0 | 13.0 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Power Supply Voltage During Programming | 4.75 | 5.25 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | V $_{\text {PP }}$ Supply Current |  | 50 | mA |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input High Voltage During Programming | 3.0 |  | V |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input Low Voltage During Programming | -3.0 | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 | V |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| tPP | Program Pulse Width (Per Byte) |  | 10.0 | ms |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-up Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{R}, \mathrm{F}}$ | VPP Rise and Fall Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DV}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VD}}$ | Verify to Data Out |  | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VH}}$ | Data Hold Time from Verify |  | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VP}}$ | Verify Pulse Width |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DZ}}$ | Verify to High Z | 2.0 |  |  |

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C268 and 7C269 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV
intensity $\times$ exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 45 minutes. The 7C268 or 7 C 269 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Bit Map Data

| Programmer Address |  | RAM Data |
| :---: | :---: | :---: |
| Decimal | Hex | Contents |
| 0 | 0 | DATA |
| $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | $\bullet$ |
| $\bullet$ | $\bullet$ | DATA |
| 8191 | 1FFF | INIT BYTE |
| 8192 | 2000 | CONTROL BYTE |
| 8193 | 2001 |  |

## Control Byte

00 Asynchronous output enable (default condition)
01 Synchronous output enable
02 Asynchronous initialize (CY7C269 only)


Figure 4. Programming Flowchart


Figure 5. Programming Waveforms (Memory)
Note:
Power, $V_{P P}$ and $V_{C C}$ should not be cycled for each program verify cycle but remain static during programming.


0112-17

Figure 6. Programming Waveforms for the Architecture CY7C268 and CY7C269

## Typical DC and AC Characteristics



OUTPUT SOURCE
CURRENT vs. VOLTAGE


NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


TYPICAL ACCESS TIME
CHANGE vs. OUTPUT
LOADING


NORMALIZED ACCESS TIME vs. TEMPERATURE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


## Ordering Information

| Speed <br> (ns) | $\underset{(\mathbf{m A})}{\mathbf{I C C}^{2}}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 40 | 100 | CY7C268-40DC | D20 | Commercial |
|  |  | CY7C268-40WC | W20 |  |
|  |  | CY7C269-40PC | P21 |  |
|  |  | CY7C269-40DC | D22 |  |
|  |  | CY7C269-40WC | W22 |  |
| 50 | 80 | CY7C268-50DC | D20 |  |
|  |  | CY7C268-50WC | W20 |  |
|  |  | CY7C269-50PC | P21 |  |
|  |  | CY7C269-50DC | D22 |  |
|  |  | CY7C269-50WC | W22 |  |
|  | 120 | CY7C268-50DMB | D20 | Military |
|  |  | CY7C268-50WMB | W20 |  |
|  |  | CY7C268-50LMB | L55 |  |
|  |  | CY7C268-50QMB | Q55 |  |
|  |  | CY7C269-50DMB | D22 |  |
|  |  | CY7C269-50WMB | W22 |  |
|  |  | CY7C269-50LMB | L64 |  |
|  |  | CY7C269-50QMB | Q64 |  |


| Speed (ns) | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 60 | 80 | CY7C268-60DC | D20 | Commercial |
|  |  | CY7C268-60WC | W20 |  |
|  |  | CY7C269-60PC | P21 |  |
|  |  | CY7C269-60DC | D22 |  |
|  |  | CY7C269-60WC | W22 |  |
|  | 100 | CY7C268-60DMB | D20 | Military |
|  |  | CY7C268-60WMB | W20 |  |
|  |  | CY7C268-60LMB | L55 |  |
|  |  | CY7C268-60QMB | Q55 |  |
|  |  | CY7C269-60DMB | D22 |  |
|  |  | CY7C269-60WMB | W22 |  |
|  |  | CY7C269-60LMB | L64 |  |
|  |  | CY7C269-60QMB | Q64 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {HA }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PW }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SES }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {HES }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{COS}}$ | $7,8,9,10,11$ |

Diagnostic Mode Switching
Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| tSSDI | 7,8,9,10,11 |
| $\mathrm{t}_{\text {HSDI }}$ | 7,8,9,10,11 |
| tosbo | 7,8,9,10,11 |
| tDCL | 7,8,9,10,11 |
| $\mathrm{t}_{\text {DCH }}$ | 7,8,9,10,11 |
| $\mathrm{thM}^{[1]}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {MS }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SS }}$ | 7,8,9,10,11 |

Note:

1. 7C269 only.

Document \#: 38-00069-A

## 32,768 x 8 PROM Power Switched and Reprogrammable

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
- 35 ns (commercial)
- 45 ns (military)
- Low power
- 660 mW (commercial)
- 715 mW (military)
- Super low standby power
- Less than 165 mW when deselected
- EPROM technology

100\% programmable

- 5V $\pm \mathbf{1 0 \%} \mathbf{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Slim 300 mil package (7C271)
- Direct replacement for bipolar PROMs
- Capable of withstanding
$>2001 \mathrm{~V}$ static discharge


## Product Characteristics

The CY7C271 and CY7C274 are high performance 32,768 word by 8 bit CMOS PROMS. When disabled ( $\overline{\mathrm{CE}}$ HIGH), the 7C271/274 automatically powers down into a low power standby mode. The CY7C271 is packaged in the 300 mil slim package. The
CY7C274 is packaged in the industry standard 600 mil package. Both the 7C271 and 7C274 are available in a CERDIP package equipped with an erasure window to provide for reprogrammability. When exposed to UV light, the PROM is erased and can be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.
The CY7C271 and CY7C274 offer the advantage of lower power, superior
performance and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be $100 \%$ tested, with each location being written into, erased and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.
Reading the 7C271 is accomplished by placing active LOW signals on $\overline{\mathrm{CS}}_{1}$ and CE, and an active HIGH on $\mathrm{CS}_{2}$. Reading the 7C274 is accomplished by placing active LOW signals on $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$. The contents of the memory location addressed by the address lines ( $\mathrm{A}_{0}-\mathrm{A}_{14}$ ) will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

Logic Block Diagram


## Pin Configurations



## Selection Guide

|  |  | 7C271-35 <br> 7C274-35 | 7C271-45 <br> 7C274-45 | 7C271-55 <br> 7C274-55 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 35 | 45 | 55 |
| Maximum Operating <br> Current (mA) | Commercial | 120 | 120 | 120 |
| Standby Current (mA) | Military |  | 130 | 130 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Poten | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State. | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| DC Program Voltage | 13.0 V |


| Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . 2001 V (per MIL-STD-883, Method 3015) |  |
| :---: | :---: |
| Latchup Current | $>200 \mathrm{~mA}$ |
| UV Exposure | $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ |
| Operating Range |  |


| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[4]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[5]}$


## * 6.0 mA military

## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |  |

## Notes:

1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. The CMOS process does not provide a clamp diode. However, the CY7C271 and CY7C274 are insensitive to - 3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. $T_{A}$ is the "instant on" case temperature.
5. See the last page of this specification for Group A subgroup testing information.
6. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Figure 1a


0102-4


Figure 2. Input Pulses

Equivalent to: THÉVENIN EQUIVALENT


0102-5


## Notes:

7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and loads shown in Figure 1a, 1b.
8. $\mathrm{t}_{\mathrm{HZCS}}^{(\mathrm{E})}$ and $\mathrm{t}_{\mathrm{HZOE}}$ are tested with the load shown in Figure 1 b. Transition is measured at steady state High level -500 mV or steady

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C271 and 7C274 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV
state Low level +500 mV on the output from the 1.5 level on the input.
9. $\mathrm{CS}_{2}$ and $\overline{\mathrm{CS}}_{1}$ are used on the 7 C 271 only. OE is used on the 7 C 274 only.
intensity $\times$ exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 45 minutes. The 7C271 and 7 C 274 need to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{~W} \times \mathrm{sec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.
R

## Typical DC and AC Characteristics



0102-13

## Read Mode Table

| Part | V $_{\text {PP }}$ | PGM | VFY |
| :---: | :---: | :---: | :---: |
| 7 C 271 | V $_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | V $_{\text {IL }}$ |
| 7 C 274 | $\mathrm{~V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | V IL |

## Reading PROMs

Below are timing diagrams for the final read of the PROMs. Use $1 \mu$ s timing for pulse widths and overlaps.



Figure 4. PROM Programming Waveforms

## Ordering Information

| Speed <br> (ns) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY7C271-35PC | P21 | Commercial |
|  | CY7C271-35WC | W22 |  |
| 45 | CY7C271-45PC | P21 | Commercial |
|  | CY7C271-45WC | W22 |  |
|  | CY7C271-45DMB | D22 | Military |
|  | CY7C271-45WMB | W22 |  |
|  | CY7C271-45LMB | L55 |  |
|  | CY7C271-45QMB | Q55 |  |
| 55 | CY7C271-55PC | P21 |  |
|  | CY7C271-55WC | W22 |  |
|  | CY7C271-55DMB | D22 | Military |
|  | CY7C271-55WMB | W22 |  |
|  | CY7C271-55LMB | L55 |  |
|  | CY7C271-55QMB | Q55 |  |


| Speed <br> (ns) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY7C274-35PC | P15 | Commercial |
|  | CY7C274-35WC | W16 |  |
| 45 | CY7C274-45PC | P15 | Commercial |
|  | CY7C274-45WC | W16 |  |
|  | CY7C274-45DMB | D16 | Military |
|  | CY7C274-45WMB | W16 |  |
|  | CY7C274-45LMB | L55 |  |
|  | CY7C274-45QMB | Q55 |  |
| 55 | CY7C274-55PC | P15 | Commercial |
|  | CY7C274-55WC | W16 |  |
|  | CY7C274-55DMB | D16 | Military |
|  | CY7C274-55WMB | W16 |  |
|  | CY7C274-55LMB | L55 |  |
|  | CY7C274-55QMB | Q55 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}{ }^{[1]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OE}}{ }^{[2]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |

## Notes:

1. 7C271 only
2. 7C274 only.

Document \#: 38-00068-D

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 30 ns max set-up
- 15 ns clock to output
- Low power
- 660 mW (commercial)
- 715 mW (military)
- Programmable address latch enable input
- Programmable synchronous or asynchronous output enable (7C277)
- On-chip edge-triggered registers
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim 300 mil, 28-pin plastic or hermetic DIP
- $5 \mathrm{~V} \pm \mathbf{1 0 \%}$ VCC, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000 V static discharge


## Logic Block Diagram



0136-1

## Pin Configurations



## jelection Guide

|  |  | 7C279-35 | 7C277-30 | 7C279-45 | 7C277-40 | 7C279-55 | 7C277-50 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 35 |  | 45 |  | 55 |  |  |
| Maximum Setup Time (ns) |  | 30 |  | 40 |  | 50 |  |
| Maximum Clock to Output (ns) |  | 15 |  | 20 |  | 25 |  |
| Maximum Operating <br> Current (mA) | Commercial | 120 | 120 | 120 | 120 | 120 | 120 |
|  | Military |  |  | 130 | 130 | 130 | 130 |
| Maximum Standby <br> Current (mA) | Commercial | 30 |  | 30 |  | 30 |  |
|  | Military |  |  | 40 |  | 40 |  |

## Product Characteristics

The CY7C277 and CY7C279 are high performance 32,768 word by 8 bit CMOS PROMs. When deselected, the 7C279 automatically powers down into a low power standby mode. The 7C277 and the 7C279 both are packaged in the slim 28 pin 300 mil package. The ceramic package may be equipped with an erasure window; when exposed to UV light, the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide algorithms.
The CY7C277 and CY7C279 offer the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be $100 \%$ tested, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the project will meet DC and AC specification limits.
On the 7C277, the outputs are pipelined through a masterslave register. On the rising edge of CP , data is loaded into the 8 bit edge triggered output register. The $\overline{\mathrm{E}} / \mathrm{E}_{\mathrm{s}}$ provides a programmable bit to select between asynchronous and synchronous operation. The default condition is
asynchronous. When the asynchronous mode is selected, the $\overline{\mathrm{E}} / \overline{\mathrm{E}}_{\text {s }}$ pin is sampled continuously and operates as an output enable. If the synchronous mode is selected, then the $\overline{\mathrm{E}} / \overline{\mathrm{E}}_{\mathrm{s}}$ pin is sampled only when CP is HIGH. Enabling the outputs in this mode is accomplished by bringing the $\mathrm{E}_{\mathrm{S}}$ pin LOW and pulsing the CP HIGH to latch the output enable state. The 7C277 also provides a programmable bit to enable the ADDRESS LATCH ENABLE (ALE) pin. If this bit is not programmed, then the device will ignore the ALE pin. If the ALE function is selected, the user may define the polarity of the ALE signal with the default being a positive ACTIVE signal.
On the 7C279, address registers are provided to easily interface with the Cypress 7C601 and other microprocessors that clock their addresses. A programmable bit is provided to select between Latched and Registered address inputs. The default is registered inputs, which will sample the address on the RISING EDGE of ALE and latch the address into the address register. The Latched address option will recognize any address changes while the ALE pin is ACTIVE and latch the address into the address registers on the FALLING EDGE of ALE. If the latched address option is selected, then another programmable bit is provided for the user to select the polarity that will define ALE ACTIVE, with the default being positive polarity.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\ldots \ldots \ldots \ldots \ldots . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) $\ldots \ldots \ldots \ldots \ldots . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State. $\qquad$ -0.5 V to +7.0 V
DC Input Voltage...................... -3.0 V to +7.0 V
DC Program Voltage (Pins 7, 18, 20) ............... 13.0V
UV Erasure. . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm ${ }^{2}$
Electrical Characteristics Over Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C277-30 } \\ & \text { 7C279-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C277-40, } 50 \\ & \text { 7C279-45, } 55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level ${ }^{[4]}$ |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level ${ }^{[4]}$ | . |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | + 10 | $\mu \mathrm{A}$ |
| $\mathrm{v}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | Note 5 |  |  |  |  |
| IOZ | Output Leakage Current | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}$, Output Disabled $[6]$ |  | -40 | + 40 | -40 | $+40$ | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}[7]$ |  | -20 | -90 | -20 | $-90$ | mA |
| $\mathrm{I}_{\text {CC }}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 120 |  | 120 | mA |
|  |  |  | Military |  |  |  | 130 |  |
| $\mathrm{I}_{\text {SB }}{ }^{[11]}$ | Standby Supply Current | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\text { Max. }, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathbf{I}_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 30 |  | 30 | mA |
|  |  |  | Military |  |  |  | 40 |  |

## Capacitance ${ }^{[8]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |
|  |  |  | 8 |  |

## Notes:

1. The 7 C 279 only has a standby mode.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
5. The CMOS process does not provide a clamp diode. However, the CY7C277 and CY7C279 are insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
6. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
8. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over Operating Range ${ }^{[8]}$

| Parameters | Description | 7C277-30 |  | 7C277-40 |  | 7C277-50 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AL}}$ | Address Setup to ALE Active | 5 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{LA}}$ | Address Hold from ALE Inactive | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{LL}}$ | ALE Pulse Width | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Setup to Clock HIGH | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | ns |
| tses | $\bar{E}_{S}$ Setup to Clock HIGH | 12 |  | 15 |  | 15 |  | ns |
| thes | $\bar{E}_{\text {S }}$ Hold from Clock HIGH | 5 |  | 10 |  | 10 |  | ns |
| $\mathrm{tco}^{[14]}$ | Clock HIGH to Output Valid |  | 15 |  | 20 |  | 25 | ns |
| tpWC | Clock Pulse Width | 15 |  | 20 |  | 20 |  | ns |
| ${ }_{\text {t }}$ | Output Low Z from Clock HIGH |  | 20 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HZC}}{ }^{[14,9]}$ | Output High Z from Clock HIGH |  | 20 |  | 20 |  | 30 | ns |
| tLZE | Output Low Z from $\overline{\mathrm{E}}$ LOW |  | 20 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HZE}}{ }^{[15,9]}$ | Output High Z from E HIGH |  | 20 |  | 20 |  | 30 | ns |

Switching Characteristics Over Operating Rangee ${ }^{[8]}$ (Continued)

| Parameters | Description | 7C279-35 |  | 7C279-45 |  | 7C279-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CO}}{ }^{[12]}$ | Clock to Output Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | Chip Select Inactive to High Z |  | 25 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Active to Output Valid |  | 25 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\text {AR }}$ | Address Register Setup to ALE Active | 3 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {RA }}$ | Address Hold from ALE Active | 6 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Data Hold from ALE Active | 5 |  | 5 |  | 5 |  | ns |
| tpu | Chip Enable Active to Power Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Enable Inactive to Power Down |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{tOH}^{[12]}$ | Output Hold from Address Change | 0 |  | 0 |  | 0 |  | ns |
| tPWA | Address Register Pulse Width |  | 10 |  | 20 |  | 30 | ns |

## Notes:

9. $\mathrm{t}_{\text {HZCS }}$ and tHZE are tested wtih the load shown in Figure 1b. Transition is measured at steady state high level -500 mV or steady state low level +500 mV on the output from the 1.5 V level on the input.
10. These parameters apply to the 7 C 277 only.
11. These parameters apply to the 7C279 only.
12. $t_{\mathrm{AA}}$ and $\mathrm{t}_{\mathrm{OH}}$ apply only when the latched mode is selected.
13. Tests are performed with rise and fall times of 5 ns or less.
14. Applies only when the synchronous $\left(\bar{E}_{S}\right)$ function is used.
15. Applies only when the asynchronous ( $\overline{\mathrm{E}}$ ) function is used.
16. See Figure $1 a$ for all switching characteristics except $\mathrm{t}_{\mathrm{HZCS}}$ and thZE.
17. See the last page of this specification for Group A subgroup testing information.
18. All device test loads should be located within $2^{\prime \prime}$ of device outputs.

## AC Test Loads and Waveforms $[9,16,18]$



Figure 1a
Figure 1b

Equivalent to:
THÉVENIN EQUIVALENT


## Typical DC and AC Characteristics





3



TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING



0136-15

Timing Diagram (7C277)


0136-9

## Timing Diagram (7C279)

## Registered



## Note:

ALE is shown with positive polarity.

## Positive ALE



## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C277 and 7C279. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity $\times$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 45 minutes. The 7C277 and 7C279 need to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Device Programming

There are several independent programmable functions contained in the 7C277 and 7C279 CMOS $32 \mathrm{~K} \times 8$ registered PROM. Both devices have the $32 \mathrm{~K} \times 8$ array and a programmable ALE function. The 7 C 277 also contains a programmable synchronous function ( $\overline{\mathrm{E}} / \overline{\mathrm{E}}_{\mathrm{s}}$ ).

All of the programming elements are EPROM cells and are in an erased state when they are shipped. This erased state manifests itself differently in each case. The erased state for the synchronous function is ASYNCHRONOUS mode. The erased state for the ALE function is: Registered inputs on the 7C279 and no ALE function on the 7C277. In the erased state, the memory location contains neither a one nor a zero. The erased state of the device can be verified by using the BLANK CHECK ONES and BLANK CHECK ZEROS function (see mode table).
To choose the ALE function, the ALE bit must be programmed. This is done by raising $\mathrm{A}_{9}$ to $\mathrm{V}_{\mathrm{PP}}$, taking $\mathrm{A}_{14}$ LOW and pulsing PGM LOW. When the ALE function is chosen, it is active with positive polarity. To choose negative polarity, $\mathrm{A}_{9}$ must be at $\mathrm{V}_{\mathrm{PP}}, \mathrm{A}_{14}$ must be raised HIGH and PGM must be pulsed LOW. The 7C277 comes with a synchronous option. To choose this option, the SYN bit must be programmed. This is done by taking $\mathrm{A}_{14}$ to $\mathrm{V}_{\mathrm{PP}}$ and pulsing PGM LOW.
To verify these special bits, $A_{14}$ must be at $\mathrm{V}_{\mathrm{PP}}$ and the $V_{\text {PP }}$ must be held LOW with PGM held HIGH and $\overline{\text { CE }}$ LOW. The ALE bit is read on I/O $\mathrm{O}_{1}$, the polarity bit is read on $\mathrm{I} / \mathrm{O}_{2}$ and the synchronous bit is read on $\mathrm{I} / \mathrm{O}_{0}$.

## DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Table 1

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}[1]$ | Programming Voltage | 12.0 | 13.0 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input High Voltage | 3.0 | $\mathrm{~V}_{\mathrm{CCP}}$ | V |
| $\mathrm{V}_{\mathrm{ILP}}$ | Input Low Voltage |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}{ }^{[2]}$ | Output High Voltage |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}{ }^{[2]}$ | Output Low Voltage | 2.4 | 0.4 | V |
| IPP | Programming Supply Current |  | 50 | mA |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PP }}$ | Programming Pulse Width | 0.1 | 10 | ms |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time to $\overline{\text { PGM }} / \overline{\text { VFY }}$ | 1.0 |  | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data Setup Time to $\overline{\text { PGM }}$ | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time from $\overline{\text { PGM }} / \overline{\text { VFY }}$ | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time from $\overline{\text { PGM }}$ | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}{ }^{[3]}$ | $\mathrm{V}_{\text {PP }}$ Rise and Fall Time | 1.0 |  | $\mu \mathrm{s}$ |
| tVD | Verify to Data Out |  | 5.0 | $\mu \mathrm{s}$ |
| tvp | Verify Pulse Width | 12.0 |  | $\mu \mathrm{s}$ |
| tov | Delay to Verify | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{D}} \mathrm{L}$ | Verify HIGH to High Z |  | 1.0 | $\mu \mathrm{s}$ |
| tp | Power Up/Down | 20.0 |  | ms |
| tPS |  |  | 1.0 | $\mu \mathrm{s}$ |

Notes:

1. $\mathrm{V}_{\mathrm{CCP}}$ must be applied prior to $\mathrm{V}_{\mathbf{P P}}$.
2. During verify operation.
3. Measured $10 \%$ and $90 \%$ points.

## Mode Selection

| Mode | Read | A9 | $\mathrm{A}_{14}$ | ALE | $\begin{aligned} & \text { CP-7C277 } \\ & \text { CS-7C279 } \end{aligned}$ | $\begin{gathered} \overline{\mathrm{E}} / \overline{\mathrm{E}}_{\mathrm{S}}-7 \mathrm{C} 277 \\ \mathrm{CE}-7 \mathrm{C} 279 \end{gathered}$ | $\begin{gathered} \mathbf{A}_{\mathbf{0}}-\mathbf{A}_{\mathbf{8}} \\ \mathbf{A}_{\mathbf{1 0}}-\mathbf{A}_{\mathbf{1 3}} \\ \hline \end{gathered}$ | Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Program | A9 | $\mathrm{A}_{14}$ | $\mathbf{V P P}_{\text {Pr }}$ | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\begin{gathered} \mathbf{A}_{\mathbf{0}}-\mathbf{A}_{\mathbf{8}} \\ \mathbf{A}_{10}-\mathbf{A}_{\mathbf{1 3}} \\ \hline \end{gathered}$ | Data |
| Read |  | A | A | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | A | Out |
| Program |  | A | A | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | A | In |
| Program SYN Bit |  | X | $\mathrm{V}_{\text {PP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathbf{I H}}$ | X | X |
| Program ALE Bit |  | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathbf{P P}}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | X |
| Program ALE Low Polarity |  | $\mathrm{V}_{\mathbf{P P}}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | X |
| Program Verify ${ }^{[1]}$ |  | A | A | $\mathrm{V}_{\mathbf{P P}}$ | $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | A | Out |
| Program Inhibit |  | A | A | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IH }}$ | A | X |
| Blank Check 0, 1 [2] |  | A | A | $\mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IL }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ | A | Out |
| Verify Special Bits |  | X | $V_{P P}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | X | Out |

## Notes:

1. During program verify $\overline{\mathbf{P G M}}$ must first be held HIGH to verify ones and then LOW to verify zeros.
2. To blank check zeros, $\mathrm{V}_{\mathrm{PP}}$ is held to $\mathrm{V}_{1 \mathrm{H}}$ and all ones should be read on the outputs. To blank check ones, $V_{P P}$ is held to $V_{I L}$ and all zeros should be read on the outputs.

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C277-30PC | P21 | Commercial |
|  | CY7C277-30WC | W22 |  |
|  | CY7C279-35PC | P21 |  |
|  | CY7C279-35WC | W22 |  |
| 45 | CY7C277-40PC | P21 | Commercial |
|  | CY7C277-40WC | W22 |  |
|  | CY7C279-45PC | P21 |  |
|  | CY7C279-45WC | W22 |  |
|  | CY7C277-40DMB | D22 | Military |
|  | CY7C277-40WMB | W22 |  |
|  | CY7C277-40LMB | L55 |  |
|  | CY7C277-40QMB | Q55 |  |
|  | CY7C279-45DMB | D22 |  |
|  | CY7C279-45WMB | W22 |  |
|  | CY7C279-45LMB | L55 |  |
|  | CY7C279-45QMB | Q55 |  |
| 55 | CY7C277-50 PC | P21 | Commercial |
|  | CY7C277-50WC | W22 |  |
|  | CY7C279-55PC | P21 |  |
|  | CY7C279-55 WC | W22 |  |
|  | CY7C277-50DMB | D22 | Military |
|  | CY7C277-50WMB | W22 |  |
|  | CY7C277-50LMB | L55 |  |
|  | CY7C277-50QMB | Q55 |  |
|  | CY7C279-55DMB | D22 |  |
|  | CY7C279-55WMB | W22 |  |
|  | CY7C279-55LMB | L55 |  |
|  | CY7C279-55QMB | Q55 |  |

MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[11]}$ | $1,2,3$ |

## Switching Characteristics

| Device | Parameters | Subgroups |
| :---: | :--- | :--- |
| 7 C 277 | $\mathrm{t}_{\text {SA }}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| 7 C 279 | $\mathrm{t}_{\mathrm{AR}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\text {RA }}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\text {DHA }}$ | $7,8,9,10,11$ |

Note:
11. These parameters apply to the 7C279 only.

Document \#: 38-00085-A

## Features

- CMOS for optimum speed/ power
- High speed
- 30 ns (commercial)
- 45 ns (military)
- Low power
- 495 mW (commercial)
- 660 mW (military)
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim 300 or standard 600 mil DIP or 28 pin LCC
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding
$>1500 \mathrm{~V}$ static discharge


## Product Characteristics

The CY7C281 and CY7C282 are high performance 1024 word by 8 bit CMOS PROMs. They are functionally identical, but are packaged in 300 mil and 600 mil wide packages respectively. The CY7C281 is also available in a 28 pin leadless chip carrier. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.
The CY7C281 and CY7C282 are plugin replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 13.5 V for the supervoltage and
low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on $\overline{\mathrm{CS}}_{1}$ and $\overline{\mathrm{CS}}_{2}$, and active HIGH signals on $\mathrm{CS}_{3}$ and $\mathrm{CS}_{4}$. The contents of the memory location addressed by the address lines ( $\mathrm{A}_{0}-\mathrm{A}_{9}$ ) will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Pin Configurations




## Selection Guide

|  |  | 7C281-30 <br> 7C282-30 | 7C281-45 <br> 7C282-45 |
| :--- | :--- | :---: | :---: |
| Maximum Access Time (ns) |  | 30 | 45 |
| Maximum Operating <br> Current (mA) | Commercial | 100 | 90 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots . . . . . . .{ }^{\text {a }} 65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . $>1500 \mathrm{~V}$ (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Ambient Temperature with <br> Power Applied . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-up Curr |  | $\ldots>200 \mathrm{~mA}$ |
| Supply Voltage to Ground Potential <br> (Pin 24 to Pin 12) . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs <br> in High Z State. . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V C C}_{\text {c }}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC Program Voltage (Pins 18, 20) . . . . . . . . . . . . . .14.0V | Military ${ }^{\text {[1] }}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 281-30 \\ & \text { 7C282-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C281-45 } \\ & \text { 7C282-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level ${ }^{[3]}$ |  |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level ${ }^{[3]}$ |  |  |  | 0.8 |  | 0.8 | V |
| IIX | Input Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | + 10 | -10 | +10 | $\mu \mathrm{A}$ |
| $V_{C D}$ | Input Diode Clamp Voltage |  |  | Note 4 |  | Note 4 |  |  |
| IOZ | Output Leakage Current | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}$, Output Disabled |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[5]}$ | $\mathbf{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathbf{G N D}$ |  | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 100 |  | 90 | mA |
|  | Current |  | Military |  |  |  | 120 | mA |

## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  |  |  | 8 |  |

## Notes:

1. $T_{A}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. The CMOS process does not provide a clamp diode.

However, the CY7C281 \& CY7C282 are insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
6. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over the Operating Range ${ }^{[2,7]}$

| Parameters | Description | $\begin{aligned} & \hline \text { CY7C281-30 } \\ & \text { CY7C282-30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { CY7C281-45 } \\ & \text { CY7C282-45 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | Chip Select Inactive to High Z ${ }^{\text {[8] }}$ |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Active to Output Valid |  | 20 |  | 25 | ns |

## AC Test Loads and Waveforms



Figure 1a


0009 - 4

Figure 1b

Equivalent to: THÉVENIN EQUIVALENT


0009-5


0009-7

## Notes:

7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and loads shown in Figure Ia, $1 \bar{b}$.
8. $\mathrm{t}_{\mathrm{HZCS}}$ is tested with load shown in Figure $1 b$. Transition is measured at steady state High level +500 mV or steady state Low level +500 mV on the output from the 1.5 V level on the input.

Typical DC and AC Characteristics



NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE



AMBIENT TEMPERATURE ('C)

OUTPUT SOURCE CURRENT vs. VOLTAGE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING




0009-9

Figure 3. Programming Pinout

## Programming Algorithm



The CY7C281 and CY7C282 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec . Typical programming time for a byte is less than 2.5 msec . The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.
The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse ( tpp ) is 0.1 msec which will then be followed by a longer overprogram pulse of $24(0.1)(X)$ msec. $X$ is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.
The entire sequence of program pulses and byte verification is performed at $\mathrm{V}_{\mathrm{CC}}=5.0$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.

Figure 4. Programming Flowchart

## Programming Information

The 7C281 and 7C282 1K x 8 CMOS PROMs are implemented with a differential EPROM memory cell. The PROMS are delivered in an erased state, containing neither " 1 s " nor " 0 s ". This erased condition of the array may be assessed using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see below.

DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## Blank Check

A virgin device contains neither ones nor zeros because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 1023. A device is considered virgin if all locations are respectively " 1 s " and " 0 s " when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is neccessary to program both ones and zeros. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

Table 1

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathbf{V}_{\text {PP }}$ | Programming Voltage ${ }^{[1]}$ | 13.0 | 14.0 | V |
| $\mathbf{V}_{\mathrm{CCP}}$ | Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\text {IHP }}$ | Input HIGH Voltage | 3.0 |  | V |
| $\mathrm{~V}_{\text {ILP }}$ | Input LOW Voltage |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{[2]}$ | 2.4 |  | V |
| $\mathbf{V}_{\text {OL }}$ | Output LOW Voltage ${ }^{[2]}$ |  | 0.4 | V |
| $\mathbf{I}_{\mathbf{P P}}$ | Programming Supply Current |  | 50 | mA |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathbf{P P}}$ | Programming Pulse Width ${ }^{[3]}$ | 100 | 10,000 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathbf{R}}, \mathrm{t}_{\mathbf{F}}$ | V $_{\text {PP Rise and Fall Time }}{ }^{[3]}$ | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VD}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VP}}$ | Verify Pulse Width | 2.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DV}}$ | Verify Data Valid |  | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DZ}}$ | Verify to High Z |  | 1.0 | $\mu \mathrm{~s}$ |

Notes:

1. $\mathrm{V}_{\mathrm{CCP}}$ must be applied prior to $\mathrm{V}_{\mathrm{PP}}$.
2. Measured $10 \%$ and $90 \%$ points.
3. During verify operation.

Mode Selection
Table 3

| Mode |  | Pin Function |  |  |  | $\begin{gathered} \text { Outputs } \\ (9-11,13-17) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{CS}_{4}$ | $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\mathrm{CS}_{1}$ |  |
|  | Other | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\mathbf{V P P}$ | $\overline{\mathbf{C S}}_{1}$ |  |
|  | Pin Number | (18) | (19) | (20) | (21) |  |
| Read |  | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Data Out |
| Output Disable ${ }^{\text {[4] }}$ |  | X | X | $\mathrm{V}_{\text {IH }}$ | X | High Z |
| Output Disable ${ }^{[4]}$ |  | X | $\mathrm{V}_{\text {IL }}$ | X | X | High Z |
| Output Disable ${ }^{[4]}$ |  | $V_{\text {IL }}$ | X | X | X | High Z |
| Output Disable ${ }^{\text {[4] }}$ |  | X | X | X | $\mathrm{V}_{\text {IH }}$ | High Z |
| Program |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $V_{\text {ILP }}$ | Data In |
| Program Verify |  | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $V_{\text {ILP }}$ | Data Out |
| Program Inhibit |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $V_{\text {ILP }}$ | High Z |
| Intelligent Program |  | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $V_{\text {ILP }}$ | Data In |
| Blank Check Ones |  | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | Ones |
| Blank Check Zeros |  | $V_{P P}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | Zeros |

## Notes:

4. $X=$ Don't care but not to exceed $V_{C C}+5 \%$.

## Programming Sequence 1K x 8

Power the device for normal read mode operation with pin 18, 19, 20, and 21 at $\mathrm{V}_{\mathrm{IH}}$. Per Figure 5 take pin 20 to $\mathrm{V}_{\mathrm{PP}}$. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Tables 3 and 4. Again per Figure 5 address program and verify one byte of data. Repeat this for each location to be programmed.
If the brute force programming method is used, the pulse width of the program pulse should be 10 ms , and each
5. During programming and verification, all unspecified pins to be at $\mathrm{V}_{\text {ILP }}$.
location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100 \mu \mathrm{~s}$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration $24 \times$ the sum of the previous programming pulses before advancing to the next address to repeat the process.


0009-11
Figure 5. Programming Waveforms

Ordering Information

| Speed <br> (ns) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 ns | CY7C281-30PC | P13 | Commercial |
|  | CY7C282-30PC | P11 |  |
|  | CY7C281-30DC | D14 |  |
|  | CY7C281-30LC | L64 |  |
| 45 ns | CY7C282-30DC | D12 |  |
|  | CY7C281-45PC | P13 | Commercial |
|  | CY7C282-45PC | P11 |  |
|  | CY7C281-45DC | D14 |  |
|  | CY7C281-45LC | L64 |  |
|  | CY7C282-45DC | D12 |  |
|  | CY7C281-45DMB | D14 | Military |
|  | CY7C281-45LMB | L64 |  |
|  | CY7C282-45DMB | D12 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $t_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |

Document \#: 38-00006-B

## 65,536 x 8 PROM Reprogrammable Fast Column Access

## Features

- CMOS for optimum speed/ power
- Windowed for reprogrammability
- Unique fast column access
- $20 \mathrm{~ns} \mathrm{t}_{\mathrm{AA}}$ (commercial)
- $30 \mathrm{~ns} \mathrm{t}_{\mathrm{AA}}$ (military)
- WAIT signal
- Chip select decoding
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL-compatible I/O
- Slim 300-mil package
- Capable of withstanding
$>2001 \mathrm{~V}$ static discharge


## Product Characteristics

The CY7C285 and the CY7C289 are high-performance 65,536 x 8 bit CMOS PROMs. The CY7C285 is available in a 28 -pin $300-\mathrm{mil}$ package. It features a unique fast column access feature which will allow access times as fast as 25 ns for each byte in a 64-byte page. There are 1024 pages in the device. The access time when changing pages will be 75 ns . In order to easily facilitate the use of the fast column access feature, a WAIT signal will be generated to advise the processor of a page change. The CY7C289 also incorporates the fast column access feature and adds through the use of the ALE option either synchronous address registers or asynchronous address latches. The CY7C289 is particularly well-suited to support applications using the CY7C601 as well as other RISC or CISC microprocessors. It is available in a 32-pin 300-mil package.
The CY7C285 and CY7C289 offer the advantage of low power, superior
performance and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be $100 \%$ tested, with each location being written into, erased and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading the CY7C285 is accomplished by placing an active LOW signal on the CS pin. Reading the CY7C289 is accomplished by placing an active LOW signal on the CE pin and by placing active HIGH signals on the $\mathrm{CS}_{1}$ or $\mathrm{CS}_{2}$ pins as appropriate. The contents of the memory location addressed by the address lines $\left(\mathrm{A}_{0}-\mathrm{A}_{15}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Logic Block Diagram



Pin Configurations


LCC Pinout


0146-3

## CY7C289



## LCC Pinout



0146-7

## Selection Guide

|  | Description | 7C289-65 | 7C285-75 | 7C289-75 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | Page Access Time | 65 | 75 | 75 |
|  | Column Access Time | 20 | 25 | 25 |
| Maximum Operating <br> Current (mA) |  | Commercial | 180 | 180 |
|  | Military |  | 200 | 200 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
UV Exposure $.7258 \mathrm{Wsec} / \mathrm{cm}^{2}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015.2)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Supply Voltage to Ground Potential $\ldots .-0.5 \mathrm{~V}$ to +7.0 V
(7C285: Pin 28 to Pin 14)
(7C289: Pin 32 to Pin 16)
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
DC Program Voltage
(7C285: Pins 21, 22)
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

(7C289: Pins 24, 26)

## Electrical Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & 7 \mathrm{C} 285-65,75 \\ & 7 \mathrm{C} 289-65,75 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., I | 2.0 mA | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., I | . mA |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}{ }^{[1]}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}{ }^{\text {[1] }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\text {IN }} \leq$ |  | -10 | + 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\text { GND } \leq \text { VOUT }$ <br> Output Disabled |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[1]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 180 | mA |
|  |  |  | Military |  | 200 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |

## Notes:

1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. The CMOS process does not provide a clamp diode. However, the CY7C285 and CY7C289 are insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
3. Tested initially and after any design or process changes that may affect these parameters.
4. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms ${ }^{[5,6]}$



Figure 1a


0146-8

Figure 1b
Equivalent to: THÉVENIN EQUIVALENT


Notes:
5. R 1 is a resistor connected from the output to $\mathrm{V}_{\mathrm{CC}}$ and R 2 is connected between the output and ground for testing purposes.
6. Note that R1 and R2 for 7 C 289 will be $961 \Omega$ and $510 \Omega$ for commercial and $1250 \Omega$ and $588 \Omega$ for military.

Switching Characteristics Over the Operating Range (7C285)

| Parameters | Description | 7C285-75 |  | 7C285-85 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| trac | Slow Address Access Time ( $\mathrm{A}_{6}-\mathrm{A}_{15}$ ) |  | 75 |  | 85 | ns |
| $\mathrm{t}_{\text {CAA }}$ | Fast Address Access Time ( $\mathrm{A}_{0}-\mathrm{A}_{5}$ ) |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | Output Tristate from $\overline{\mathrm{CS}}$ |  | 20 |  | 25 | ns |
| taCS | Output Valid from CS |  | 20 |  | 25 | ns |
| ${ }^{\text {twD }}$ | Wait Delay from First Slow Address Change |  | 30 |  | 35 | ns |
| tDW | Wait Hold from Data Valid | 0 |  | 0 |  | ns |
| tww | Wait Recovery from Last Address Change |  | 110 |  | 120 | ns |
| tPWD | Wait Pulse Width | 12 |  | 15 |  | ns |

Jwitching Characteristics Over the Operating Range (7C289)

| Parameters | Description |  | 7C289-65 |  | 7C289-75 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RAC}}$ | Slow Address Access Time ( $\mathrm{A}_{6}-\mathrm{A}_{15}$ ) |  |  | 65 |  | 75 | ns |
| $\mathrm{t}_{\text {CAA1 }}$ | Fast Address Access Time ( $\mathrm{A}_{0}-\mathrm{A}_{5}$ ) |  |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {AR1 }}$ | Reg. Address Set-Up Time |  | 2 |  | 4 |  | ns |
| $t_{\text {RA1 }}$ | Reg. Address Hold Time |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {AR2 }}$ | Reg. Address Set-Up Time |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{RA} 2}$ | Reg. Address Hold Time |  | 2 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | Output Tristate from Clock HIGH |  |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Output Valid from Clock HIGH |  |  | 20 |  | 20 | ns |
| tPWA | Address Reg. Pulse Width |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Data Hold Time | Commercial | 5 |  | 5 |  | ns |
|  |  | Military |  |  | 7 |  |  |
| tsCE | Chip Enable Set-Up |  | 2 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HCE}}$ | Chip Enable Hold |  | 6 |  | 6 |  | ns |
| tWD1 | Wait Delay from Clock LOW |  | 0 | 19 | 0 | 25 | ns |
| twD3 | Wait Delay from Clock HIGH |  | 0 | 16 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{RAC} 2}{ }^{[7]}$ | Slow Address Access Time ( $\mathrm{A}_{6}-\mathrm{A}_{15}$ ) |  |  | 65 |  | 75 | ns |
| $\mathrm{t}_{\mathrm{CAA} 2}{ }^{[7]}$ | Fast Address Access Time ( $\mathrm{A}_{0}-\mathrm{A}_{5}$ ) |  |  | 25 |  | 30 | ns |
| $\mathrm{taCE}^{[7]}$ | Output Valid from $\overline{\mathrm{CE}}$ |  |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[7]}$ | Output Tristate from $\overline{\mathrm{CE}}$ |  |  | 20 |  | 25 | ns |
| $\mathrm{taL}^{[7]}$ | Address Set-Up Time |  | 5 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{LA}}{ }^{[7]}$ | Address Hold Time |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{LL}}{ }^{[7]}$ | ALE Pulse Width |  | 10 |  | 12 |  | ns |
| tPWD $^{\text {[7] }}$ | Wait Pulse Width |  | 10 |  | 12 |  | ns |
| $t_{\text {WD2 }}{ }^{[7]}$ | Wait Delay from First Slow Address Change |  |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {DW2 }}{ }^{[7]}$ | Wait Hold from Data Valid |  | 0 |  | 0 |  | ns |
| $t_{W W}{ }^{[7]}$ | Wait Recovery from Last Address Change |  |  | 100 |  | 110 | ns |

## Note:

1. Parameters for 7C289 with ALE option enabled.

Switching Waveform (7C285)


## Switching Waveform (7C289)



## ALE Option Waveform



## Ordering Information

| Speed <br> (ns) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 65 | CY7C285-65PC | P21 | Commercial |
|  | CY7C285-65WC | W22 |  |
|  | CY7C285-75PC | P21 | Commercial |
|  | CY7C285-75WC | W22 |  |
|  | CY7C285-75DMB | D22 | Military |
|  | CY7C285-75WMB | W22 |  |
|  | CY7C285-75LMB | L55 |  |
|  | CY7C285-75QMB | Q55 |  |


| Speed <br> (ns) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 65 | CY7C289-65WC | W16 | Commercial |
| 75 | CY7C289-75WC | W16 | Commercial |
|  | CY7C289-75DMB | D32 | Military |
|  | CY7C289-75WMB | W32 |  |
|  | CY7C289-75LMB | L55 |  |
|  | CY7C289-75QMB | Q55 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathbf{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathbf{I H}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathbf{I L}}$ | $1,2,3$ |
| $\mathbf{I}_{\mathbf{I X}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathbf{O Z}}$ | $1,2,3$ |
| $\mathbf{I}_{\mathbf{C C}}$ | $1,2,3$ |
| $\mathbf{I}_{\mathbf{S B}}{ }^{[8]}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $t_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}{ }^{[8]}$ | $7,8,9,10,11$ |

Note:
8. CY7C289 only.

Document \#: 38-00097-B

## Features

- CMOS for optimum speed/ power
- Windowed for reprogrammability
- High speed
- $\mathbf{t S U}^{\mathbf{~}} 5 \mathbf{5 5} \mathrm{~ns}$ (7C287)
- tco $=20 \mathrm{~ns}$ (7C287)
$-\mathbf{t}_{\mathrm{AA}}=60 \mathrm{~ns}$ (7C286)
- Low power
- $\mathbf{1 2 0} \mathrm{mA}$ active (7C286)
- 40 mA standby
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- $5 \mathrm{~V} \pm 10 \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Slim 300 mil package (7C287)
- Capable of withstanding $>2001 \mathrm{~V}$ static discharge


## Product Characteristics

The CY7C286 and the CY7C287 are high performance 65,536 by 8 bit CMOS PROMs. The CY7C286 is configured in the JEDEC standard 512 K EPROM pinout. It is available in a 28 pin, 600 mil package. Power consumption on the CY7C286 will be 120 mA in the active mode and 40 mA in the standby mode. Access time is 60 ns . The CY7C287 has registered outputs and operates in the synchronous mode. It is available in a $28-\mathrm{pin}, 300 \mathrm{mil}$ package. The address setup time is 55 ns and the time from clock high to output valid is 20 ns . Both the CY7C286 and CY7C287 are available in a CERDIP package equipped with an erasure window to provide reprogrammability. When exposed to UV light, the PROM is erased and can be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C286 and CY7C287 offer the advantage of low power, superior performance and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be $100 \%$ tested, with each location being written into, erased and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.
Reading the CY7C286 is accomplished by placing active LOW signals on the $\overline{O E}$ and $\overline{C E}$ pins. Reading the CY7C287 is accomplished by placing an active low signal on $\overline{\mathrm{E}} / \overline{\mathrm{E}}_{\mathbf{S}}$. The contents of the memory location addressed by the address line $\left(\mathrm{A}_{0}-\mathrm{A}_{15}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Logic Block Diagram



## Pin Configurations



## Selection Guides

|  |  | 7C286-60 | 7C286-70 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 60 | 70 |
| Maximum Operating Current (mA) | Commercial |  | 90 |
|  | Military |  | 120 |
|  |  | 7C287-55 | 7C287-65 |
| Maximum Set-up Time (ns) |  | 55 | 65 |
| Maximum Clock to Output (ns) |  | 20 | 25 |
| Maximum Operating Current (mA) | Commercial | 160 | 150 |
|  | Military |  | 200 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\ldots \ldots \ldots \ldots \ldots . .55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots .-0.5 \mathrm{~V}$ to +7.0 V
(Pin 28 to Pin 14)
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage..................-3.0 V to +7.0 V
DC Program Voltage (Pins 21, 22) ................. 13.0V
UV Exposure . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm ${ }^{2}$
Electrical Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline \text { 7C286-60, } 70 \\ & \text { 7C287-55, } 65 \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}{ }^{[1]}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}{ }^{\text {[1] }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | + 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 2 |  |  |
| $\mathrm{I}_{\mathrm{O}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled |  | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{~V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 120 | mA |
|  | Supply Current |  | Military |  | 150 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |

## Notes:

[^16]3. Tested initially and after any design or process changes that may affect these parameters.
4. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms ${ }^{[5,6]}$



Figure 1a


0151-9
Figure 2. Input Pulses

ミquivalent to: THÉVENIN EQUIVALENT

| $200 \Omega$ |  |
| :---: | :---: |
| OUTPUT O-W | 2.00V COMMERCIAL |
| $250 \Omega$ |  |
| W | 1.90V MILITARY |

Votes:
i. R 1 is a resistor connected from the output to $\mathbf{V}_{\mathrm{CC}}$ and $\mathbf{R} 2$ is connected between the output and ground for testing purposes.
6. Note that R1 and R2 for 7C289 will be $961 \Omega$ and $510 \Omega$ for commercial and $1250 \Omega$ and $588 \Omega$ for military.

Switching Characteristics Over the Operating Range (7C286)

| Parameters | Description |  | 7C286-60 |  | 7C286-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address Access Time |  |  | 60 |  | 70 | ns |
| $\mathrm{t}_{\text {CE }}$ | Output Valid from $\overline{\mathrm{CE}}$ | Commercial |  | 60 |  | 70 | ns |
|  |  | Military |  |  |  | 80 |  |
| $\mathrm{t}_{\text {OE }}$ | Output Valid from $\overline{\mathrm{OE}}$ |  |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | Output Tristate from $\overline{\mathrm{CE}} / \overline{\mathrm{OE}}$ |  |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Enable to Power Up |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down |  |  | 50 |  | 60 | ns |

Switching Characteristics Over the Operating Range (7C287)

| Parameters | Description | 7C287-55 |  | 7C287-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tSA | Address Set-Up to Clock HIGH | 55 |  | 65 |  | ns |
| tha | Address Hold from Clock HIGH | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Output Valid |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZE}}$ | Output Tristate from $\overline{\mathrm{E}}$ |  | 20 |  | 25 | ns |
| t ${ }_{\text {DOE }}$ | Output Valid from E |  | 20 |  | 25 | ns |
| tPWC | Clock Pulse Width | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\bar{E}_{\text {S }}$ Set-Up to Clock HIGH | 15 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{HES}}$ | $\overline{\mathrm{E}}_{\text {S }}$ Hold from to Clock HIGH | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HZC}}$ | Output Tristate from CLK/E $\overline{\mathrm{E}}_{\text {S }}$ |  | 25 |  | 30 | ns |
| ${ }^{\text {c }} \mathrm{COS}$ | Output Valid from CLK/E $\overline{\mathrm{E}}_{\text {S }}$ |  | 25 |  | 30 | ns |

Switching Waveform (7C286)


## Switching Waveform (7C287)



0151-12

## Ordering Information

| Speed <br> (ns) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 60 | CY7C286-60PC | P21 | Commercial |
|  | CY7C286-60WC | W22 |  |
| 70 | CY7C286-70PC | P21 | Commercial |
|  | CY7C286-70WC | W22 |  |
|  | CY7C286-70DMB | D22 | Military |
|  | CY7C286-70WMB | W22 |  |
|  | CY7C286-70LMB | L55 |  |
|  | CY7C286-70QMB | Q55 |  |


| Speed <br> (ns) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 55 | CY7C287-55PC | P21 | Commercial |
|  | CY7C287-55WC | W22 |  |
| 65 | CY7C287-65PC | P21 | Commercial |
|  | CY7C287-65WC | W22 |  |
|  | CY7C287-65DMB | D22 | Military |
|  | CY7C287-65WMB | W22 |  |
|  | CY7C287-65LMB | L55 |  |
|  | CY7C287-65QMB | Q55 |  |

MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Device | Parameters | Subgroups |
| :--- | :--- | :--- |
| 7 C 287 | $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| 7 C 286 | $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{CE}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{DHA}}$ | $7,8,9,10,11$ |

Document \#: 38-00103-B

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 35 ns (commercial)
- 35 ns (military)
- Low power
- 330 mW (commercial)
- 413 mW (military)
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim $\mathbf{3 0 0} \mathbf{~ m i l}$ or standard 600 mil packaging available
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding $>\mathbf{2 0 0 0 V}$ static discharge


## Product Characteristics

The CY7C291 and CY7C292 are high performance 2048 word by 8 bit CMOS PROMs. They are functionally identical, but are packaged in 300 mil and 600 mil wide plastic and hermetic DIP packages respectively. The 300 mil ceramic DIP package is equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.
The CY7C291 and CY7C292 are plugin replacements for bipolar devices and offer the advantages of lower power,
reprogrammability, superior performance and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.
Reading is accomplished by placing an active LOW signal on $\overline{\mathrm{CS}}_{1}$, and active HIGH signals on $\mathrm{CS}_{2}$ and $\mathrm{CS}_{3}$. The contents of the memory location addressed by the address lines $\left(\mathrm{A}_{0}-\mathrm{A}_{10}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Logic Block Diagram



## Pin Configurations



0008-2

## Selection Guide

|  |  |  | $\begin{aligned} & 7 \mathrm{C} 291-35 \\ & \text { 7C292-35 } \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{C} 291-50 \\ & \text { 7C292-50 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  |  | 35 | 50 |
| Maximum Operating Current (mA) | STD | Commercial | 90 | 90 |
|  |  | Military | 120 * | 120 |
|  | L | Commercial | 60 | 60 |

[^17]
## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots-0.5 \mathrm{~V}$ to +7.0 V (Pin 24 to Pin 12)
DC Voltage Applied to Outputs
in High Z State. . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
DC Program Voltage (Pins 18, 20) .13.0V

UV Exposure . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm ${ }^{2}$

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883, Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[6]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{5]}$

| Parameters | Description | Test Conditions |  | $\begin{array}{r} \text { 7C291L-35, } 50 \\ \text { 7C292L-35, } 50 \\ \hline \end{array}$ |  | $\begin{array}{r} 7 \mathrm{C} 291-35,50 \\ \text { 7C292-35, } 50 \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min. | $=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., | 16.0 mA |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathbf{I H}}{ }^{[1]}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}{ }^{\text {[1] }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CD }}$ | Input Diode Clamp Voltage |  |  | Note 2 |  | Note 2 |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \text { GND } \leq \text { V OuT }^{\leq} \mathrm{V}_{\mathrm{CC}}, \\ & \text { Output Disabled } \end{aligned}$ |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 60 |  | 90 | mA |
|  |  |  | Military* |  |  |  | 120 | mA |

*-35: 7C291 only

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  |  |  | 8 |  |

## Notes:

1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. The CMOS process does not provide a clamp diode. However, the CY7C291 and CY7C292 are insensitive to - 3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.
5. See the last page of this specification for Group A subgroup testing information.
6. $T_{A}$ is the "instant on" case temperature.

Switching Characteristics Over the Operating Range ${ }^{[5,7]}$

| Parameters | Description | $\begin{array}{r} \text { 7C291-35 } \\ \text { 7C292-35 } \end{array}$ |  | $\begin{array}{r} \text { 7C291-50 } \\ \text { 7C292-50 } \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {A A }}$ | Address to Output Valid |  | 35 |  | 50 | ns |
| $\mathrm{t}^{\text {HzCS }}$ | Chip Select Inactive to High $\mathrm{Z}^{\text {[8] }}$ |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Active to Output Valid |  | 25 |  | 25 | ns |

## AC Test Loads and Waveforms



Figure 1a


Figure 1b

Equivalent to: THÉVENIN EQUIVALENT

0008-5


## Notes:

7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and loads shown in Figures 1a, 1b.


0008-6
Figure 2. Input Pulses


0008-7
8. $\mathrm{t}_{\mathrm{HZCS}}$ is tested with load shown in Figure 1b. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5 V level on the input.


NORMALIZED ACCESS TIME vs. TEMPERATURE

AMBIENT TEMPERATURE $\left({ }^{\circ} \mathrm{C}\right)$

NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. VOLTAGE


NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE



Figure 3. Programming Pinout

## Programming Algorithm



0008-10
The CY7C291 and CY7C292 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec . Typical programming time for a byte is less than 2.5 msec . The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.
The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of $24(0.1)(\mathrm{X}) \mathrm{msec}$. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.
The entire sequence of program pulses and byte verification is performed at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.

Figure 4. Programming Flowchart

The 7C291 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{~W} \times \mathrm{sec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Blank Check

A virgin device contains neither ones nor zeros because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In each of these modes, the locations 0 thru 2047 should be addressed and read. A device is considered virgin if all locations are respectively " 1 s " and " 0 s " when addressed in the "BLANK ONES AND ZEROS" modes.
Because a virgin device contains neither ones nor zeros, it is necessary to program both ones and zeros. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity $\times$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately $30-35$ minutes.

DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 1

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Voltage ${ }^{[1]}$ | 12.0 | 13.0 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input HIGH Voltage | 3.0 |  | V |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input LOW Voltage |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{[2]}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage ${ }^{[2]}$ |  | 0.4 | V |
| $\mathrm{I}_{\text {PP }}$ | Programming Supply Current |  | 50 | mA |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\text {PP }}$ | Programming Pulse Width 3 3] | 100 | 10,000 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | VPP Rise and Fall Time ${ }^{[3]}$ | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VD}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{VP}}$ | Verify Pulse Width | 2.0 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DV}}$ | Verify Data Valid |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DZ}}$ | Verify to High Z |  | 1.0 | $\mu \mathrm{~s}$ |

## Notes:

1. $\mathrm{V}_{\mathrm{CCP}}$ must be applied prior to $\mathrm{V}_{\mathbf{P P}}$.
2. Measured $10 \%$ and $90 \%$ points.
3. During verify operation.

## Mode Selection

Table 3

| Mode | Read or Output Disable | Pin Function |  |  | $\begin{gathered} \text { Outputs } \\ (9-11,13-17) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\overline{C S}_{1}$ |  |
|  | Other | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\mathbf{V}_{\mathbf{P P}}$ |  |
|  | Pin Number | (18) | (19) | (20) |  |
| Read |  | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | Data Out |
| Output Disable ${ }^{[4]}$ |  | X | X | $\mathrm{V}_{\text {IH }}$ | High Z |
| Output Disable ${ }^{[4]}$ |  | X | $\mathrm{V}_{\text {IL }}$ | X | High Z |
| Output Disable ${ }^{[4]}$ |  | $V_{\text {IL }}$ | X | X | High Z |
| Program |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | Data In |
| Program Verify |  | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{P P}$ | Data Out |
| Program Inhibit |  | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{P P}$ | High Z |
| Intelligent Program |  | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {PP }}$ | Data In |
| Blank Check Ones |  | $\mathrm{V}_{\text {PP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | Ones |
| Blank Check Zeros |  | $\mathrm{V}_{\text {PP }}$ | V IHP | $\mathrm{V}_{\text {ILP }}$ | Zeros |

## Notes:

4. $X=$ Don't care but not to exceed $V_{C C}+5 \%$.
5. During programming and verification, all unspecified pins to be at $\mathrm{V}_{\text {ILP }}$.

## Programming Sequence 2K x 8

Power the device for normal read mode operation with pin 18, 19 and 20 at VIH. Per Figure 5 take pin 20 to Vpp. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Table 3. Again per Figure 5 address, program, and verify one byte of data. Repeat this for each location to be programmed.
If the brute force programming method is used, the pulse width of the program pulse should be 10 ms , and each
location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.
If the intelligent programming technique is used, the program pulse width should be $100 \mu \mathrm{~s}$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration $24 \times$ the sum of the previous programming pulses before advancing to the next address to repeat the process.


Figure 5. Programming Waveforms

Ordering Information

| Speed <br> (ns) | $\begin{gathered} \mathrm{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 35 | 60 | CY7C291L-35PC | P13 | Commercial |
|  |  | CY7C291L-35WC | W14 |  |
|  | 90 | CY7C291-35PC | P13 |  |
|  |  | CY7C291-35SC | S13 |  |
|  |  | CY7C291-35WC | W14 |  |
|  |  | CY7C291-35LC | L64 |  |
|  | 120 | CY7C291-35WMB | W14 | Military |
|  |  | CY7C291-35DMB | D14 |  |
| 50 | 60 | CY7C291L-50PC | P13 | Commercial |
|  |  | CY7C291L-50WC | W14 |  |
|  | 90 | CY7C291-50PC | P13 |  |
|  |  | CY7C291-50SC | S13 |  |
|  |  | CY7C291-50WC | W14 |  |
|  |  | CY7C291-50LC | L64 |  |
|  | 120 | CY7C291-50WMB | W14 | Military |
|  |  | CY7C291-50DMB | D14 |  |
|  |  | CY7C291-50LMB | L64 |  |
|  |  | CY7C291-50QMB | Q64 |  |


| Speed <br> (ns) | ICC <br> (mA) | Ordering <br> Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :--- | :---: | :---: |
| 35 | 60 | CY7C292L-35PC | P11 | Commercial |
|  |  | CY7C292L-35DC | D12 |  |
|  | 90 | CY7C292-35PC | P11 |  |
|  |  | CY7C292-35DC | D12 |  |
| 50 | 60 | CY7C292L-50PC | P11 | Commercial |
|  |  | CY7C292L-50DC | D12 |  |
|  | 90 | CY7C292-50PC | P11 |  |
|  |  | CY7C292-50DC | D12 |  |
|  | 120 | CY7C292-50DMB | D12 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |

Document \#: 38-00007-C

# Reprogrammable $2048 \times 8$ PROM 

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 20 ns (commercial)
- 25 ns (military)
- Low power
- 600 mW (commercial)
- 660 mW (military)
- Low standby power
- 165 mW (commercial)
- 220 mW (military)
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim $\mathbf{3 0 0} \mathbf{~ m i l}$ or standard 600 mil packaging available
- $5 \mathrm{~V} \pm 10 \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding $>\mathbf{2 0 0 1 V}$ static discharge


## Product Characteristics

The CY7C291A, CY7C292A, and CY7C293A are high performance 2048 word by 8 bit CMOS PROMs. They are functionally identical, but are packaged in 300 mil (7C291A, 7C293A) and 600 mil wide plastic and hermetic DIP packages (7C292A). The CY7C293A has an automatic power down feature which reduces the power consumption by over $70 \%$ when deselected. The 300 mil ceramic DIP package is equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.
The CY7C291A, CY7C292A, and CY7C293A are plug-in replacements

## Logic Block Diagram



Pin Configurations

0120-2
for bipolar devices and offer the advantages of lower power, reprogrammability, superior performance and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.
Reading is accomplished by placing an active LOW signal on $\overline{\mathrm{CS}}_{1}$, and active HIGH signals on $\mathrm{CS}_{2}$ and $\mathrm{CS}_{3}$. The contents of the memory location addressed by the address lines $\left(\mathrm{A}_{0}-\mathrm{A}_{10}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Selection Guide

|  |  | $\begin{array}{c}\text { 7C291A-20 } \\ \text { 7C292A-20 }\end{array}$ | $\begin{array}{c}\text { 7C291A-25 } \\ \text { 7C292A-25 } \\ \text { 7C293A-20 }\end{array}$ | $\begin{array}{c}\text { 7C291A-30 } \\ \text { 7C293A-25 }\end{array}$ | $\begin{array}{c}\text { 7C291A-35 } \\ \text { 7C292A-30 }\end{array}$ | $\begin{array}{c}\text { 7C291A-50 } \\ \text { 7C292A-35 } \\ \text { 7C292A-50 } \\ \text { 7C293A-35 }\end{array}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |$]$

SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage $\qquad$
$\qquad$ . . . . . . . . . . . . . . . -3.0 V to +7.0 V
DC Program Voltage 13.0 V

UV Exposure re .

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[5]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range[6]

| Parameters | Description | Test Conditions |  | 7C291A-20 <br> 7C292A-20 <br> 7C293A-20 |  | $\begin{array}{\|l\|} \hline \text { 7C291A-25 } \\ \text { 7C292A-25 } \\ \text { 7C293A-25 } \\ \hline \end{array}$ |  | 7C291A-30 <br> 7C292A-30 <br> 7C293A-30 |  | $\begin{array}{\|l} \text { 7C291AL-35, } 50 \\ \text { 7C292AL-35, } 50 \\ \text { 7C293AL-35, } 50 \end{array}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 291 \mathrm{~A}-35,50 \\ 7 \mathrm{C} 292 \mathrm{~A}-35,50 \\ 7 \mathrm{C} 293 \mathrm{~A}-35,50 \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~m} \end{aligned}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{I}_{\mathrm{OL}}=-16.0 \end{aligned}$ |  |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }}$ | $\leq \mathrm{V}_{\mathrm{CC}}$ | -10 | + 10 | -10 | +10 | -10 | +10 | -10 | + 10 | -10 | +10 | $\mu \mathrm{A}$ |
| $V_{\text {CD }}$ | Input Diode Clamp Voltage |  |  | Note 2 |  | Note 2 |  | Note 2 |  | Note 2 |  | Note 2 |  |  |
| Ioz | Output Leakage Current | $\begin{aligned} & \text { GND } \leq V_{\text {OUI }} \\ & \text { Output Disable } \end{aligned}$ | $\mathrm{T} \leq \mathrm{V}_{\mathrm{CC}}$ <br> ed | -10 | + 10 | $-10$ | + 10 | -10 | + 10 | -10 | + 10 | -10 | + 10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  | -20 | -90 | -20 | -90 | -20 | -90 | -20 | -90 | -20 | -90 | mA |
| $I_{\text {CC }}$ | $\mathbf{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 120 |  | 120 |  |  |  | 60 |  | 90 | mA |
|  |  |  | Military |  |  |  | 120 |  | 90 |  |  |  | 90 | mA |
| ISB | Standby Supply <br> Current (7C293A Only) | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathrm{Max}^{\prime} \\ & \mathrm{CS}_{1} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ | Commercial |  | 40 |  | 40 |  |  |  | 30 |  | 30 | mA |
|  |  |  | Military |  |  |  | 40 |  | 40 |  |  |  | 40 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| CouT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |

## Notes:

1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. The CMOS process does not provide a clamp diode. However, the CY7C291A, CY7C292A and CY7C293A are insensitive to -3V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.
5. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
6. See the last page of this specification for Group A subgroup testing information.

## Switching Characteristics Over the Operating Range ${ }^{[6,7]}$

| Parameters | Description | $\begin{array}{r} \text { 7C291A-20 } \\ \text { 7C292A-20 } \\ \text { 7C293A-20 } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { 7C291A-25 } \\ & \text { 7C292A-25 } \\ & \text { 7C293A-25 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 7C291A-30 } \\ & \text { 7C292A-30 } \\ & \text { 7C293A-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C291A-35 } \\ & \text { 7C292A-35 } \\ & \text { 7C293A-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C291A-50 } \\ & \text { 7C292A-50 } \\ & \text { 7C293A-50 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 20 |  | 25 |  | 30 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}^{1}$ | Chip Select Inactive to High $\mathrm{Z}^{[8]}$ |  | 15 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ACS}}{ }_{1}$ | Chip Select Active to Output Valid |  | 15 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}^{2}$ | Chip Select Inactive to High Z[9] (7C293A $\overline{\mathrm{CS}}_{1}$ Only) |  | 22 |  | 27 |  | 32 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{ACS}}{ }_{2}$ | Chip Select Active to Output Valid $\left(7 \mathrm{C} 293 \mathrm{~A} \overline{\mathrm{CS}}_{1} \text { Only }\right)^{[9]}$ |  | 22 |  | 27 |  | 32 |  | 35 |  | 45 | ns |
| tpu | Chip Select Active to Power Up (7C293A $\overline{\mathrm{CS}}_{1}$ Only) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | Chip Select Inactive to Power Down (7C293A $\overline{\mathrm{CS}}_{1}$ Only) |  | 22 |  | 27 |  | 32 |  | 35 |  | 45 | ns |

## AC Test Loads and Waveforms



Figure 1a


0120-5
Figure 2. Input Pulses

Equivalent to: THÉVENIN EQUIVALENT


0120-6


## Notes:

7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and loads shown in Figures 1a, Ib.
8. $\mathrm{t}_{\mathrm{HZCS}}$ is tested with load shown in Figure $1 b$. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5 V level on the input.
9. $\mathrm{t}_{\mathrm{HZCS}_{2}}$ and $\mathrm{t}_{\mathrm{ACS}_{2}}$ refer to $7 \mathrm{C} 293 \mathrm{~A} \overline{\mathrm{CS}}_{1}$ only.
$\qquad$

## Typical DC and AC Characteristics




NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE



OUTPUT SOURCE CURRENT vs. VOLTAGE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING



0120-9


0120-10

Figure 3. Programming Pinout

## Programming Algorithm



The CY7C291A, CY7C292A and CY7C293A programming algorithm allows significantly faster programming than the "worst case" specification of 10 ms.
Typical programming time for a byte is 1.0 ms . The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.
The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse ( $t_{p P}$ ) is 0.2 ms which will then be followed by a longer overprogram pulse of $4(0.2)(X) \mathrm{ms}$. X is an iteration counter and is equal to the NUMBER of the initial 0.2 ms pulses applied before verification occurs. Up to $10(0.2) \mathrm{ms}$ pulses are provided before the overprogram pulse is applied.
The entire sequence of program pulses and byte verification is performed at $\mathrm{V}_{\mathrm{CCP}}=5.0 \mathrm{~V}$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ and 5.5 V .

Figure 4. Programming Flowchart

## Programming Information

The 7C291A, 7C292A and 7C293A 2K x 8 CMOS PROMs are implemented with a single ended EPROM memory cell. The PROMs are delivered in an erased state, containing " 0 s ". To verify that a PROM is unprogrammed, use the verify mode provided in Table 3. The locations 0 thru 2047 should be addressed and read.

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase these PROMs. For this reason, an opaque label should be placed over the window if the PROM is exposed
to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity $\times$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately $30-35$ minutes.
These PROMs need to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{~W} \times \mathrm{sec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Table 1

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Voltage ${ }^{[1]}$ | 12.0 | 13.0 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Supply Voltage | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input HIGH Voltage | 3.0 |  | V |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input LOW Voltage |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{[2]}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage | $[2]$ |  | 0.4 |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  | V |  |

AC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| tPP | Programming Pulse Width ${ }^{\text {[3] }}$ | 100 | 10,000 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DS }}$ | Data Setup Time | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 1.0 |  | $\mu \mathrm{s}$ |
| tDH | Data Hold Time | 1.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | $V_{P P}$ Rise and Fall Time ${ }^{[3]}$ | 1.0 |  | $\mu \mathrm{s}$ |
| tvD | Delay to Verify | 1.0 |  | $\mu \mathrm{s}$ |
| tvp | Verify Pulse Width | 2.0 |  | $\mu \mathrm{s}$ |
| tDV | Verify Data Valid |  | 1.0 | $\mu \mathrm{s}$ |
| tDZ | Verify to High Z |  | 1.0 | $\mu \mathrm{s}$ |

## Notes:

1. $\mathrm{V}_{\mathrm{CCP}}$ must be applied prior to $\mathrm{V}_{\mathrm{PP}}$.
2. Measured $10 \%$ and $90 \%$ points.
3. During verify operation.

Mode Selection
Table 3

| Mode | Read or Output Disable | Pin Function |  |  | $\begin{gathered} \text { Outputs } \\ (9-11,13-17) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\mathrm{CS}_{1}$ |  |
|  | Other | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\mathbf{V}_{\mathbf{P P}}$ |  |
|  | Pin Number | (18) | (19) | (20) |  |
| Read |  | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | Data Out |
| Output Disable ${ }^{[4]}$ |  | X | X | $\mathrm{V}_{\mathrm{IH}}$ | High Z |
| Output Disable ${ }^{[4]}$ |  | X | $\mathrm{V}_{\text {IL }}$ | X | High Z |
| Output Disable ${ }^{[4]}$ |  | $\mathrm{V}_{\text {IL }}$ | X | X | High Z |
| Program |  | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | Data In |
| Program Verify |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | Data Out |
| Program Inhibit |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | High Z |
| Intelligent Program |  | VILP | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | Data In |

4. $\mathrm{X}=$ Don't care but not to exceed $\mathrm{V}_{\mathrm{CC}}+5 \%$.

## Programming Sequence 2K x 8

Power the device for normal read mode operation with pin 18, 19 and 20 at $\mathrm{V}_{\text {IH }}$. Per Figure 5 take pin 20 to $\mathrm{V}_{\text {Pp. }}$. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Table 3. Again per Figure 5 address, program, and verify one byte of data. Repeat this for each location to be programmed.
If the brute force programming method is used, the pulse width of the program pulse should be 10 ms , and each
5. During programming and verification, all unspecified pins to be at $\mathrm{V}_{\mathrm{ILP}}$.
location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.
If the intelligent programming technique is used, the program pulse width should be $200 \mu \mathrm{~s}$. Each location is ultimately programmed and verified until it verifies correctly up to and including 10 times. When the location verifies, one additional programming pulse should be applied of duration $4 x$ the sum of the previous programming pulses before advancing to the next address to repeat the process.


Figure 5. Programming Waveforms

## Ordering Information

| Speed (ns) | $\begin{gathered} \mathbf{I C C}_{(\mathbf{m A})} \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 20 | 120 | CY7C291A-20PC | P13 | Commercial |
|  |  | CY7C291A-20WC | W14 |  |
|  |  | CY7C292A-20PC | P11 |  |
|  |  | CY7C292A-20DC | D12 |  |
|  |  | CY7C293A-20PC | P13 |  |
|  |  | CY7C293A-20WC | W14 |  |
| 25 | 120 | CY7C291A-25PC | P13 | Commercial |
|  |  | CY7C291A-25WC | W14 |  |
|  |  | CY7C292A-25PC | P11 |  |
|  |  | CY7C292A-25DC | D12 |  |
|  |  | CY7C293A-25PC | P13 |  |
|  |  | CY7C293A-25WC | W14 |  |
|  |  | CY7C291A-25DMB | D14 | Military |
|  |  | CY7C291A-25WMB | W14 |  |
|  |  | CY7C291A-25LMB | L64 |  |
|  |  | CY7C291A-25QMB | Q64 |  |
|  |  | CY7C292A-25DMB | D12 |  |
|  |  | CY7C293A-25DMB | D14 |  |
|  |  | CY7C293A-25WMB | W14 |  |
|  |  | CY7C293A-25LMB | L64 |  |
|  |  | CY7C293A-25QMB | Q64 |  |
| 30 | 120 | CY7C291A-30DMB | D14 | Military |
|  |  | CY7C291A-30WMB | W14 |  |
|  |  | CY7C291A-30LMB | L64 |  |
|  |  | CY7C291A-30QMB | Q64 |  |
|  |  | CY7C292A-30DMB | D12 |  |
|  |  | CY7C293A-30DMB | D14 |  |
|  |  | CY7C293A-30WMB | W14 |  |
|  |  | CY7C293A-30LMB | L64 |  |
|  |  | CY7C293A-30QMB | Q64 |  |
| 35 | 60 | CY7C291AL-35PC | P13 | Commercial |
|  |  | CY7C291AL-35WC | W14 |  |
|  |  | CY7C292AL-35PC | P11 |  |
|  |  | CY7C293AL-35PC | P13 |  |
|  |  | CY7C293AL-35WC | W14 |  |
|  | 90 | CY7C291A-35PC | P13 | Commercial |
|  |  | CY7C291A-35DC | D14 |  |
|  |  | CY7C291A-35WC | W14 |  |
|  |  | CY7C291A-35LC | L64 |  |


| Speed <br> (ns) | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 35 | 90 | CY7C292A-35PC | P11 | Commercial |
|  |  | CY7C292A-35DC | D12 |  |
|  |  | CY7C293A-35PC | P13 |  |
|  |  | CY7C293A-35DC | D14 |  |
|  |  | CY7C293A-35WC | W14 |  |
|  |  | CY7C293A-35LC | L64 |  |
|  | 120 | CY7C291A-35DMB | D14 | Military |
|  |  | CY7C291A-35WMB | W14 |  |
|  |  | CY7C291A-35LMB | L64 |  |
|  |  | CY7C291A-35QMB | Q64 |  |
|  |  | CY7C292A-35DMB | D12 |  |
|  |  | CY7C293A-35DMB | D14 |  |
|  |  | CY7C293A-35WMB | W14 |  |
|  |  | CY7C293A-35LMB | L64 |  |
|  |  | CY7C293A-35QMB | Q64 |  |
| 50 | 60 | CY7C291AL-50PC | P13 | Commercial |
|  |  | CY7C291AL-50WC | W14 |  |
|  |  | CY7C292AL-50PC | P11 |  |
|  |  | CY7C293AL-50PC | P13 |  |
|  |  | CY7C293AL-50WC | W14 |  |
|  | 90 | CY7C291A-50PC | P13 | Commercial |
|  |  | CY7C291A-50DC | D14 |  |
|  |  | CY7C291A-50WC | W14 |  |
|  |  | CY7C291A-50LC | L64 |  |
|  |  | CY7C292A-50PC | P11 |  |
|  |  | CY7C292A-50DC | D12 |  |
|  |  | CY7C293A-50PC | P13 |  |
|  |  | CY7C293A-50DC | D14 |  |
|  |  | CY7C293A-50WC | W14 |  |
|  |  | CY7C293A-50LC | L64 |  |
|  | 120 | CY7C291A-50DMB | D14 | Military |
|  |  | CY7C291A-50WMB | W14 |  |
|  |  | CY7C291A-50LMB | L64 |  |
|  |  | CY7C291A-50QMB | Q64 |  |
|  |  | CY7C292A-50DMB | D12 |  |
|  |  | CY7C293A-50DMB | D14 |  |
|  |  | CY7C293A-50WMB | W14 |  |
|  |  | CY7C293A-50LMB | L64 |  |
|  |  | CY7C293A-50QMB | Q64 |  |

CIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathbf{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[2]}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[1]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[2]}$ | $7,8,9,10,11$ |

Notes:

1. 7C291A and 7C292A only.
2. 7C293A only.

Document \#: 38-00075-C
with the control gate. The state of the floating gate, charged or uncharged, is permanent because the gate is isolated in an extremely pure oxide. The charge may be removed if the device is irradiated with ultraviolet energy in the form of light. This ultraviolet light allows the electrons on the gate to recombine and discharge the gate. This process is repeatable and therefore can be used during the processing of the device repeatedly if necessary to assure programming function and performance.

## Two Transistor Cells

In order to provide an EPROM cell that is as fast as the fuse technology employed in bipolar processes, Cypress uses a two transistor EPROM cell. One transistor is optimized for reliable programming, and one transistor is optimized for high speed. The floating gates are connected such that charge injected on the floating gate of the programming transistor is conducted to the read transistor, biasing it off.

## Differential Memory Cells

In the 4 K (CY7C225); 8 K (CY7C235, CY7C281, CY7C282); and 16K (CY7C245, CY7C291, CY7C292) CMOS PROMs, Cypress employs a differential memory cell and sense amplifier technique. Higher density devices such as the 7C261, 7C263, 7C264 or 7C269 64K PROMs employ a single ended Cell and sense amplifier technique similar to the approach used in more conventional EPROMs.

In a conventional high density EPROM a single EPROM transistor is used to switch the input to one side of a differential sense amplifier. The other side of the sense amplifier is biased at an intermediate level with a dummy cell. An unprogrammed EPROM transistor will conduct and drive the sense amplifier to a logic " 0 ". A programmed EPROM transistor will not conduct, and consequently drives the sense amplifier to a logic " 1 ". A conventional EPROM cell therefore is delivered with a specific state " 0 " or " 1 " in it depending on the number of inversions after the sense amplifier and can always be programmed to the opposite state. Access time in this conventional approach is heavily dependent on the time the selected EPROM transistor takes to move the input of the sense amplifier from a quiescent condition to the threshold that the dummy cell is biasing the second input to the sense amplifier. This bias is several volts, and requires a significant delay before the sense amplifier begins to react.
Cypress PROMs employ a true differential cell approach, with EPROM cells attached to both inputs of the sense amplifier. As indicated above, the read transistor which is optimized for speed is actually the transistor attached to the sense amplifier. In the erased state, both EPROM transistors conduct when selected eccentrically biasing the input of the sense amplifier at the same level. If the inputs were at identical levels, the output of the sense amplifier would be in a mestastable condition or, neither a " 1 " nor " 0 ". In actual practice the natural bias and high gain of the sense amplifier combine to cause the output to favor one or the other stable conditions. The difference between the two conditions is however only a few millivolts and the memory cell should be considered to contain neither a " 1 " nor a " 0 ". As a result of this design approach, the memory cell must be programmed to either a " 1 " or a " 0 " depending on the desired condition and the conventional BLANK

CHECK mechanism is invalid. The benefit of the approach however is that only a small differential signal from the cell begins the sense amplifier switching and the access time of the memory is extremely fast.

## Single Ended Memory Cells

Although a more conventional approach, single ended memory cells and sensing techniques offer a superior tradeoff between die size and performance than the differential cell for devices of 64 K densities and above. The Single ended technique employed by Cypress uses a dummy cell for the reference voltage thus providing a reference that tracks the programmed cell in process related parameters, power supply and temperature induced variations. The Memory cell used is a second generation two transistor cell derived from earlier work at the 16 K density level. It has an optimized READ transistor that is matched to the sense amplifier, and a second transistor optimized for programming. The floating gates of the two transistors that make up a memory cell are connected electrically so that the charge programmed onto one device controls the threshold of the second transistor.

Unlike the differential memory approach, the erased single ended device contains all " 0 "s and on the the ones are programmed. Therefore a " 1 " on the data pins during programming causes a " 1 " to be programmed into the addressed location.

## Programming Algorithm

## Byte Addressing and Programming

All Cypress CMOS PROMs are addressed and programmed on a byte basis unlike the bipolar products that they replace. The address lines used to access the memory in a read mode are the same for programming, and the address map is identical. The information to be programmed into each byte is presented on the data out pins during the programming operation and the data is read from these same pins for verification that the byte has been programmed.

## Blank Check for Differential Cells

Since a differential cell contains neither a " 1 " nor a " 0 " before it is programmed, the conventional BLANK CHECK is not valid. For this reason, all Cypress CMOS PROMs contain a special BLANK CHECK mode of operation. Blank check is performed by separately examining the " 0 " and " 1 " sides of the differential memory cell to determine whether either side has been independently programmed. This is accomplished in two passes one comparing the " 0 " side of the differential cell against a reference voltage applied to the opposite side of the sense amplifier and then repeating this operation for the " 1 "s side of the cell. The modes are called BLANK CHECK ONES, and BLANK CHECK ZEROS. These modes are entered by the application of a supervoltage to the device.

## Blank Check for Single Ended Cells

Single ended cells BLANK CHECK in a conventional manner. An erased device contains all " 0 "s and a programmed call will contain a " 1 ". Cypress PROMs that use the single ended approach provide a specific mode to perform the BLANK CHECK which also provides the verify
function. This makes the need to switch high voltages unnecessary during the program verify operation. See specific data sheets for details.

## Programming the Data Array

Programming is accomplished by applying a supervoltage to one pin of the device causing it to enter the programming mode of operation. This also provides the programming voltage for the cells to be programmed. In this mode of operation, the address lines of the device are used to address each location to be programmed, and the data is presented on the pins normally used for reading the contents of the device. Each device has a READ and a WRITE pin in the programming mode. These are active low signals and cause the data on the output pins to be written into the addressed memory location in the case of the WRITE signal or read out of the device in the case of the READ signal. When both the READ and WRITE signals are high, the outputs are disabled and in a high impedance state. Programming therefore is accomplished by placing data on the output pins, and writing it into the addressed location with the WRITE signal. Verification of data is accomplished by reading the information on the output pins while the READ signal is active.
The timing for actual programming is supplied in the unique programming specification for each device.

## Special Features

Depending on the specific CMOS PROM in question, additional features that require programming may be available to the designer. Two of these features are a Programmable INITIAL BYTE and Programmable SYNCHRONOUS/ASYNCHRONOUS ENABLE available in some of the registered devices. Like programming the array, these features make use of EPROM cells and are programmed in a similar manner, using supervoltages. The specific timing and programming requirements are specified in the data sheet of the device employing the feature.

## Programming Support

Programming support for Cypress CMOS PROMs is available from a number of programmer manufacturers, some of which are listed below.

Data I/O Corporation
10525 Willows Rd. N.E.
P.O. Box 97046

Redmond, WA
98073-9746
(206) 881-6444

| Data I/O 29B Unipak II |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout | Revision |  |
| CY7C225 | 27 S25 | F0 | B6 | V12 |
| CY7C235 | $27 S 35$ | F0 | B5 | V09 |
| CY7C245 | 27 S45A | F0 | B0 | V09 |
| CY7C261/3/4 | 27 S49 | EF | 31 | V11 |
| CY7C281/2 | 27S281/181 | EE | B4 | V09 |
| CY7C291/2 | 27S291/191 | F2 | AF | V09 |

Stag Microsystems
1600 Wyatt Dr.
Santa Clara, CA 95054
(408) 988-1118

| Stag PPZ Zm2000 |  |  |  |
| :--- | :---: | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout | Revision |
| CY7C225 | 27S25 |  | Rev 21 |
| CY7C235 | 27S35 | Menu | Rev 21 |
| CY7C245 | 27S45A | Driven | Rev 24 |
| CY7C281/2 | 27S281/181 |  | Rev21 |
| CY7C291/2 | 27S291/191 |  | Rev 21 |

Cypress Semiconductor, Inc.
3901 North First St.
San Jose, CA 95134
(408) 943-2600

| Cypress CY3000 QuickPro Rev. PROM 2.10 |  |  |
| :--- | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout |
| CY7C225 |  |  |
| CY7C235 |  |  |
| CY7C245 |  |  |
| CY7C261/3/4 | Menu | Menu |
| CY7C268 | Driven | Driven |
| CY7C269 |  |  |
| CY7C281/2 |  |  |
| CY7C291/2 |  |  |



LOGIC6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND ..... 12 PROGRAMMING TOOLS
RELIABILITYPACKAGES14

Section Contents
EPLDs (Erasable Programmable Logic Devices)
4-1
Introduction to CMOS EPLDs
Device Number Description
PAL C 20 Series
Reprogrammable CMOS PAL C 16L8, 16R8, 16R6, 16R4 ..... 4-7
PLD C 18 G 8CMOS Generic 20-Pin Programmable Logic Device4-26
PAL C 20G10B CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-33
PAL C 20G10 CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-33
PLD 20RA10 Reprogrammable Asynchronous CMOS Logic Device ..... 4-52
PAL C 22V10B Reprogrammable CMOS PAL Device ..... 4-61
PAL C 22V10 Reprogrammable CMOS PAL Device ..... 4-61
PAL 22V10C Universal PAL Device ..... 4-80
PAL 22VP10C Universal PAL Device ..... 4-80
CY7C330 CMOS Programmable Synchronous State Machine ..... 4-89
CY7C331 Asynchronous Registered EPLD ..... 4-101
CY7C332 Registered Combinatorial EPLD ..... 4-113
CY7C336 6-ns BiCMOS PAL with Input Registers ..... 4-123
CY7C337 7-ns PAL with Input Registers ..... 4-124
CY7C338 6-ns BiCMOS PAL with Output Latches ..... 4-125
CY7C339 7-ns BiCMOS PAL with Output Latches ..... 4-126
CY7C340 EPLD Family Multiple Array Matrix High-Density EPLDs ..... 4-127
CY7C341 192-Macrocell MAX EPLD ..... 4-134
CY7C342 128-Macrocell MAX EPLD ..... 4-137
CY7C345 128-Macrocell MAX EPLD ..... 4-137
CY7C343 64-Macrocell MAX EPLD ..... 4-149
CY7C344 32-Macrocell MAX EPLD ..... 4-161
CY7C361 Ultra High Speed State Machine EPLD ..... 4-171
PLD Programming Information ..... 4-181

## Cypress EPLD Family Features

Cypress Semiconductor's EPLD family offers the user the next generation in Erasable Programmable Logic Devices (EPLD) based on our high performance $0.8 \mu$ CMOS process. These devices offer the user the power saving of a CMOS-based process, with delay times equivalent to those previously found only in bipolar devices. No fuses are used in Cypress' EPLD family, rather all devices are based on an EPROM cell to facilitate programming. By using an EPROM cell instead of fuses, programming yields of $100 \%$ can be expected since all devices are functionally tested and erased prior to packaging. Therefore, no programming yield loss can be expected by the user.
The EPROM cell used by Cypress serves the same purpose as the fuse used in most bipolar PLD devices. Before programming, the AND gates or Product Terms are connected via the EPROM cells to both the true and complement inputs. When the EPROM cell is programmed, the inputs from a gate or Product Term are disconnected. Programming alters the transistor threshold of each cell so that no conduction can occur, which is equivalent to disconnecting the input from the gate or Product Terms. This is similar to "blowing" the fuses of a bipolar device which disconnects the input gate from the Product Term. Selective programming of each of these EPROM cells enables the specific logic function to be implemented by the user.
The programmability of Cypress' EPLDs allows the users to customize every device in a number of ways to implement their unique logic requirements. Using EPLDs in place of SSI or MSI components results in more effective utilization of boardspace, reduced cost and increased reli-
ability. The flexibility afforded by these EPLDs allows the designer to quickly and effectively implement a number of logic functions ranging from random logic gate replacement to complex combinatorial logic functions.
The EPLD family implements the familiar "sum of products" logic by using a programmable AND array whose output terms feed a fixed OR array. The sum of these can be expressed in a Boolean transfer function and is limited only by the number of product terms available in the AND-OR array. A variety of different sizes and architectures are available. This allows for more efficient logic optimization by matching input, output and product terms to the desired application.

## EPLD Notation

To reduce confusion and to have an orderly way of representing the complex logic networks, logic diagrams are provided for the various part types. In order to be useful, Cypress logic diagrams employ a common logic convention that is easy to use. Figure 1 shows the adopted convention. In Figure 1, an "x" represents an unprogrammed EPROM cell that is used to perform the logical AND operation upon the input terms. The convention adopted does not imply that the input terms are connected on the common line that is indicated. A further extension of this convention is shown in Figure 2 which shows the implementation of a simple transfer function. The normal logic representation of the transfer function logic convention is shown in Figure 3.


Figure 2


0024-3
Figure 3

## PLD Circuit Configurations

Cypress EPLDs have several different output configurations that cover a wide spectrum of applications. The available output configurations offer the user the benefits of both lower package counts and reduced costs when used. This approach allows the designer to select a PLD that best fits the needs of his application. An example of some of the configurations that are available are listed below.

## Programmable I/O

Figure 4 illustrates the programmable I/O offered in the Cypress EPLD family which allows product terms to directly control the outputs of the device. One product term is used to directly control the three-state output buffer, which then gates the summation of the remaining terms to the output pin. The output of this summation can be fed back into the PLD as an input to the array. This programmable I/O feature allows the PLD to drive the output pin when the three-state output is enabled or, the I/O pin can be used as an input to the array when the three-state output is disabled.

## Registered Outputs with Feedback

Figure 5 illustrates the registered outputs offered on a number of the Cypress EPLDs which allow any of these circuits to function as a state sequencer. The summation of the product terms is stored in the D-type output flip-flop on the rising edge of the system clock. The $Q$ output of the flip-flop can then be gated to the output pin by enabling the three-state output buffer. The output of the flip-flop can also be fed back into the array as an input term. The output feedback feature allows the PLD to remember and then alter its function based upon that state. This circuit can be used to execute such functions as counting, skip, shift and branch.

## Programmable Macro Cell

The Programmable Macro Cell, illustrated in Figure 10, provides the capability of defining the architecture of each output individually. Each of the potential outputs may be specified to be "REGISTERED" or "COMBINATORIAL". Polarity of each output may also be individually selected allowing complete flexibility of output configuration. Further configurability is provided through "ARRAY" configurable "OUTPUT ENABLE" for each potential output. This feature allows the outputs to be reconfigured as inputs on an individual basis or alternately used as a bidirectional I/O controlled by the programmable array.

## Buried Register Feedback

The CY7C330 and CY7C331 EPLDs provide registers which may be "buried" or "hidden" by electing feedback
of the register output. These buried registers, which are useful in state machines, may be implemented without sacrificing the use of the associated device pin as an input. In previous PLDs, when the feedback path was activated, the input pin-path to the logic array was blocked. The proprietary CY7C330 reprogrammable synchronous state machine macrocell illustrates, in Figure 7, the shared input multiplexer, which provides an alternative input path for the I/O pin associated with a buried macrocell register. Each pair of macrocells shares an input multiplexer and as long as alternate macrocells are buried, up to six of the twelve output registers can be buried without the loss of any I/O pins as inputs. The CY7C330 also contains four dedicated hidden macrocells with no external output, illustrated in Figure 8, that are used as additional state registers for creating high-performance state machines.

## Asynchronous Register Control

Cypress also offers EPLDs which may be used in asynchronous systems in which register clock, set and reset are controlled by the outputs of the product term array. The clock signal is created by the processing of external inputs and/or internal feedback by the logic of the product term array which is then routed to the register clock. The register set and reset are similarly controlled by product term outputs and can be triggered at any time independent of the register clock in response to external and/or feedback inputs processed by the logic array. The proprietary CY7C331 Asynchronous Registered EPLD, for which the I/O macrocell is illustrated in Figure 9, is an example of such a device. The register clock, set and reset functions of the CY7C331 are all controlled by product terms and enable their respective functions dependent only on input signal timing and combinatorial delay through the device logic array.

## Input Register Cell

Other Cypress EPLDs provide input register cells which allow capture for processing of short duration inputs which would not otherwise be present at the inputs for sufficient time to allow the device to respond. Both the proprietary CY7C330 Reprogrammable Synchronous State Machine and the proprietary CY7C332 Combinatorial EPLD provide these input register cells which are shown in Figure 11. The clock for the input register may be provided from one of two external clock input pins selectable by a configuration bit, C4, dedicated for this purpose for each input register. This choice of input register clock allows signals to be captured and processed from two independent system sources each controlled by its own independent clock. These input register cells are provided within I/O macrocells, as well as, for dedicated input pins.

## Introduction to CMOS EPLDs ${ }_{\text {(Continued) }}$



Figure 4. Programmable I/O


Figure 5. Registered Outputs with Feedback


Figure 6. CY7C330 I/O Macro Cell


0024-8
Figure 7. CY7C330 I/O Macro Cell Pair Shared Input MUX


0024-9
Figure 8. CY7C330 Hidden State Register Macro Cell

CYPRESS
Introduction to CMOS EPLDs ${ }_{\text {(Continued) }}$
SEMICONDUCTOR


0024-10
Figure 9. CY7C331 Registered Asynchronous Macrocell


Figure 10. Programmable Macro Cell


0024-11
Figure 11. CY7C330 Dedicated Input Cell

## Features

- CMOS EPROM technology for reprogrammability
- High performance at quarter power
- tPD $=25 \mathrm{~ns}$
$-\mathbf{t}_{\mathbf{S}}=20 \mathrm{~ns}$
$-\mathbf{t}_{\mathbf{C O}}=15 \mathrm{~ns}$
$-I_{C C}=45 \mathrm{~mA}$
- High performance at military temperature
$-\mathrm{t}_{\mathrm{PD}}=20 \mathrm{~ns}$
- $\mathrm{ts}_{\mathrm{S}}=20 \mathrm{~ns}$
$-\mathrm{tcO}_{\mathbf{C O}}=\mathbf{1 5} \mathrm{ns}$
$-I_{C C}=70 \mathrm{~mA}$
- Commercial and military temperature range
- High reliability
- Proven EPROM technology
- $>1500 \mathrm{~V}$ input protection from electrostatic discharge
- $\mathbf{1 0 0 \%}$ AC/DC tested
- 10\% power supply tolerances
- High noise immunity
- Security feature prevents pattern duplication
- $\mathbf{1 0 0 \%}$ programming and functional testing


## Functional Description

Cypress PAL C Series 20 devices are high speed electrically programmable and UV erasable logic devices produced in a proprietary " $N$ " well CMOS EPROM process. These devices utilize the sum of products (AND-OR) structure providing users the ability to pro-
gram custom logic functions serving unique requirements.
PALs are offered in 20-pin plastic and ceramic DIP, Plastic SOJ, and ceramic LCC packages. The ceramic package can be equipped with an erasure window; when exposed to UV light, the PAL is erased and can then be reprogrammed.

Before programming, AND gates or PRODUCT TERMS are connected via EPROM cells to both TRUE and COMPLEMENT inputs. Programming an EPROM cell disconnects an INPUT TERM from a PRODUCT TERM. Selective programming of these cells allows a specific logic function to be implemented in a PAL C device. PAL $C$ devices are supplied in four functional configurations, desig-

Logic Symbols and DIP and SOJ Pinouts


0038-1


0038-2


0038-3


0038-4

## LCC Pinouts



[^18]IYPRESS SEMICONDUCTOR is a trademark of Cypress Semiconductor Corporation.

## Functional Description (Continued)

nated 16R8, 16R6, 16R4 and 16L8. These eight devices have potentially 16 inputs and 8 outputs configurable by the user. Output configurations of 8 registers, 8 combinatorial, 6 registers and 2 combinatorial as well as 4 registers and 4 combinatorial are provided by the four functional variations of the product family. All combinatorial outputs on the 16R6 and 16R4 as well as 6 of the combinatorial outputs on the 16 L 8 may be used as optional inputs. All registered outputs have the $\bar{Q}$ bar side of the register fed back into the main array. The registers are automatically initialized on power up to $Q$ output LOW and $\bar{Q}$ output HIGH. All unused inputs should be tied to ground.
All PAL C devices feature a SECURITY function which provides the user protection for the implementation of proprietary logic. When invoked, the contents of the normal array may no longer be accessed in the verify mode. Because EPROM technology is used as a storage mechanism, the content of the array is not visible under a microscope. The PAL C device also contains a PHANTOM ARRAY used for functional and performance testing. The content of this array is always accessible, even when security is invoked.
Cypress PAL C products are produced in an advanced 1.2 micron "N" well CMOS EPROM technology. The use of this proven EPROM technology is the basis for a superior product with inherent advantages in reliability, testability, programming and functional yield. EPROM technology has the inherent advantage that all programmable elements may be programmed, tested and erased during the manufacturing process. This also allows the device to be $100 \%$
functionally tested during manufacturing. An ability to preload the registers of registered devices during the testing operation makes the testing easier and more efficient. The PHANTOM ARRAY and PHANTOM operating mode allow the device to be tested for functionality and performance after it has been packaged. Combining these inherent and designed-in features, an extremely high degree of functionality, programmability and assured AC performance are provided and testing becomes an easy task.
The REGISTER PRELOAD allows the user to initialize the registered devices to a known state prior to testing the device, significantly simplifying and shortening the testing procedure.
The PHANTOM MODE of operation provides a completely separate operating mode where the functionality of the device along with its AC performance may be ascertained. The user need not be encumbered by programmed cells in the normal operating mode. This PHANTOM MODE of operation allows additional input lines to be programmed to operate the PAL C device, exercising the device functionally and allowing AC performance measurements to be made. The PHANTOM MODE of operation acknowledges only the INPUT TERMS shown shaded in the functional block diagrams. Likewise, the normal PHANTOM INPUT TERMS do not exist in the normal mode of operation. During the final stages of manufacturing, some cells in the PHANTOM ARRAY are programmed for final AC and functional testing. These cells remain programmed, and may be used at incoming inspection to verify both functional and AC performance.

Commercial and Industrial Selection Guide

| $\begin{aligned} & \text { Generic } \\ & \text { Part } \\ & \text { Number } \end{aligned}$ | Logic | Output Enable | Outputs | $\mathrm{I}_{\mathbf{C C}}(\mathrm{mA})$ |  | $\mathbf{t P D}^{(n s)}$ |  | $\left.\mathbf{t S}^{\text {( }} \mathbf{n s}\right)$ |  | $\mathrm{t}_{\mathrm{CO}}(\mathrm{ns})$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L | COM ${ }^{\prime}$ //IND | -25 | -35 | -25 | -35 | -25 | -35 |
| 16L8 | (8) 7-wide AND-OR-Invert | Programmable | (6) Bidirectional <br> (2) Dedicated | 45 | 70 | 25 | 35 | - | - | - | - |
| 16R8 | (8) 8-wide AND-OR | Dedicated | Registered Inverting | 45 | 70 | - | - | 20 | 30 | 15 | 25 |
| 16R6 | (6) 8-wide AND-OR | Dedicated | Registered Inverting | 45 | 70 | 25 | 35 | 20 | 30 | 15 | 25 |
|  | (2) 7 -wide AND-OR-Invert | Programmable | Bidirectional |  |  |  |  |  |  |  |  |
| 16R4 | (4) 8-wide AND-OR | Dedicated | Registered Inverting | 45 | - 70 | 25 | 35 | 20 | 30 | 15 | 25 |
|  | (4) 7 -wide AND-OR-Invert | Programmable | Bidirectional |  |  |  |  |  |  |  |  |

## Military Selection Guide

| $\begin{aligned} & \text { Generic } \\ & \text { Part } \\ & \text { Number } \end{aligned}$ | Logic | Output <br> Enable | Outputs | $\underset{(\mathbf{m A})}{\mathbf{I}_{\mathbf{C C}}}$ | $t_{\text {PD }}$ (ns) |  |  | ts (ns) |  |  | $\left.\mathbf{t c O}^{\text {( }} \mathrm{ns}\right)$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | -20 | -30 | -40 | -20 | -30 | -40 | -20 | -30 | -40 |
| 16L8 | (8) 7 -wide <br> AND-OR-Invert | Programmable | (6) Bidirectional <br> (2) Dedicated | 70 | 20 | 30 | 40 | - | - | - | - | - | - |
| 16R8 | (8) 8-wide AND-OR | Dedicated | Registered Inverting | 70 | - | - | - | 20 | 25 | 35 | 15 | 20 | 25 |
| 16R6 | (6) 8-wide AND-OR | Dedicated | Registered Inverting | 70 | 20 | 30 | 40 | 20 | 25 | 35 | 15 | 20 | 25 |
|  | (2) 7-wide <br> AND-OR-Invert | Programmable | Bidirectional |  |  |  |  |  |  |  |  |  |  |
| 16R4 | (4) 8-wide AND-OR | Dedicated | Registered Inverting | 70 | 20 | 30 | 40 | 20 | 25 | 35 | 15 | 20 | 25 |
|  | (4) 7 -wide AND-OR-Invert | Programmable | Bidirectional |  |  |  |  |  |  |  |  |  |  |

PAL ${ }^{\circledR}$ C 20 Series
SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | UV Exposure |  | $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ |
| :---: | :---: | :---: | :---: |
| Ambient Temperature with <br> Power Applied ........................ . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . $>1500 \mathrm{~V}$ (per MIL-STD-883 Method 3015) |  |  |
| Supply Voltage to Ground Potential <br> (Pin 20 to Pin 10) . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Latchup Current $\qquad$ $>200 \mathrm{~mA}$ <br> Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State. . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathrm{V}_{\mathbf{C C}}$ |
| DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots .3 .3 .0 \mathrm{~V}$ to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Output Current into Outputs (Low) . . . . . . . . . . . 24 mA | Military ${ }^{[7]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . 14.0 | Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range (Unless Otherwise Noted) ${ }^{[6]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{\text {in }} \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Commercial/Industrial | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | Commercial/Industrial |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logic HIGH ${ }^{[1]}$ Voltage for all Inputs |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW[1] Voltage for all Inputs |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {PP }}$ | Programming Voltage | $\mathrm{I}_{\mathrm{PP}}=50 \mathrm{~mA}$ Max. |  |  | 13.0 | 14.0 | V |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[2]}$ |  |  |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \text { All Inputs }=\mathrm{GND}, \\ & \mathbf{V}_{\mathrm{CC}}=\mathbf{M a x . ,} \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ |  | "L" |  | 45 | mA |
|  |  |  |  | COM'L/IND |  | 70 | mA |
|  |  |  |  | MIL |  | 70 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -100 | 100 | $\mu \mathrm{A}$ |

Table 1

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| tPXZ ${ }^{(-)}$ | 1.5 V |  | 0038-26 |
| ${ }_{\text {tPXZ }}(+)$ | 2.6 V |  | 0038-27 |
| ${ }_{\text {tPZX }}(+)$ | $\mathrm{V}_{\text {thc }}$ |  | 0038-28 |
| $\mathrm{t}_{\text {PZX }}(-)$ | $\mathrm{V}_{\text {the }}$ |  | 0038-29 |
| $\mathrm{t}_{\text {ER }}(-)$ | 1.5 V |  | 0038-26 |
| ter ${ }^{(+)}$ | 2.6 V |  | 0038-27 |
| $\mathrm{tEA}^{(+)}$ | $\mathrm{V}_{\text {the }}$ |  | 0038-28 |
| $t_{\text {EA }}(-)$ | $\mathrm{V}_{\text {the }}$ |  | 0038-29 |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 7 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {IN }}=0, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 |  |

## Switching Characteristics PAL C 20 Series Over Operating Range ${ }^{[4, ~ 6, ~ 8] ~}$

| Parameters | Description | Commercial/Industrial |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -25 |  | -35 |  | - 20 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {PD }}$ | Input or Feedback to Non-Registered Output 16L8, 16R6, 16R4 |  | 25 |  | 35 |  | 20 |  | 30 |  | 40 | ns |
| teA | Input to Output Enable 16L8, 16R6, 16R4 |  | 25 |  | 35 |  | 20 |  | 30 |  | 40 | ns |
| ter | Input to Output Disable 16L8, 16R6, 16R4 |  | 25 |  | 35 |  | 20 |  | 30 |  | 40 | ns |
| tPZX | Pin 11 to Output Enable 16R8, 16R6, 16R4 |  | 20 |  | 25 |  | 20 |  | 25 |  | 25 | ns |
| ${ }^{\text {tPXZ }}$ | Pin 11 to Output Disable 16R8, 16R6, 16R4 |  | 20 |  | 25 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output 16R8, 16R6, 16R4 |  | 15 |  | 25 |  | 15 |  | 20 |  | 25 | ns |
| ts | Input or Feedback Setup Time 16R8, 16R6, 16R4 | 20 |  | 30 |  | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time 16R8, 16R6, 16R4 | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tP | Clock Period | 35 |  | 55 |  | 35 |  | 45 |  | 60 |  | ns |
| tw | Clock Width | 15 |  | 20 |  | 12 |  | 20 |  | 25 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency |  | 28.5 |  | 18 |  | 28.5 |  | 22 |  | 16.5 | MHz |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. Figure $1 a$ test load used for all parameters except $t_{E A}, t_{E R} t_{P Z X}$ and $\mathrm{t}_{\mathrm{PXZ}}$. Figure $1 b$ test load used for $\mathrm{t}_{\mathrm{EA}}, \mathrm{t}_{\mathrm{ER}}$, $\mathrm{t}_{\mathrm{PZX}}$ and $\mathrm{t}_{\mathrm{PXZ}}$.
5. $\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})=(0.6 \mathrm{~mA} / \mathrm{MHz}) \times($ Operating Frequency in MHz$)+$ $\mathrm{I}_{\mathrm{CC}(\mathrm{DC})} \mathrm{I}_{\mathrm{CC}(\mathrm{DC})}$ is measured with an unprogrammed device.
6. See the last page of this specification for Group A subgroup testing information.
7. $T_{A}$ is the "instant on" case temperature.
8. The parameters $t_{E R}$ and $t_{P X Z}$ are measured as the delay from the input disable logic threshold transition to $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ for an enabled HIGH output or $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ for an enabled LOW output. Please see Table 1 for waveforms and measurement reference levels.

## AC Test Loads and Waveforms



Figure 1a. Commercial


Figure 1c. Military


Figure 1b. Commercial


Figure 1d. Military

Equivalent to: THÉVENIN EQUIVALENT COMMERCIAL OUTPUT O———~2. $2.16 \mathrm{~V}=\mathrm{V}_{\text {thc }}$ 0038-10
0038-11


Figure 2

## Switching Waveforms



Figure 3

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the PAL C device. For this reason, an opaque label should be placed over the window if the device is exposed to sunlight or fluorescent lighting for extended periods of time. In addition, high ambient light levels can create holeelectron pairs which may cause "blank" check failures or "verify errors" when programming "windowed" parts. This phenomenon can be avoided by use of an opaque label over the window during programming in high ambient light environments.
The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity $x$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating, the exposure would be approximately 35 minutes. The PAL C device needs to be placed within 1 inch of the lamp during erasure. Permanent damage may result if the device is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming

PAL C devices are programmed a BYTE at a time using a voltage to transfer electrons to a floating gate. The array programmed is addressed as memory of 256 bytes, using address Tables 5 and 6. These addresses are supplied to the device over Pins 2 through 9. The data to be programmed is supplied on data inputs D0 through D7 (Pins 19 through

12 inclusive). In the unprogrammed state, all inputs are connected to product terms. A " 1 " on a data line causes a cell to be programmed, disconnecting an INPUT TERM from a PRODUCT TERM. During verify, an unprogrammed cell causes a " 1 " to appear on the output, while a programmed cell will appear as a " 0 ". Table 4 describes the operating modes of the device and the programming waveforms are described in Figures 6 through 9. The actual sequence required to program a cell is described in Figure 5 and applies for programming either standard or phantom portions of the array. The security bit should be programmed using a single 10 ms pulse, and verified per Figure 9.


0038-15

Figure 4. Programming Pin Configuration
DC Programming Parameters Ambient Temperature $=25^{\circ} \mathrm{C}$
Table 2

| Parameter | Description | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Voltage | 13.0 | 14.0 | V |  |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Supply Voltage During Programming | 4.75 | 5.25 | V |  |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Programming Input High Voltage | 3.0 |  | V |  |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Programming Input Low Voltage |  | 0.4 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 | V | 1 |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  | 50 | mA |  |

AC Programming Parameters Ambient Temperature $=25^{\circ} \mathrm{C}$
Table 3

| Parameter | Description | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\mathbf{P P}}$ | Programming Pulse Width | 100 | 10,000 | $\mu \mathrm{~s}$ | 2 |
| $\mathbf{t}_{\mathbf{S}}$ | Setup Time | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathbf{t}_{\mathbf{H}}$ | Hold Time | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathbf{t}_{\mathbf{r}}, \mathbf{t}_{\mathbf{f}}$ | VPP Rise and Fall Time | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathbf{t}_{\mathbf{V D}}$ | Delay to Verify | 1.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathbf{t}_{\mathbf{V P}}$ | Verify Pulse Width | 2.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathbf{t}_{\mathbf{D V}}$ | Verify to Data Valid | 20.0 |  | $\mu \mathrm{~s}$ |  |
| $\mathbf{t}_{\mathbf{D Z}}$ | Verify to High $\mathbf{Z}$ |  | 1.0 | $\mu \mathrm{~s}$ |  |

Table 4

| Pin Name | VPP | PGM/ $\overline{\mathbf{O E}}$ | A1 | A2 | A3 | A4 | A5 | D7-D0 | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | (1) | (11) | (3) | (4) | (5) | (6) | (7) | (12-19) |  |
| Operating Modes |  |  |  |  |  |  |  |  |  |
| PAL | X | X | X | X | X | X | X | Programmed Function | 3, 4 |
| Program PAL | $\mathbf{V}_{\mathbf{P P}}$ | $V_{\text {PP }}$ | X | X | X | X | X | Data In | 3, 5 |
| Program Inhibit | $V_{\text {PP }}$ | $V_{\text {IHP }}$ | X | X | X | X | X | High Z | 3, 5 |
| Program Verify/Blank Check | $\mathbf{V}_{\text {PP }}$ | $V_{\text {ILP }}$ | X | X | X | X | X | Data Out | 3, 5, 11 |
| Phantom PAL | X | X | X | X | X | $\mathrm{V}_{\text {PP }}$ | X | Programmed Function | 3, 6 |
| Program Phantom PAL | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {PP }}$ | X | X | X | X | $\mathrm{V}_{\mathrm{PP}}$ | Data In | 3,7 |
| Phantom Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | X | X | X | X | $V_{P P}$ | High Z | 3,7 |
| Phantom Program Verify | $\mathrm{V}_{\mathbf{P P}}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | X | X | $\mathrm{V}_{\mathrm{PP}}$ | Data Out | 3,7 |
| Program Security Bit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | X | X | X | High Z | 3, 8 |
| Verify Security Bit | X | X | Note 9 | $\mathrm{V}_{\mathrm{PP}}$ | X | X | X | High Z | 3 |
| Register Preload | X | X | X | X | VPP | X | X | Data In | 3, 10 |

Notes:

1. During verify operation
2. Measured at $10 \%$ and $90 \%$ points
3. $\mathrm{V}_{\mathrm{SS}}<\mathrm{X}<\mathrm{V}_{\mathrm{CCP}}$
4. All " X " inputs operational per normal PAL function.
5. Address inputs occupy Pins 2 thru 9 inclusive, for both programming and verification see programming address Tables 5 and 6.
6. All " $X$ " inputs operational per normal PAL function except that they operate on the function that occupies the phantom array.
7. Address inputs occupy Pins 2 thru 9 inclusive, for both programming and verification see programming address Tables 5 and 6. Pin 7

The programmable array is addressed as a basic 256 by 8 memory structure with a duplication of the phantom array located at the same addresses as columns 0,1,2 and 3. The ability to address the phantom array as differentiated from the first 4 columns of the normal array is accomplished by taking Pin 7 to $V_{P P}$ and entering the phantom mode of operation as shown in Tables 4 and 6. In either case, phantom or normal, product terms are addressed in groups of 8 per Table 5 . Notice that this is accomplished by modulo 8
is used to select the phantom mode of operation and must be taken to $\mathrm{V}_{\mathrm{PP}}$ before selecting phantom program operation with $\mathrm{V}_{\mathrm{PP}}$ on Pin 1.
8. See Figure 8 for security programming sequence.
9. The state of Pin 3 indicates if the security function has been invoked or not. If Pin $3=V_{\text {OL }}$ security is in effect, if $\operatorname{Pin} 3=V_{O H}$, the data is unsecured and may be directly accessed.
10. For testing purposes, the output latch on the 16R8, 16R6 and 16R4 may be preloaded with data from the appropriate associated output line.
11. It is necessary to toggle Pin $11(\overline{\mathrm{OE}})$ HIGH during all address transitions while in the Program Verify or Blank Check mode.
selecting every eighth product term starting with $0,8,16$, 24, 32, 40, 48 and 56 corresponding to PROGRAMMED DATA INPUT on D0 through D7 respectively and incrementing each product term by one until all 64 PRODUCT TERMS are addressed. Each of the INPUT TERMS is addressed 8 times corresponding to the 8 groups of individual product terms addressed before being incremented.

Table 5

## Product Term Addresses

| Product Term Addresses |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Addresses |  |  | Line Number |  |  |  |  |  |  |  |
| Pin Numbers |  |  |  |  |  |  |  |  |  |  |
| (4) | (3) | (2) |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | 0 | 8 | 16 | 24 | 32 | 40 | 48 | 56 |
| $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | 1 | 9 | 17 | 25 | 33 | 41 | 49 | 57 |
| $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | 2 | 10 | 18 | 26 | 34 | 42 | 50 | 58 |
| $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | 3 | 11 | 19 | 27 | 35 | 43 | 51 | 59 |
| $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | 4 | 12 | 20 | 28 | 36 | 44 | 52 | 60 |
| $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | 5 | 13 | 21 | 29 | 37 | 45 | 53 | 61 |
| $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{v}_{\mathrm{ILP}}$ | 6 | 14 | 22 | 30 | 38 | 46 | 54 | 62 |
| $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | 7 | 15 | 23 | 31 | 39 | 47 | 55 | 63 |
|  |  |  | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
|  |  |  |  |  |  | gram | ata In |  |  |  |

Table 6

| Input Term Addresses |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Input } \\ \text { Term } \\ \text { Numbers } \end{gathered}$ | Binary Addresses |  |  |  |  |
|  | Pin Numbers |  |  |  |  |
|  | (9) | (8) | (7) | (6) | (5) |
| 0 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 1 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 2 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 3 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 4 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 5 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 6 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 7 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 8 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 9 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 10 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 11 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 12 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 13 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 14 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 15 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 16 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 17 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |


| Input Term Addresses |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Input } \\ \text { Term } \\ \text { Numbers } \end{gathered}$ | Binary Addresses |  |  |  |  |
|  | Pin Numbers |  |  |  |  |
|  | (9) | (8) | (7) | (6) | (5) |
| 18 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\overline{v_{I I P}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 19 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 20 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 21 | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{v}_{\mathrm{ILP}}$ | $\mathrm{V}_{\text {IHP }}$ |
| 22 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 23 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 24 | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 25 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 26 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 27 | $\overline{\mathrm{V}_{\mathrm{IHP}}}$ | $\mathrm{V}_{\text {IHP }}$ | $\overline{\mathrm{V}_{\mathrm{ILP}}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 28 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 29 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{IHP}}$ |
| 30 | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 31 | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| P0 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | X |
| P1 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | X |
| P2 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | X |
| P3 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | X |



Figure 5. Programming Flowchart


Figure 6. Programming Waveforms Normal Array


0038-18
Figure 7. Program Waveforms Phantom Array

## $=$



0038-19
Figure 8. Activating Program Security


Figure 9. Verify Program Security

Functional Logic Diagram PAL C 16L8


Functional Logic Diagram PAL C 16R4


Functional Logic Diagram PAL C 16R6


Functional Logic Diagram PAL C 16R8


## Typical DC and AC Characteristics



NORMALIZED PROPAGATION DELAY vs. TEMPERATURE


AMBIENT TEMPERATURE ( $\left.{ }^{\circ} \mathrm{C}\right)$

NORMALIZED SETUP TIME vs. TEMPERATURE


DELTA CLOCK TO OUTPUT TIME vs. OUTPUT LOADING


NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


DELTA PROPAGATION TIME vs. OUTPUT LOADING


NORMALIZED CLOCK TO OUTPUT TIME vs. SUPPLY VOLTAGE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


NORMALIZED PROPAGATION
DELAY vs. SUPPLY VOLTAGE


NORMALIZED SETUP TIME vs. SUPPLY VOLTAGE


NORMALIZED CLOCK
TO OUTPUT
TIME vs. TEMPERATURE


OUTPUT SOURCE CURRENT vs. VOLTAGE


Ordering Information

| tPD <br> (ns) | $\begin{gathered} \mathbf{t S}_{\mathbf{S}} \\ \text { (ns) } \end{gathered}$ | $\begin{aligned} & \text { tco } \\ & \text { (ns) } \end{aligned}$ | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{gathered}$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | - | - | 70 | PAL C 16L8-20DMB | D6 | Military |
|  |  |  |  | PAL C 16L8-20LMB | L61 |  |
|  |  |  |  | PAL C 16L8-20WMB | W6 |  |
|  |  |  |  | PAL C 16L8-20KMB | K71 |  |
|  |  |  |  | PAL C 16L8-20QMB | Q61 |  |
| 25 | - | - | 45 | PAL C 16L8L-25PC | P5 | Commercial |
|  |  |  |  | PAL C 16L8L-25VC | V5 |  |
|  |  |  |  | PAL C 16L8L-25LC | L61 |  |
|  |  |  |  | PAL C 16L8L-25WC | W6 |  |
|  |  |  | 70 | PAL C 16L8-25PC/PI | P5 |  |
|  |  |  |  | PAL C 16L8-25VC/VI | V5 |  |
|  |  |  |  | PAL C 16L8-25LC | L61 |  |
|  |  |  |  | PAL C 16L8-25WC/WI | W6 |  |
| 30 | - | - | 70 | PAL C 16L8-30DMB | D6 | Military |
|  |  |  |  | PAL C 16L8-30LMB | L61 |  |
|  |  |  |  | PAL C 16L8-30WMB | W6 |  |
|  |  |  |  | PAL C 16L8-30KMB | K71 |  |
|  |  |  |  | PAL C 16L8-30QMB | Q61 |  |
| 35 | - | - | 45 | PAL C 16L8L-35PC | P5 | Commercial |
|  |  |  |  | PAL C 16L8L-35VC | V5 |  |
|  |  |  |  | PAL C 16L8L-35LC | L61 |  |
|  |  |  |  | PAL C 16L8L-35WC | W6 |  |
|  |  |  | 70 | PAL C 16L8-35PC/PI | P5 |  |
|  |  |  |  | PAL C 16L8-35VC/VI | V5 |  |
|  |  |  |  | PAL C 16L8-35LC | L61 |  |
|  |  |  |  | PAL C 16L8-35WC/WI | W6 |  |
| 40 | - | - | 70 | PAL C 16L8-40DMB | D6 | Military |
|  |  |  |  | PAL C 16L8-40LMB | L61 |  |
|  |  |  |  | PAL C 16L8-40WMB | W6 |  |
|  |  |  |  | PAL C 16L8-40KMB | K71 |  |
|  |  |  |  | PAL C 16L8-40QMB | Q61 |  |
| 20 | 20 | 15 | 70 | PAL C 16R4-20DMB | D6 | Military |
|  |  |  |  | PAL C 16R4-20LMB | L61 |  |
|  |  |  |  | PAL C 16R4-20WMB | W6 |  |
|  |  |  |  | PAL C 16R4-20KMB | K71 |  |
|  |  |  |  | PAL C 16R4-20QMB | Q61 |  |
| 25 | 20 | 15 | 45 | PAL C 16R4L-25PC | P5 | Commercial |
|  |  |  |  | PAL C 16R4L-25VC | V5 |  |
|  |  |  |  | PAL C 16R4L-25LC | L61 |  |
|  |  |  |  | PAL C 16R4L-25WC | W6 |  |
|  |  |  | 70 | PAL C 16R4-25PC/PI | P5 |  |
|  |  |  |  | PAL C 16R4-25VC/VI | V5 |  |
|  |  |  |  | PAL C 16R4-25LC | L61 |  |
|  |  |  |  | PAL C 16R4-25WC/WI | W6 |  |

Ordering Information (Continued)

| tpD <br> (ns) | $\begin{gathered} \mathbf{t s}_{\mathbf{S}} \\ \text { (ns) } \end{gathered}$ | $\begin{aligned} & \mathbf{t}_{\mathbf{C O}} \\ & \text { (ns) } \end{aligned}$ | $\underset{(\mathbf{m A})}{\mathbf{I}_{\mathbf{C C}}}$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 30 | 25 | 20 | 70 | PAL C 16R4-30DMB | D6 | Military |
|  |  |  |  | PAL C 16R4-30LMB | L61 |  |
|  |  |  |  | PAL C 16R4-30WMB | W6 |  |
|  |  |  |  | PAL C 16R4-30KMB | K71 |  |
|  |  |  |  | PAL C 16R4-30QMB | Q61 |  |
| 35 | 30 | 25 | 45 | PAL C 16R4L-35PC | P5 | Commercial |
|  |  |  |  | PAL C 16R4L-35VC | V5 |  |
|  |  |  |  | PAL C 16R4L-35LC | L61 |  |
|  |  |  |  | PAL C 16R4L-35WC | W6 |  |
|  |  |  | 70 | PAL C 16R4-35PC/PI | P5 |  |
|  |  |  |  | PAL C 16R4-35VC/VI | V5 |  |
|  |  |  |  | PAL C 16R4-35LC | L61 |  |
|  |  |  |  | PAL C 16R4-35WC/WI | W6 |  |
| 40 | 35 | 25 | 70 | PAL C 16R4-40DMB | D6 | Military |
|  |  |  |  | PAL C 16R4-40LMB | L61 |  |
|  |  |  |  | PAL C 16R4-40WMB | W6 |  |
|  |  |  |  | PAL C 16R4-40KMB | K71 |  |
|  |  |  |  | PAL C 16R4-40QMB | Q61 |  |
| 20 | 20 | 15 | 70 | PAL C 16R6-20DMB | D6 | Military |
|  |  |  |  | PAL C 16R6-20LMB | L61 |  |
|  |  |  |  | PAL C 16R6-20WMB | W6 |  |
|  |  |  |  | PAL C 16R6-20KMB | K71 |  |
|  |  |  |  | PAL C 16R6-20QMB | Q61 |  |
| 25 | 20 | 15 | 45 | PAL C 16R6L-25PC | P5 | Commercial |
|  |  |  |  | PAL C 16R6L-25VC | V5 |  |
|  |  |  |  | PAL C 16R6L-25LC | L61 |  |
|  |  |  |  | PAL C 16R6L-25WC | W6 |  |
|  |  |  | 70 | PAL C 16R6-25PC/PI | P5 |  |
|  |  |  |  | PAL C 16R6-25VC/VI | V5 |  |
|  |  |  |  | PAL C 16R6-25LC | L61 |  |
|  |  |  |  | PAL C 16R6-25WC/WI | W6 |  |
| 30 | 25 | 20 | 70 | PAL C 16R6-30DMB | D6 | Military |
|  |  |  |  | PAL C 16R6-30LMB | L61 |  |
|  |  |  |  | PAL C 16R6-30WMB | W6 |  |
|  |  |  |  | PAL C 16R6-30KMB | K71 |  |
|  |  |  |  | PAL C 16R6-30QMB | Q61 |  |
| 35 | 30 | 25 | 45 | PAL C 16R6L-35PC | P5 | Commercial |
|  |  |  |  | PAL C 16R6L-35VC | V5 |  |
|  |  |  |  | PAL C 16R6L-35LC | L61 |  |
|  |  |  |  | PAL C 16R6L-35WC | W6 |  |
|  |  |  | 70 | PAL C 16R6-35PC/PI | P5 |  |
|  |  |  |  | PAL C 16R6-35VC/VI | V5 |  |
|  |  |  |  | PAL C 16R6-35LC | L61 |  |
|  |  |  |  | PAL C 16R6-35WC/WI | W6 |  |

Ordering Information (Continued)

| $\begin{aligned} & \text { tpp } \\ & \text { (ns) } \\ & \hline \end{aligned}$ | $\begin{gathered} \mathbf{t s} \\ (\mathbf{n s}) \\ \hline \end{gathered}$ | $\begin{aligned} & \mathbf{t}_{\mathbf{C O}} \\ & (\mathrm{ns}) \end{aligned}$ | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \\ (\mathrm{mA}) \\ \hline \end{gathered}$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40 | 35 | 25 | 70 | PAL C 16R6-40DMB | D6 | Military |
|  |  |  |  | PAL C 16R6-40LMB | L61 |  |
|  |  |  |  | PAL C 16R6-40WMB | W6 |  |
|  |  |  |  | PAL C 16R6-40KMB | K71 |  |
|  |  |  |  | PAL C 16R6-40QMB | Q61 |  |
| - | 20 | 15 | 70 | PAL C 16R8-20DMB | D6 | Military |
|  |  |  |  | PAL C 16R8-20LMB | L61 |  |
|  |  |  |  | PALC 16R8-20WMB | W6 |  |
|  |  |  |  | PAL C 16R8-20KMB | K71 |  |
|  |  |  |  | PALC 16R8-20QMB | Q61 |  |
| - | 20 | 15 | 45 | PALC 16R8L-25PC | P5 | Commercial |
|  |  |  |  | PALC 16R8L-25VC | V5 |  |
|  |  |  |  | PALC 16R8L-25LC | L61 |  |
|  |  |  |  | PALC 16R8L-25WC | W6 |  |
|  |  |  | 70 | PAL C 16R8-25PC/PI | P5 |  |
|  |  |  |  | PAL C 16R8-25VC/VI | V5 |  |
|  |  |  |  | PALC 16R8-25LC | L61 |  |
|  |  |  |  | PALC 16R8-25WC/WI | W6 |  |
| - | 25 | 20 | 70 | PALC 16R8-30DMB | D6 | Military |
|  |  |  |  | PALC 16R8-30LMB | L61 |  |
|  |  |  |  | PALC 16R8-30WMB | W6 |  |
|  |  |  |  | PALC 16R8-30KMB | K71 |  |
|  |  |  |  | PALC 16R8-30QMB | Q61 |  |
| - | 30 | 25 | 45 | PALC 16R8L-35PC | P5 | Commercial |
|  |  |  |  | PALC 16R8L-35VC | V5 |  |
|  |  |  |  | PALC 16R8L-35LC | L61 |  |
|  |  |  |  | PALC 16R8L-35WC | W6 |  |
|  |  |  | 70 | PAL C 16R8-35PC/PI | P5 |  |
|  |  |  |  | PALC 16R8-35VC/VI | V5 |  |
|  |  |  |  | PAL C 16R8-35LC | L61 |  |
|  |  |  |  | PAL C 16R8-35WC/WI | W6 |  |
| - | 35 | 25 | 70 | PAL C 16R8-40DMB | D6 | Military |
|  |  |  |  | PAL C 16R8-40LMB | L61 |  |
|  |  |  |  | PAL C 16R8-40WMB | W6 |  |
|  |  |  |  | PAL C 16R8-40KMB | K71 |  |
|  |  |  |  | PALC 16R8-40QMB | Q61 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{PP}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $9,10,11$ |

Document \#: 38-00001-C

# CMOS Generic 20 Pin Programmable Logic Device 

## Features

- Fast
- Commercial: tPD $=12 \mathrm{~ns}$, $\mathbf{t}_{\mathbf{C O}}=10 \mathrm{~ns}, \mathrm{ts}_{\mathrm{s}}=12 \mathrm{~ns}$
- Military: tPD $=15 \mathrm{~ns}$, $\mathbf{t}_{\mathbf{C O}}=12 \mathrm{~ns}, \mathrm{t}_{\mathrm{S}} 15 \mathrm{~ns}$
- Low power
- ICC max.: 110 mA
- Commercial and military temperature range
- User-programmable output cells
- Selectable for registered or combinatorial operation
- Output polarity control
- Output enable source selectable from pin 11 or product term
- Generic architecture to replace standard logic functions including: 10H8, 12H6, 14H4, 16H2, 10L8, 12L6, 14L4, 16L2, 10P8, 12P6, 14P4, 16P2, 16H8, 16L8, 16P8, 16R8, 16R6, 16R4, 16RP8, 16RP6, 16RP4, 18P8, 16V8
- Eight product terms and one OE product term per output
- CMOS EPROM technology for reprogrammability
- Highly reliable
- Uses proven EPROM technology
- Fully AC and DC tested
- Security feature prevents logic pattern duplication
- >2000V input protection for electrostatic discharge


## Functional Description

Cypress PLD devices are high speed electrically programmable Logic Devices. These devices utilize the sum of products (AND-OR) structure providing users the ability to program custom logic functions for unique requirements.

In an unprogrammed state the AND gates are connected via EPROM cells to both the true and complement of every input. By selectively programming the EPROM cells, AND gates may be

Logic Symbol, DIP and SOJ Pinout
18G8


## Selection Guide

| Generic <br> Part <br> Number | ICC (mA) |  | tPD (ns) |  | ts |  | tCO |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com | Mil | Com | Mil | Com | Mil | Com | Mil |
| $18 G 8-12$ | 90 |  | 12 |  | 12 |  | 10 |  |
| $18 G 8-15$ | 90 | 110 | 15 | 15 | 12 | 15 | 12 | 12 |
| $18 G 8-15 L$ | 70 |  | 15 |  | 12 |  | 12 |  |
| $18 G 8-20$ |  | 110 |  | 20 |  | 20 |  | 15 |

## Functional Description (Continued)

connected to either the true or complement or disconnected from both true and complement inputs.
Cypress PLD C 18G8 uses an advanced 0.8 micron CMOS technology and a proven EPROM cell as the programmable element. This technology and the inherent advantage of being able to program and erase each cell enhances the reliability and testability of the circuit. This reduces the burden on the customer to test and to handle rejects.
A preload function allows the registered outputs to be preset to any pattern during testing. Preload is important for testing the functionality of the Cypress PLD device.

## 18G8 Functional Description

The PLD C 18 G 8 is a generic 20 pin device that can be programmed to logic functions which include but are not limited to: $10 \mathrm{H} 8,12 \mathrm{H} 6,14 \mathrm{H} 4,16 \mathrm{H} 2,10 \mathrm{~L} 8,12 \mathrm{~L} 6,14 \mathrm{~L} 4$, 16L2, 10P8, 12P6, 14P4, 16P2, 16H8, 16L8, 16P8, 16R8, 16R6, 16R4, 16RP8, 16RP6, 16RP4, 18P8, 16V8. Thus, the PLD C 18G8 provides significant design, inventory and programming flexibility over dedicated 20 pin devices. It is executed in a 20 pin 300 mil molded DIP and a 300 mil windowed Cerdip. It provides up to 18 inputs and 8 outputs. When the windowed CERDIP is exposed to UV light, the 18G8 is erased and then can be reprogrammed.
The Programmable Output Cell provides the capability of defining the architecture of each output individually. Each of the 10 output cells may be configured with "REGISTERED" or "COMBINATORIAL" outputs, "ACTIVE HIGH" or "ACTIVE LOW" outputs, and "PRODUCT TERM" or "PIN 11" generated output enables. Four Architecture Bits determine the configurations as shown in Table 1. A total of sixteen different configurations are possible. The default or unprogrammed state is REGIS-
TERED/ACTIVE/LOW/Pin 11 OE. The entire Programmable Output Cell is shown in Figure 1.
The architecture bit ' C 1 ' controls the REGISTERED/ COMBINATORIAL option. In either "COMBINATO-
RIAL" or "REGISTERED" configuration, the output can serve as an I/O pin, or if the output is disabled, as an input only. Any unused inputs should be tied to ground. In either "REGISTERED" or "COMBINATORIAL" configuration, the output of the register may be fed back to the array. This allows the creation of state machines by pro-
viding storage and feedback of the current system state. The register is clocked by the signal from Pin 1. The register is initialized on power up to Q output LOW and $\bar{Q}$ output HIGH.
In both the Combinatorial and Registered configurations, the source of the "OUTPUT ENABLE" signal can be individually chosen with architecture bit ' C 2 '. The OE signal may be generated within the array, or from the external $\overline{\mathrm{OE}}$ pin (Pin 11). The Pin 11 allows direct control of the outputs, hence having faster enable/disable times.
Each output cell can be configured for "OUTPUT POLARITY". The output can be either Active HIGH or Active LOW. This option is controlled by architecture bit 'C0'.

Along with this increase in functional density, the Cypress PLD C 18G8 provides lower power operation through the use of CMOS technology, increased testability with a register preload feature and guaranteed AC performance through the use of a phantom array. The phantom array allows the 18G8 to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PLD C 18G8 at incoming inspection before committing the device to a specific function through programming.

## Programmable Output Cell



Figure 1

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C} \quad$ Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . $>$ 2001V
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
(per MIL-STD-883 Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Supply Voltage to Ground Potential . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage
. . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current into Outputs (Low) . . . . . . . . . . . . 24 mA
DC Programming Voltage
. 13.0V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Military $[7]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range (Unless Otherwise Noted) ${ }^{[7]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Commercial | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}_{1} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | Commercial |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Military |  |  |  |
| V ${ }_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH ${ }^{\text {[1] }}$ Voltage for all Inputs |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW ${ }^{[1]}$ Voltage for all Inputs |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {PP }}$ |  | Programming Voltage @ $\mathrm{IPP}^{\text {a }}=50 \mathrm{~mA}$ Max. |  |  | 12.0 | 13.0 | V |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}[2]$ |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max. }, \text { I } \end{aligned}$ | Commercial -15L |  |  | 70 | mA |
|  |  |  | Commercial -12, 15 |  |  | 90 |  |
|  |  |  | Military |  |  | 110 |  |
| IOZ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | 40 | $\mu \mathrm{A}$ |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 |  |

## AC Test Loads and Waveforms (Commercial)



## Figure 2b

Equivalent to: THÉVENIN EQUIVALENT (Military)

## Configuration Table ${ }^{[8]}$

Table 1

| $\mathbf{C}_{3}$ | $\mathbf{C}_{\mathbf{2}}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ | Configuration |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Active LOW, Registered Mode, Registered Feedback, Pin 11 OE |
| 0 | 0 | 0 | 1 | Active HIGH, Registered Mode, Registered Feedback, Pin 11 OE |
| 0 | 0 | 1 | 0 | Active LOW, Combinatorial Mode, Registered Feedback, Pin 11 OE |
| 0 | 0 | 1 | 1 | Active HIGH, Combinatorial Mode, Registered Feedback, Pin 11 OE |
| 0 | 1 | 0 | 0 | Active LOW, Registered Mode, Registered Feedback, Product Term OE |
| 0 | 1 | 0 | 1 | Active HIGH, Registered Mode, Registered Feedback, Product Term OE |
| 0 | 1 | 1 | 0 | Active LOW, Combinatorial Mode, Registered Feedback, Product Term OE |
| 0 | 1 | 1 | 1 | Active HIGH, Combinatorial Mode, Registered Feedback, Product Term OE |
| 1 | 0 | 0 | 0 | Active LOW, Registered Mode, Pin Feedback, Pin 11 OE |
| 1 | 0 | 0 | 1 | Active HIGH, Registered Mode, Pin Feedback, Pin 11 OE |
| 1 | 0 | 1 | 0 | Active LOW, Combinatorial Mode, Pin Feedback, Pin 11 OE |
| 1 | 0 | 1 | 1 | Active HIGH, Combinatorial Mode, Pin Feedback, Pin 11 OE |
| 1 | 1 | 0 | 0 | Active LOW, Registered Mode, Pin Feedback, Product Term OE |
| 1 | 1 | 0 | 1 | Active HIGH, Registered Mode, Pin Feedback, Product Term OE |
| 1 | 1 | 1 | 0 | Active LOW, Combinatorial Mode, Pin Feedback, Product Term OE |
| 1 | 1 | 1 | 1 | Active HIGH, Combinatorial Mode, Pin Feedback, Product Term OE |

Switching Characteristics PLD C 18G8 Over Operating Rangel ${ }^{[4, ~ 7, ~ 9] ~}$

| Parameters | Description | Commercial |  |  |  | Military |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -12 |  | -15, -15L |  | -15 |  | -20 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {tPD }}$ | Input or Feedback to Non-Registered Output |  | 12 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable |  | 12 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable |  | 12 |  | 15 |  | 15 |  | 20 | ns |
| tPZX | Pin 11 to Output Enable |  | 10 |  | 12 |  | 12 |  | 15 | ns |
| tPXZ | Pin 11 to Output Disable |  | 10 |  | 10 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  | 10 |  | 12 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\mathbf{S}}$ | Input or Feedback Setup Time | 12 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{tP}^{\text {[5] }}$ | Clock Period | 22 |  | 24 |  | 27 |  | 35 |  | ns |
| twh | Clock High Time | 7 |  | 8 |  | 9 |  | 10 |  | ns |
| twL | Clock Low Time | 8 |  | 9 |  | 10 |  | 11 |  | ns |
| $\mathrm{f}_{\mathrm{MAX}}{ }^{[6]}$ | Maximum Frequency | 45.5 |  | 41.6 |  | 37.0 |  | 28.6 |  | MHz |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. Figure $2 a$ test load used for all parameters except $\mathrm{t}_{\mathrm{ER}}, \mathrm{t}_{\mathrm{PZX}}$ and $\mathrm{t}_{\mathrm{PXZ}}$ Figure $2 b$ test load used for $\mathrm{t}_{\mathrm{ER}}, \mathrm{t}_{\mathrm{PZX}}$ and $\mathrm{t}_{\mathrm{PXZ}}$.
5. $t_{p}$, minimum guaranteed clock period is that guaranteed for state machine operation and is calculated from $t_{p}=t_{S}+t_{C O}$. The minimum guaranteed period for registered data path operation (no feedback) can be calculated as the greater of ( $\left.t_{W H}+t_{W L}\right)$ or $\left(t_{S}+t_{H}\right)$.
6. $\mathrm{f}_{\text {MAX }}$, minimum guaranteed operating frequency, is that guaranteed for state machine operation and is calculated from $\mathrm{f}_{\text {MAX }}=1 /\left(\mathrm{ts}_{\mathrm{s}}+\right.$ $\mathrm{t}_{\mathrm{CO}}$ ). The minimum guaranteed $\mathrm{f}_{\mathrm{MAX}}$ for registered data path operation (no feedback) can be calculated as the lower of $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)$ or $1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{H}}\right)$.
7. $T_{A}$ is the "instant on" case temperature.
8. In the virgin or unprogrammed state, a configuration bit location is in the " 0 " state.
9. The parameters $t_{E R}$ and $t_{P X Z}$ are measured as the delay from the input disable logic threshold transition to $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ for an enabled HIGH output or $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ for an enabled LOW output.

SEMICONDUCTOR

## Switching Waveform



For more information regarding PLD devices, refer to the Application Brief in the Appendix.

## INPUT LINES



## Ordering Information

| $\begin{aligned} & \mathbf{I} \mathbf{I C C} \\ & (\mathbf{m A}) \end{aligned}$ | Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 90 | 12 | PLD C 18G8-12PC | P5 | Commercial |
|  |  | PLD C 18G8-12WC | W6 |  |
|  |  | PLD C 18G8-12VC | V5 |  |
|  |  | PLD C 18G8-12JC | J61 |  |
| 70 | 15 | PLD C 18G8L-15PC | P5 | Commercial |
|  |  | PLD C 18G8L-15WC | W6 |  |
|  |  | PLD C 18G8L-15VC | V5 |  |
|  |  | PLD C 18G8L-15JC | J61 |  |
| 90 | 15 | PLD C 18G8-15PC | P5 | Commercial |
|  |  | PLD C 18G8-15WC | W6 |  |
|  |  | PLD C 18G8-15VC | V5 |  |
|  |  | PLD C 18G8-15JC | J61 |  |
| 110 | 15 | PLD C 18G8-15DMB | D6 | Military |
|  |  | PLD C 18G8-15WMB | W6 |  |
|  |  | PLD C 18G8-15LMB | L61 |  |
| 110 | 20 | PLD C 18G8-20DMB | D6 | Military |
|  |  | PLD C 18G8-20WMB | W6 |  |
|  |  | PLD C 18G8-20LMB | L61 |  |

Document \#: 38-00080-A

PLD C 20G10B/PLD C 20G10

## CMOS Generic 24 Pin Reprogrammable Logic Device

## Features

- Fast
- Commercial: tpD $=15 \mathrm{~ns}$, $\mathbf{t}_{\mathrm{CO}}=10 \mathrm{~ns}, \mathrm{t}_{\mathrm{S}}=12 \mathrm{~ns}$
- Military: tPD $=20 \mathrm{~ns}$, $\mathbf{t}_{\mathrm{CO}}=15 \mathrm{~ns}, \mathrm{t}_{\mathrm{S}}=15 \mathrm{~ns}$
- Low power
- ICC max.: 70 mA , Commercial
- ICC max.: 100 mA , Military
- Commercial and military temperature range
- User-programmable output cells
- Selectable for registered or combinatorial operation
- Output polarity control
- Output enable source selectable from pin 13 or product term
- Generic architecture to replace standard logic functions including: 20L10, 20L8, 20R8, 20R6, 20R4, 12L10, 14L8, 16L6, 18L4, 20L2 and 20V8
- Eight product terms and one OE product term per output
- CMOS EPROM technology for reprogrammability
- Highly reliable
- Uses proven EPROM technology
- Fully AC and DC tested
- Security feature prevents logic pattern duplication
- $>2000 \mathrm{~V}$ input protection for electrostatic discharge
$- \pm \mathbf{1 0 \%}$ power supply voltage and higher noise immunity


## Functional Description

Cypress PLD devices are high speed electrically programmable Logic Devices. These devices utilize the sum of products (AND-OR) structure providing users the ability to program custom logic functions for unique requirements.
In an unprogrammed state the AND gates are connected via EPROM cells to both the true and complement of every input. By selectively programming the EPROM cells, AND gates may be connected to either the true or complement or disconnected from both true and complement inputs.
Cypress PLD C 20G10 uses an advanced 0.8 micron CMOS technology and a proven EPROM cell as the pro-

## Logic Symbol

20G10


## LCC Pinout



0053-17

STD PLCC Pinout


JEDEC PLCC Pinout ${ }^{[16]}$


Selection Guide

| Generic Part Number | ICC |  |  | tPD |  | ts |  | $\mathrm{t}_{\mathbf{C O}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | L | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil |
| 20G10B-15 | - | 70 | - | 15 | - | 12 | - | 10 | - |
| 20G10B-20 | - | 70 | 100 | 20 | 20 | 12 | 15 | 12 | 15 |
| 20G10B-25 | - | - | 100 | - | 25 | - | 18 | - | 15 |
| 20G10-25 | - | 55 | - | 25 | - | 15 | - | 15 | - |
| 20G10-30 | - | - | 80 | - | 30 | - | 20 | - | 20 |
| 20G10-35 | - | 55 | - | 35 | - | 30 | - | 25 | - |
| 20G10-40 | - | - | 80 | - | 40 | - | 35 | - | 25 |

## Functional Description (Continued)

grammable element. This technology and the inherent advantage of being able to program and erase each cell enhances the reliability and testability of the circuit. This reduces the burden on the customer to test and to handle rejects.
A preload function allows the registered outputs to be preset to any pattern during testing. Preload is important for testing the functionality of the Cypress PLD device.

## 20G10 Functional Description

The PLD C 20G10 is a generic 24 pin device that can be programmed to logic functions which include but are not limited to: 20L10, 20L8, 20R8, 20R6, 20R4, 12L10, 14L8, 16L6, 18L4, 20L2 and 20V8. Thus, the PLD C 20G10 provides significant design, inventory and programming flexibility over dedicated 24 pin devices. It is executed in a 24 pin 300 mil molded DIP and a 300 mil windowed Cerdip. It provides up to 22 inputs and 10 outputs. When the windowed CERDIP is exposed to UV light, the 20G10 is erased and then can be reprogrammed.
The Programmable Output Cell provides the capability of defining the architecture of each output individually. Each of the 10 output cells may be configured with "REGISTERED" or "COMBINATORIAL" outputs, "ACTIVE HIGH" or "ACTIVE LOW" outputs, and "PRODUCT TERM" or "PIN 13" generated output enables. Three Architecture Bits determine the configurations as shown in Table 1 and in Figures 2 through 9. A total of eight different configurations are possible, with the two most common shown in Figure 4 and Figure 6. The default or unprogrammed state is REGISTERED/ACTIVE LOW/ PRODUCT TERM OE as shown in Figure 2. The entire Programmable Output Cell is shown in Figure 1.
The architecture bit ' C 1 ' controls the REGISTERED/ COMBINATORIAL option. In the "COMBINATORIAL" configuration, the output can serve as an I/O pin, or if the output is disabled, as an input only. Any unused inputs should be tied to ground. In the "REGISTERED" configuration, the output of the register is fed back to the array. This allows the creation of control-state machines by providing the next state. The register is clocked by the
signal from Pin 1. The register is initialized on power up to Q output LOW and $\bar{Q}$ output HIGH.
In both the Combinatorial and Registered configurations, the source of the "OUTPUT ENABLE" signal can be individually chosen with architecture bit ' C 2 '. The OE signal may be generated within the array, or from the external $\overline{\mathrm{OE}}$ pin (Pin 13). The Pin 13 allows direct control of the outputs, hence having faster enable/disable times.
Each output cell can be configured for "OUTPUT POLARITY". The output can be either Active HIGH or Active LOW. This option is controlled by architecture bit 'CO'.
Along with this increase in functional density, the Cypress PLD C 20G10 provides lower power operation through the use of CMOS technology, increased testability with a register preload feature and guaranteed AC performance through the use of a phantom array. The phantom array allows the 20 G 10 to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PLD C 20G10 at incoming inspection before committing the device to a specific function through programming.

## Programmable Output Cell



Figure 1

## Configuration Table

Table 1

| Figure | $\mathbf{C}_{\mathbf{2}}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ | Configuration |
| :---: | :---: | :---: | :---: | :--- |
| 2 | 0 | 0 | 0 | Product Term OE/Registered/Active LOW |
| 3 | 0 | 0 | 1 | Product Term OE/Registered/Active HIGH |
| 6 | 0 | 1 | 0 | Product Term OE/Combinatorial/Active LOW |
| 7 | 0 | 1 | 1 | Product Term OE/Combinatorial/Active HIGH |
| 4 | 1 | 0 | 0 | Pin 13 OE/Registered/Active LOW |
| 5 | 1 | 0 | 1 | Pin 13 OE/Registered/Active HIGH |
| 8 | 1 | 1 | 0 | Pin 13 OE/Combinatorial/Active LOW |
| 9 | 1 | 1 | 1 | Pin 13 OE/Combinatorial/Active HIGH |

## Registered Output Configurations



Figure 2. Product Term OE/Active LOW


Figure 4. Pin 13 OE/Active LOW


0053-38
Figure 3. Product Term OE/Active HIGH


0053-40
Figure 5. Pin 13 OE/Active HIGH

## Combinatorial Output Configurations ${ }^{[5]}$



Figure 6. Product Term OE/Active LOW


Figure 8. Pin 13 OE/Active LOW


Figure 7. Product Term OE/Active HIGH


Figure 9. Pin 13 OE/Active HIGH
$\qquad$

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$ Static Discharge Voltage
$>2001 \mathrm{~V}$
Ambient Temperature with
Power Applied
$\ldots \ldots \ldots \ldots \ldots-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\qquad$
$\qquad$ -0.5 V to +7.0 V
DC Input Voltage $\qquad$ -3.0 V to +7.0 V
Output Current into Outputs (Low) 16 mA

## DC Programming Voltage

PLD C 20G10B and CG7C323B-A
PLD C 20G10 and CG7C323-A 14.0 V
(per MIL-STD-883 Method 3015)
Latchup Current ............................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V CC $^{\prime}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[7]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range (Unless Otherwise Noted) ${ }^{[6]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {O }}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | COM'L/IND | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Military |  |  |  |
| VOL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | COM'L/IND |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH ${ }^{\text {[1] }}$ Voltage for all Inputs |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW ${ }^{\text {[1] }}$ Voltage for all Inputs |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -10 | 10 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[2]}$ |  |  |  | -90 | mA |
| ICC | Power Supply Current | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max.} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ <br> Unprogrammed Device | COM'L/IND -15, -20 |  |  | 70 | mA |
|  |  |  | COM'L/IND -25, -35 |  |  | 55 |  |
|  |  |  | Military -20, -25 |  |  | 100 |  |
|  |  |  | Military -30, -40 |  |  | 80 |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | $-100$ | 100 | $\mu \mathrm{A}$ |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 4 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 |  |

## Switching Characteristics PLD C 20G10 Over Operating Range[4, 6]

| Parameters | Description | Commercial |  |  |  |  |  |  |  | Military |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B-15 |  | B-20 |  | -25 |  | -35 |  | B-20 |  | B-25 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tPD | Input to Output Propagation Delay ${ }^{[14]}$ |  | 15 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| tea | Input to Output Enable Delay |  | 15 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| ter | Input to Output Disable Delay ${ }^{[9]}$ |  | 15 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| tPZX | $\overline{\mathrm{OE}}$ Input to Output Enable Delay |  | 12 |  | 15 |  | 20 |  | 25 |  | 17 |  | 20 |  | 25 |  | 25 | ns |
| tPZX | $\overline{\text { OE Input to Output }}$ Disable Delay |  | 12 |  | 15 |  | 20 |  | 25 |  | 17 |  | 20 |  | 25 |  | 25 | ns |
| tco | Clock to Output Delay[14] |  | 10 |  | 12 |  | 15 |  | 25 |  | 15 |  | 15 |  | 20 |  | 25 | ns |
| ts | Input or Feedback Setup Time | 12 |  | 12 |  | 15 |  | 30 |  | 15 |  | 18 |  | 20 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{P}$ | External Clock <br> Period ( $\mathrm{T}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{s}}$ ) | 22 |  | 24 |  | 30 |  | 55 |  | 30 |  | 33 |  | 40 |  | 60 |  | ns |
| twh | Clock Width HIGH ${ }^{[3,8]}$ | 8 |  | 10 |  | 12 |  | 17 |  | 12 |  | 14 |  | 16 |  | 22 |  | ns |
| twL | Clock Width LOW ${ }^{[3,8]}$ | 8 |  | 10 |  | 12 |  | 17 |  | 12 |  | 14 |  | 16 |  | 22 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | External Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[10]}$ | 45.4 |  | 41.6 |  | 33.3 |  | 18.1 |  | 33.3 |  | 30.3 |  | 25.0 |  | 16.6 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Data Path Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)\right)^{[11]}$ | 62.5 |  | 50.0 |  | 41.6 |  | 29.4 |  | 41.6 |  | 35.7 |  | 31.2 |  | 22.7 |  | MHz |
| $\mathrm{f}_{\text {MAX }}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[12]}$ | 66.6 |  | 45.4 |  | 35.7 |  | 20.8 |  | 33.3 |  | 32.2 |  | 28.5 |  | 18.1 |  | MHz |
| ${ }^{\text {t }}$ CF | Register Clock to Feedback Input ${ }^{[13]}$ |  | 3.0 |  | 10 |  | 13 |  | 18 |  | 13 |  | 13 |  | 15 |  | 20 | ns |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\mathrm{OUT}}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. Figure 11 a test load used for all parameters except ter, tPZX and tpxz. Figure $^{11 b}$ test load used for ter, tpZx and $\mathrm{t}_{\mathrm{PXZ}}$. See Figure 10 for waveforms.
5. Bidirectional I/O configurations are possible only when the combinatorial output option is selected.
6. See the last page of this specification for Group A subgroup testing information.
7. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
8. Tested by periodically sampling production product.
9. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous high level has fallen to 0.5 volts below V OH Min. or a previous low level has risen to 0.5 volts above $V_{\text {OL }}$ Max. Please see Figure 10 for enable and disable waveforms and measurement reference levels.
10. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feed back can operate.
11. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feed back can operate. This parameter is tested periodically by sampling production product.
13. This parameter is calculated from the clock period at $f_{\text {MAX }}$ internal (f $\mathrm{mAX}^{3}$ ) as measured (see note 12 above) minus ts.
14. This specification is guaranteed for all device outputs changing state in a given access cycle.

## Test Waveforms

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| tPXZ ( - ) | 1.5 V |  |
| tPXZ ( + ) | 2.6 V |  |
| tPZX( + ) | $\mathrm{V}_{\text {the }}$ |  |
| tPZX( - ) | $\mathrm{V}_{\text {the }}$ |  |
| $\mathrm{t}_{\mathrm{ER}(-)}$ | 1.5 V |  |
| teR( + ) | 2.6 V |  |
| $\mathrm{t}_{\mathrm{EA}}(+)$ | $\mathrm{V}_{\text {thc }}$ |  |
| $\mathrm{t}_{\mathrm{EA}(-)}$ | $\mathrm{V}_{\text {the }}$ |  |

## AC Test Loads and Waveforms (Commercial)



Figure 11a

Equivalent to:
THÉVENIN EQUIVALENT (Commercial)



Equivalent to:

## Switching Waveforms



For more information regarding PLD devices, refer to the Application Brief in the Appendix.

Functional Logic Diagram PLD C 20G10


0053-23

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the PLD C 20G10. For this reason, an opaque label should be placed over the window if the device is exposed to sunlight or fluorescent lighting for extended periods of time. In addition, high ambient light levels can create holeelectron pairs which may cause "blank" check failures or "verify errors" when programming "windowed" parts. This phenomenon can be avoided by use of an opaque label over the window during programming in high ambient light environments.
The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity $\times$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating, the exposure would be approximately 35 minutes. The PLD C 20G10 needs to be placed within 1 inch of the lamp during erasure. Permanent damage may result if the device is exposed to high intensity UV light for an extended period of time.
$7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Device Programming

The PLD C 20 G 10 can be programmed on inexpensive conventional PROM/EPROM programmers with appropriate personality or socket adapters and the CY3000 QuickPro programmer. Once the PLD device is programmed, one additional location can be programmed to prohibit logic pattern verification. This security feature gives the user additional protection to safeguard his proprietary logic. This feature is highly reliable and due to EPROM technology it is impossible to visually read the programmed cell locations.
The PLD C 20G10 has multiple programmable functions. In addition to the normal array, a "PHANTOM" array, "TOP and BOTTOM TEST"' and a "SECURITY" feature are programmable. The PLD C 20G10 security mechanism, when invoked, prevents access to the "NORMAL" and "TOP/BOTTOM TEST" array. The "PHANTOM" array feature is still accessible, allowing programming and verification of the pattern in the "PHANTOM" array. Functional operation of all other features is allowed regardless of the state of the "SECURITY BIT". In addition, the device contains 10 programmable output cells which are programmed to configure the device functionality for each specific application.
The logic array is divided into a "NORMAL" array and a "PHANTOM" array. The normal array is used to configure the device to perform a specific function as required by the user, and the phantom array is provided as a test array for Cypress' testing the device prior to user programming thus assuring a reliable, thoroughly tested product. The "PHANTOM" array contains four additional columns connected to input pins 2 (TRUE), 7 (INVERTING), 10 (TRUE) and 11 (TRUE). These inputs may be programmed to be connected to all normal product terms. This allows all sense amplifiers and programmable output cells to be exercised for both functionality and performance after assembly and prior to shipment. These features are in addition to the normal array. They do not affect normal operation, allowing the user full programming of the normal array, while allowing the device to be fully tested.

The "TOP TEST" and "BOTTOM TEST" feature, allow connection of all input terms to either pin 23 or 13. These locations may be programmed and subsequently exercised in the "TOP TEST" and "BOTTOM TEST" mode. Like the Phantom array above, this feature has no effect in the normal mode of operation. Cells in the PHANTOM ARRAY, TOP TEST, and BOTTOM TEST areas are programmed at Cypress during the manufacturing operation, and they therefore will be programmed when received in a non-windowed package by the user. Consequently, the user will normally have no need to program these cells.
The architecture bits $\mathrm{C}_{0}, \mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are used to configure each programmable output cell individually. $\mathrm{C}_{0}$ selects output polarity, $\mathrm{C}_{1}$ selects the combinatorial or registered mode of operation and $C_{2}$ selects the source of output enable. If the registered mode of operation is selected, the feedback path is automatically selected to be from the register. In the combinatorial mode the feedback path is automatically selected to be from the I/O pin. In this combinatorial mode, the output from the array may be fed into the array or if the output is deselected using the output enable product term the pin may be used as an external input. There is not a mode where the I/O pin may be used as a combinatorial output or an input pin, while the register is used as a state register. The architecture bits are programmed as a separate item during normal programming. An I/O pin is configured to be an input by programming the output cell into a combinatorial mode and disabling the ouput with the output enable product term.

## Pinout

The PLD C 20G10 PROGRAMMING pinout is shown in Figure 13. In the Programming pinout configuration, the device may be programmed and verified for the NORMAL mode of operation and also programmed, verified and operated in PHANTOM and TEST modes. These special modes of operation are achieved through the use of supervoltages applied to certain pins. Care should be exercised when entering and exiting these modes, paying specific attention to both the operating modes as specified in Table 1 and the sequencing of the supervoltages as shown in the timing diagrams.

## Programming Pinout



0053-27

Figure 13

PLD C 20G10B/PLD C 20G10

## Programming Algorithm

With the exception of the Security bit, all arrays are programmed in a similar manner. The data to be programmed is represented by a " 1 " or " 0 " on the I/O pins. A " 1 " indicates that an unprogrammed location is to be programmed and a " 0 " indicates that an unprogrammed location is to remain unprogrammed. All locations to be programmed are addressed as row and column locations. Table 2 "Operating Modes" along with Tables 3 through 6 provide the specific address for each addressed location to be programmed along with mode selection information for both programming and operation in the "PHANTOM" and "TEST" modes.
When programming the security bit, a supervoltage on pin 3 is used as data with a programming pulse on pin 13. Verification is controlled with a supervoltage on pins 4 and the data out on pin 3.

## 20G10 JEDEC Map

The 20G10 JEDEC Map is organized as follows: the EPROM fuses for the product terms and input lines are located between 0000 and 3959 (decimal). The architecture bits are located between locations 3960 and 3989. Location 3960 is the Polarity Bit (CO), location 3961 is the Registered/Combinatorial Bit (C1), and location 3962 is the Output Enable Bit (C2) for output pin 23. Locations 3963, 3964, and 3965 are the architecture bit locations for output pin 22. This pattern repeats for output pins $21,20,19,18$, $17,16,15$, and 14.

## Operating Modes

Table 2 describes the operating and programming modes of the PLD C 20 G 10 . The majority of the programming modes function with a PROGRAM, PROGRAM INHIBIT and PROGRAM VERIFY sequence. The exception is the Security Program operation, which shows no program inhibit function. Two timing diagrams are provided for these two different methodologies of programming in Figures $15 \& 16$. Tables 3 through 6 are used as indicated to provide the individual addresses of the various arrays and cells to be programmed. There are 5 operating modes in addition to the programming modes for the PAL C 22 V 10.

These provide NORMAL operation, PHANTOM operation, TOP TEST, BOTTOM TEST and a register preload feature for testing.
In the normal operating mode, all signals are TTL levels and the device functions as it is internally programmed in the NORMAL array. In the PHANTOM mode of operation, the device operates logically as a function of the contents of the PHANTOM array. In this mode pins 2,10 \& 11 are non-inverting inputs and pin 7 is an inverting input. The programmable output cells function as they are programmed for normal operation. If the programmable output cells have not yet been programmed, they are in a registered inverting configuration. The PHANTOM mode is invoked by placing a supervoltage $V_{P P}$ on pin 6 . Care should be exercised when entering and leaving this mode that the supervoltage is applied no sooner than 20 ms after the $V_{C C}$ is stable, and removed a minimum of 20 ms before $\mathrm{V}_{\mathrm{CC}}$ is removed.

## TOP and BOTTOM TEST

The TOP TEST and BOTTOM TEST modes are entered and exited in the same manner, with the same concern for power sequencing, but the supervoltage is applied to pins 9 \& 10 respectively. In these modes an extra product term controls an output pin. TOP TEST controls pin 23, and BOTTOM TEST controls pin 14. These product terms are controlled by the normal device inputs, and allow testing of all input structures.

## Preload

Finally for testing of programmed functions, a preload feature allows any or all of the registers to be loaded with an initial value for testing. This is accomplished by raising pin 8 to a supervoltage $V_{P P}$, which puts the output drivers in a high impedance state. The data to be loaded is then placed on the I/O pins of the device and is loaded into the registers on the positive edge of the clock on pin 1. A " 0 " on the I/O pin preloads the register with a " 0 " and a " 1 " preloads the register with a " 1 ". The actual signal on the output pin will be the inversion of the input data. The data on the I/O pins is then removed, and pin 8 returned to a normal TTL voltage. Again care should be exercised to power sequence the device properly.

Operating Modes
Table 2

| Operating Modes |  | $\begin{gathered} \text { Pin } \\ 1 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ \mathbf{2} \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 3 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 4 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ \mathbf{5} \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 6 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 7 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 8 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 9 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 17 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 20 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Pins } \\ 15,16,18, \\ 19,21 \& 22 \end{array}$ | $\begin{gathered} \text { Pin } \\ 23 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feature | Function |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Main Array Product | Program | $\mathrm{V}_{\mathbf{P P}}$ | Table 3 |  |  |  |  |  | Table 4 |  |  |  | $\mathrm{V}_{\mathbf{P P}}$ | Data In |  |  |  |  |
|  | Program Inhibit | $V_{\text {PP }}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |  |  |  |  |
|  | Program Verify ${ }^{[3]}$ | $\mathrm{V}_{\mathbf{P P}}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {ILP }}$ | Data Out |  |  |  |  |  |  |  |  |
| Output <br> Enable <br> Product <br> Terms | Program | $\mathrm{V}_{\text {PP }}$ | Table 3 |  |  |  |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\mathbf{P P}}$ | Data In |  |  |  |  |
|  | Program Inhibit | $\mathrm{V}_{\text {PP }}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |
|  | Program Verify | $\mathrm{V}_{\text {PP }}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | Data Out |  |  |  |  |
| Top Test, Bottom Test Notes | Program | $V_{\text {PP }}$ | Table 3 |  |  |  |  |  |  |  |  |  | VIHP | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\begin{gathered} \text { Data } \\ \text { In } \end{gathered}$ | $\begin{aligned} & \text { Data } \\ & \text { In } \end{aligned}$ | $\begin{gathered} \text { Data } \\ \text { In } \end{gathered}$ | $\mathrm{V}_{\text {ILP }}$ | $\begin{gathered} \text { Data } \\ \text { In } \end{gathered}$ |
|  | Program Inhibit | $\mathrm{V}_{\text {PP }}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | High Z | High Z | High Z | High Z | High Z |
|  | Program Verify | $V_{\text {PP }}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | Data <br> Out | Data <br> Out | Data <br> Out | Driven | Data <br> Out |
| Architecture Bits | Program | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | Table 5 |  | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\mathbf{P P}}$ | Data In |  |  |  |  |
|  | Program Inhibit | $\mathrm{V}_{\text {PP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |  |  | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |
|  | Program Verify | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |  |  | $\mathrm{V}_{\mathbf{P P}}$ | $V_{\text {ILP }}$ | Data Out |  |  |  |  |
| Security <br> Bit | Program | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
|  | Verify | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\begin{gathered} \text { Data } \\ \text { Out } \\ \hline \end{gathered}$ | VPP | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | VILP | VILP | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | VILP | Driven Outputs |  |  |  |  |
| PAL <br> Mode <br> Operation | Normal | CP/I | I | I | I | I | I | I | I | I | I | I | I | I/O |  |  |  |  |
|  | Phantom | CP/I | I | NA | NA | NA | $\mathrm{V}_{\mathrm{PP}}$ | I | NA | NA | I | I | NA | Output |  |  |  |  |
|  | Top Test | I | I | I | 1 | 1 | I | I | I | $\mathrm{V}_{\mathrm{PP}}$ | I | I | I | NA |  |  |  | Out |
|  | Bottom Test | I | I | I | 1 | I | I | I | I | 1 | $\mathrm{V}_{\text {PP }}$ | I | I | Out | NA |  |  |  |
|  | Reg Preload | Notes | NA | NA | NA | NA | NA | NA | $\mathrm{V}_{\text {PP }}$ | NA | NA | NA | $\mathrm{V}_{\text {ILP }}$ | Data In |  |  |  |  |
| Phantom Array Product Terms | Program | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | Table 6 |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | Table 4 |  |  |  | $\mathrm{V}_{\mathbf{P P}}$ | Data In |  |  |  |  |
|  | Program Inhibit | $V_{\text {PP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |  |  | $\mathrm{V}_{\text {ILP }}$ | $V_{P P}$ |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |
|  | Program Verify | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ |  |  | $V_{\text {ILP }}$ | $V_{\text {PP }}$ |  |  |  |  | $\mathrm{V}_{\text {ILP }}$ | Data Out |  |  |  |  |
| Phantom <br> Output <br> Enable <br> Product <br> Terms | Program | VPP | $\mathrm{V}_{\text {ILP }}$ | VILP | Table 6 |  | $\mathrm{V}_{\text {ILP }}$ | $V_{P P}$ | $\mathrm{V}_{\text {IHP }}$ | VIHP | $\mathrm{V}_{\text {IHP }}$ | VPP | VPP | Data In |  |  |  |  |
|  | Program Inhibit | $\mathrm{V}_{\text {PP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |  |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |
|  | Program Verify | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IL }}$ |  |  | $\mathrm{V}_{\text {ILP }}$ | $V_{P P}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | Data Out |  |  |  |  |

## Notes:

1. DATA IN and DATA OUT for programming Synchronous Set, Asynchronous Reset, TOP TEST and BOTTOM TEST is programmed and verified on the following pins.

Pin $14=$ BOTTOM TEST
Pin $17=$ Synchronous Set
Pin $20=$ Asynchronous Reset
Pin $23=$ TOP TEST
2. The preload clock on pin 1 loads the Registers on a LOW going HIGH transition.
3. It is necessary to toggle $\overline{\mathrm{OE}}$ (Pin 13) HIGH during all address transitions while in the program verify/blank check mode.

## Input Term Addresses

Table 3 is used during the programming and verification of the main array, output enable, asynchronous reset, synchronous preset, TOP and BOTTOM TEST as shown in Table 2.

It provides the addressing for the 44 normal input term columns which are connected with an EPROM transistor to the product terms.

Input Term Addresses
Table 3

| Input Term | $\begin{gathered} \text { Pin } \\ 2 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 3 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ \mathbf{4} \\ \hline \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 5 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 6 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 7 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 1 | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 2 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 3 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | VILP |
| 4 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | VILP | $V_{\text {ILP }}$ |
| 5 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | V IHP | $V_{\text {ILP }}$ | VILP | $V_{\text {ILP }}$ |
| 6 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 7 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 8 | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | VILP |
| 9 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 10 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | V ${ }_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 11 | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 12 | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 13 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | VILP |
| 14 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | V ${ }_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 15 | VIHP | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 16 | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 17 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | VIHP | $V_{\text {ILP }}$ |
| 18 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 19 | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 20 | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 21 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 22 | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | VIHP | $V_{\text {ILP }}$ |
| 23 | VIHP | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | V IHP | $V_{\text {ILP }}$ |
| 24 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | VILP | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 25 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | VILP | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | VILP |
| 26 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 27 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 28 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | VIHP | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 29 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | VIHP | $\mathrm{V}_{\text {ILP }}$ |
| 30 | VILP | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 31 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | V IHP | $V_{\text {IHP }}$ | VIHP | VILP |
| 32 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | VIHP |
| 33 | VIHP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 34 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | VILP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 35 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 36 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | VIHP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 37 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 38 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | VILP | $V_{\text {IHP }}$ |
| 39 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 40 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 41 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | VILP | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 42 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 43 | VIHP | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |

## Product Term Addresses

Table 4 is used for the programming of the "PHANTOM" and normal array. It provides the addressing for the 8 product terms associated with each input.

## Product Term Addresses

Table 4

| Product <br> Term | Pin <br> $\mathbf{8}$ | Pin <br> 9 | Pin <br> $\mathbf{1 0}$ | Pin <br> $\mathbf{1 1}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{~V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 1 | $\mathrm{~V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 2 | $\mathrm{~V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 3 | $\mathrm{~V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 4 | $\mathrm{~V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 5 | $\mathrm{~V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 6 | $\mathrm{~V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 7 | $\mathrm{~V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |

## Architecture Bit Addressing

Table 5 provides the addressing for the architecture bits used to control the configuration of the individual Programmable Output Cells. In the unprogrammed state, the Programmable Output Cells are in a registered, active low or inverting configuration with output enable controlled from the product term. They are programmed with a " 1 " on the pin associated with the Programmable Output Cells and the appropriate address as shown in Table 5. Each architecture bit that is not to be programmed, requires a " 0 " on the I/O pin associated with the Programmable Output Cells.

## Architecture Bit Addressing

Table 5

| Architecture <br> Bit | Pin <br> $\mathbf{9}$ | Pin <br> $\mathbf{1 0}$ |
| :---: | :---: | :---: |
| Output <br> Polarity <br> C0 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| Register/ <br> Combinatorial <br> Output C1 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| Product Term/ <br> Pin 13 <br> Output Enable <br> C2 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |

## Phantom Input Term Addressing

Phantom input terms are addressed as columns P0 thru P3 and represent inputs from pins 2, 7, 10 and 11 respectively.

Pin 7 is inverted, and the remaining 3 are normal non-inverting. This PHANTOM array allows the output structures to be tested. They are only present in PHANTOM modes of operation.

## Phantom Input Term Addresses <br> Table 6

| Phantom <br> Input <br> Term | Pin <br> $\mathbf{4}$ | Pin <br> $\mathbf{5}$ |
| :---: | :---: | :---: |
| P0 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| P1 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ |
| P2 | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| P3 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ |

## Programming Flow Chart

The programming flow chart describes the sequence of operations for programming the NORMAL and PHANTOM arrays, the NORMAL and PHANTOM output enable product terms, the set and preset product terms, the Top Test product term, the Bottom Test product term, and the architecture bits. The exact sequencing and timing of the signals is shown in the "Array Programming Timing Diagram".
The logical sequence to program the device is described in detail in the flow chart below, and should be followed exactly for optimum intelligent programming that both minimizes programming time and realizes reliable programming. Particular attention should be paid to the application of $V_{C C}$ prior to $V_{P P}$, and removal of $V_{P P}$ prior to $V_{C C}$. See Figure 14 and Table 8 for specific timing and AC requirements. Notice that all programming is accomplished without switching $V_{P P}$ on pin 1 and that after programming and verifying all locations individually, the programmed locations should be verified one final time.
The normal word programming cycle, programs and verifies a word at a time as shown in the programming flowchart, Figure 13 and timing diagram Figure 14. After all locations are programmed, the flowchart requires a verify of all words. There is no independent timing diagram for this operation, rather Figure 14 also provides the correct timing information for this operation. When performing this verify only operation, eliminate the program portion of the cycle but maintain the setup and hold timing relative to the verify pulse. Under no circumstances should the verify signal be held low and the addresses toggled.
Note that the overprogram pulse in step 10 of the programming flowchart is a variable, " 4 " times the initial value when programming the NORMAL, PHANTOM, TOP TEST, BOTTOM TEST and OUTPUT ENABLE product terms and " 8 " times the initial value when programming the ARCHITECTURE BITS.

## Programming Flowchart



Figure 14

## Timing Diagrams

Programming timing diagrams are provided for two cases, programming of all cells except the SECURITY BIT and programming the SECURITY BIT.

## Array

Programming the NORMAL and PHANTOM arrays and output enables, reset, preset, architecture bits and the top/ bottom test features uses the timing diagram in Figure 15. ADDRESS refers to all applicable information in Tables 2 through 6 that is not specifically referenced in the timing diagram. DATA IN is provided on the I/O pins and

DATA OUT is verified on the same pins. A " 1 " ( $\mathrm{V}_{\mathrm{IHP}}$ ) on an I/O pin causes the addressed location to be programmed. A " 0 " on the I/O pin leaves the addressed location to be unprogrammed. All setup hold and delay times must be met, and in particular the sequence of operations should be strictly followed. During verify only operation it is not acceptable to hold PGM/VFY low and sequence addresses, as it violates address setup and hold times. Proper sequencing of all power and supervoltages is essential, to reliable programming of the device as improper sequencing could result in device damage.

## Programming Waveforms



## Notes:

1. Power, $\mathrm{V}_{\mathbf{P P}}$ \& $\mathrm{V}_{\mathrm{CC}}$ should not be cycled for each program/verify cycle, but may remain static during programming.
2. For programming OE Product Terms \& Architecture bits, Pin 11 (A9) must go to $\mathrm{V}_{\text {PP }}$ and satisfy $\mathrm{T}_{\mathrm{AS}}$ and $\mathrm{T}_{\mathrm{AN}}$.

Figure 15

## Security Cell

The security cell is programmed independently per the timing diagram in Figure 16, and the information in Table 2. Note again that proper sequencing of power and programming signals is required. Data in is represented as a supervoltage on pin 3 and verified as a TTL signal output on the
same pin. A " 0 " on pin 3 indicates that the security bit has been programmed, and a " 1 " indicates that security bit has not been programmed. Security is programmed with a single 50 ms pulse on pin 13. A supervoltage on pin 4 is used to verify security after $V_{P P}$ has been removed from pin 1.

## Programming Waveforms Security Cell



Figure 16

## DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Table 7

| Parameter | Description | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| VPP for PLD C 20G10B <br> and for CG7C323B-A | Programming Voltage | 12.0 | 13.0 | Volts |
| V PP for PLD C 20G10 $^{\text {and for CG7C323-A }}$ | Programming Voltage | 13.0 | 14.0 | Volts |
| V $_{\text {CCP }}$ | Supply Voltage <br> During Programming | 4.75 | 5.25 | Volts |
| $\mathbf{V}_{\text {IHP }}$ | Input HIGH Voltage <br> During Programming | 3.0 | $\mathbf{V}_{\mathbf{C C P}}$ | Volts |
| $\mathbf{V}_{\text {ILP }}$ | Input LOW Voltage <br> During Programming | -3.0 | 0.4 | Volts |
| $\mathbf{V}_{\text {OH }}$ | Output HIGH Voltage | 2.4 |  | Volts |
| $\mathbf{V}_{\text {OL }}$ | Output LOW Voltage |  | 0.4 | Volts |
| $\mathbf{I P P}$ | Programming <br> Supply Current | 40 | mA |  |

## AC Programming Parameters

Table 8

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathbf{P}}$ | Delay to Programming <br> Voltage | 20 |  | ms |
| $\mathrm{T}_{\mathrm{DP}}$ | Delay to Program | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{HP}}$ | Hold from Program or Verify | 1 |  | $\mu \mathrm{s}$ |
| TR,F | VPP Rise \& Fall Time | 50 |  | ns |
| $\mathrm{T}_{\text {AS }}$ | Address Setup Time | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DS }}$ | Data Setup Time | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{DH}}$ | Data Hold Time | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{PP}}$ | Programming Pulsewidth | 0.4 | 10 | ms |
| $\mathrm{T}_{\text {SPP }}$ | Programming Pulsewidth for Security | 50 |  | ms |
| T ${ }_{\text {DV }}$ | Delay from Program to Verify | 2 |  | $\mu \mathrm{s}$ |
| TVD | Delay to Data Out |  | 1 | $\mu \mathrm{s}$ |
| TVP | Verify Pulse Width | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{DZ}}$ | Verify to High Z |  | 1 | $\mu \mathrm{s}$ |

## Typical DC and AC Characteristics



NORMALIZED PROPAGATION DELAY vs. TEMPERATURE


AMBIENT TEMPERATURE ( ${ }^{\circ}$ C)
NORMALIZED SETUP TIME vs. TEMPERATURE



DELTA PROPAGATION TIME vs. OUTPUT LOADING


NORMALIZED CLOCK TO OUTPUT TIME vs. SUPPLY VOLTAGE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


NORMALIZED SETUP TIME vs. SUPPLY VOLTAGE


NORMALIZED CLOCK TO OUTPUT
TIME vs. TEMPERATURE


OUTPUT SOURCE CURRENT vs. VOLTAGE


Ordering Information

| tPD <br> (ns) | $\begin{gathered} \mathbf{t s}_{\mathbf{S}} \\ \text { (ns) } \end{gathered}$ | $\begin{aligned} & \mathbf{t}_{\mathbf{C O}} \\ & \text { (ns) } \end{aligned}$ | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{gathered}$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 12 | 10 | 70 | PLD C 20G10B-15PC/PI | P13 | Commercial/ Industrial |
|  |  |  |  | PLD C 20G10B-15WC/WI | W14 |  |
|  |  |  |  | PLD C 20G10B-15JC/JI* | J64 |  |
|  |  |  |  | PLD C 20G10B-15HC | H64 |  |
|  |  |  |  | CG7C323B-A15JC/JI[15] | J64 |  |
|  |  |  |  | CG7C323B-A15HC | H64 |  |
| 20 | 12 | 12 | 70 | PLD C 20G10B-20PC/PI | P13 | Commercial/ Industrial |
|  |  |  |  | PLD C 20G10B-20WC/WI | W14 |  |
|  |  |  |  | PLD C 20G10B-20JC/JI | J64 |  |
|  |  |  |  | PLD C 20G10B-20HC | H64 |  |
|  |  |  |  | CG7C323B-A20JC/JI ${ }^{\text {[15] }}$ | J64 |  |
|  |  |  |  | CG7C323B-A20HC | H64 |  |
| 20 | 15 | 15 | 100 | PLD C 20G10B-20DMB | D14 | Military |
|  |  |  |  | PLD C 20G10B-20WMB | W14 |  |
|  |  |  |  | PLD C 20G10B-20LMB | L64 |  |
| 25 | 15 | 15 | 55 | PLD C 20G10-25PC/PI | P13 | Commercial/ Industrial |
|  |  |  |  | PLD C 20G10-25WC/WI | W14 |  |
|  |  |  |  | PLD C 20G10-25JC/J 1 | J64 |  |
|  |  |  |  | PLD C 20G10-25HC | H64 |  |
|  |  |  |  | CG7C323-A25JC/J1[15] | J64 |  |
|  |  |  |  | CG7C323-A25HC | H64 |  |
| 25 | 18 | 15 | 100 | PLD C 20G10B-25DMB | D14 | Military |
|  |  |  |  | PLD C 20G10B-25WMB | W14 |  |
|  |  |  |  | PLD C 20G10B-25LMB | L64 |  |
| 30 | 20 | 20 | 80 | PLD C 20G10-30DMB | D14 | Military |
|  |  |  |  | PLD C 20G10-30WMB | W14 |  |
|  |  |  |  | PLD C 20G10-30LMB | L64 |  |
| 35 | 30 | 25 | 55 | PLD C 20G10-35PC/PI | P13 | Commercial/ Industrial |
|  |  |  |  | PLD C 20G10-35WC/WI | W14 |  |
|  |  |  |  | PLD C 20G10-35JC/JI | J64 |  |
|  |  |  |  | PLD C 20G10-35HC | H64 |  |
|  |  |  |  | CG7C323-A35JC/JI ${ }^{[15]}$ | J64 |  |
|  |  |  |  | CG7C323-A35HC | H64 |  |
| 40 | 35 | 25 | 80 | PLD C 20G10-40DMB | D14. | Military |
|  |  |  |  | PLD C 20G10-40WMB | W14 |  |
|  |  |  |  | PLD C 20G10-40LMB | L64 |  |

Note:
15. The CG7C323 is the PLDC20G10 packaged in the JEDEC compatible 28 pin PLCC pinout. Pin function and pin order is identical for both PLCC pinouts. The principle difference is in the location of the "no connect" or NC pins.

MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{PP}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\text {PD }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PZX }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \# : 38-00019-D

## Reprogrammable Asynchronous CMOS Logic Device

## Features

- Advanced user programmable macro cell
- CMOS EPROM technology for reprogrammability
- Up to 20 input terms
- 10 programmable I/O macro cells
- Output macro cell programmable as combinatorial or asynchronous D-type registered output
- Product term control of register clock, reset and set and output enable
- Register preload and power-up reset
- Four uncommitted product terms per output macro cell
- Fast
- Commercial $\mathbf{t}_{\mathbf{P D}}=20 \mathrm{~ns}$ $\mathrm{t}_{\mathrm{CO}}=20 \mathrm{~ns}$ $\mathbf{t}_{\mathbf{S U}}=10 \mathrm{~ns}$
- Military
$\mathbf{t P D}=25 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{CO}}=25 \mathrm{~ns}$ $\mathbf{t s u}^{\mathbf{t}}=15 \mathrm{~ns}$
- Low power
- ICC $\max =80 \mathrm{~mA}$ Commercial
- ICC max $=100 \mathrm{~mA}$ Military
- High reliability
- Proven EPROM technology
$->2001 \mathrm{~V}$ input protection
$-100 \%$ programming and functional testing
- Windowed DIP, windowed LCC, DIP, LCC, PLCC available


## Functional Description

The Cypress PLD C 20RA10 is a high performance, second generation programmable logic device employing a flexible macro cell structure which allows any individual output to be configured independently as a combinatorial output or as a fully asynchronous D-type registered output.
The Cypress PLD C 20RA 10 provides lower power operation with superior speed performance than functionally equivalent bipolar devices through the use of high performance 0.8 micron CMOS manufacturing technology.
The PLD C 20RA10 is packaged in a 24 pin 300 mil molded DIP, a 300 mil windowed cerdip, and a 28 lead square leadless chip carrier and provides up to 20 inputs and 10 outputs. When the windowed device is exposed UV light, the 20RA10 is erased and then can be reprogrammed.

## Block Diagram and DIP Pinout



## Macro Cell Architecture

Figure 1 illustrates the architecture of the 20RA10 macro cell. The cell dedicates three product terms for fully asynchronous control of the register set, reset and clock functions, as well as, one term for control of the output enable function.
The output enable product term output is "AND'ed" with the input from pin 13 to allow either product term or hard wired external control of the output or a combination of control from both sources. If product term only control is selected, it is automatically chosen for all outputs since, for this case, the external output enable pin must be tied LOW. The active polarity of each output may be programmed independently for each output cell and is subsequently fixed. Figure 2 illustrates the output enable options available.
When an I/O cell is configured as an output, combinatorial only capability may be selected by forcing the set and reset product term outputs to be HIGH under all input conditions. This is achieved by programming all input term programming cells for these two product terms. Figure 3 illustrates the available output configuration options.
An additional four uncommitted product terms are provided in each output macro cell as resources for creation of user defined logic functions.

## Programmable I/O

Because any of the $10 \mathrm{I} / \mathrm{O}$ pins may be selected as a input, the device input configuration programmed by the user may vary from a total of nine programmable plus ten dedicated inputs (a total of nineteen inputs) and one output down to a ten input, ten output configuration with all ten programmable I/O cells configured as outputs. Each input pin available in a given configuration is available as an input to the four control product terms and four uncom-
mitted product terms of each programmable I/O macro cell that has been configured as an output.
An I/O cell is programmed as an input by tying the output enable pin, pin 13, HIGH or by programming the output enable product term to provide a LOW, thereby disabling the output buffer, for all possible input combinations.
When utilizing the I/O macro cell as an output, the input path functions as a feedback path allowing the output signal to be fed back as an input to the product term array. When the output cell is configured as a registered output, this feed back path may be used to feed back the current output state to the device inputs to provide current state control of the next output state as required for state machine implementation.

## Preload and Power-up Reset

Functional testability of programmed devices is enhanced by inclusion of register preload capability which allows the state of each register to be set by loading each register from an external source prior to exercising the device. Testing of complex state machine designs is simplified by the ability to load an arbitrary state without cycling through long test vector sequences to reach the desired state. Recovery from illegal states can be verified by loading illegal states and observing recovery. Preload of a particular register is accomplished by impressing the desired state on the register output pin and lowering the signal level on the preload control pin (pin 1) to a logic LOW level. If the specified preload set up, hold and pulse width minimums have been observed, the desired state is loaded into the register. To insure predictable system initialization, all registers are preset to a logic LOW state upon power up, thereby setting the active LOW outputs to a logic HIGH.


0118-4
Figure 1. PLD C 20RA10 Macro Cell


0118-14
Combination of Programmable and Hard-Wired


Figure 2. Four Possible Output Enable Alternatives for the PLD C 20RA10


Figure 3. Four Possible Macro Cell Configurations for the PLD C 20RA10

## Selection Guide

| Generic Part Number | tPD ns |  | tSU ${ }^{\text {ns }}$ |  | tco ns |  | $\mathrm{I}_{\mathbf{C C}} \mathrm{mA}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com | Mil | Com | Mil | Com | Mil | Com | Mil |
| 20RA 10-20 | 20 | - | 10 | - | 20 | - | 80 | - |
| 20RA 10-25 | - | 25 | - | 15 | - | 25 | - | 100 |
| 20RA10-30 | 30 | - | 15 | - | 30 | - | 80 | - |
| 20RA 10-35 | - | 35 | - | 20 | - | 35 | - | 100 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C} \quad$ Static Discharge Voltage . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
Ambient Temperature with
Power Applied ....................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State. . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage ....................... -3.0 V to +7.0 V
Output Current into Outputs (LOW) ............. 16 mA
(per MIL-STD-883 Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . . 13.0V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[5]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range ${ }^{[6]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | COM'L | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | MIL |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathbf{I}_{\mathbf{O L}}=8 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs[1] |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[1]}$ |  |  |  | 0.8 | V |
| $\mathrm{IIX}^{\text {I }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  |  | $-10$ | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | 40 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ [2] |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathbf{C C}}=$ Max., $\mathrm{V}_{\mathbf{I N}}=$ GND Outputs Open |  | COM'L |  | 80 | mA |
|  |  |  |  | MIL |  | 100 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| C IN | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 8 | pF |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. Vour $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. Figure $4 a$ test load used for all parameters except $t_{E A}, t_{E R}, t_{\text {PZX }}$ and $\mathrm{t}_{\mathrm{PXZ}}$. Figure $4 b$ test load used for $\mathrm{t}_{\mathrm{EA}}, \mathrm{t}_{\mathrm{ER}}, \mathrm{t}_{\mathrm{PZX}}$ and $\mathrm{t}_{\mathrm{PXZ}}$.
5. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
6. See the last page of this specification for Group A subgroup testing information.
7. The parameters $t_{\mathrm{ER}}$ and $\operatorname{t}_{\mathrm{PXZ}}$ are measured as the delay from the input disable logic threshold transition to $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ for an enabled HIGH output or $\mathrm{V}_{\text {OL }}+0.5 \mathrm{~V}$ for an enabled LOW output. Please see Table 1 for waveforms and measurement reference levels.
(

| Parameters | Description | Commercial |  |  |  | Military |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -30 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {PD }}$ | Input or Feedback to Non-Registered Output |  | 20 |  | 30 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| tPZX | Pin 13 to Output Enable |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| tPXZ | Pin 13 to Output Disable |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  | 20 |  | 30 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {SU }}$ | Input or Feedback Setup Time | 10 |  | 15 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 5 |  | 0 |  | 5 |  | ns |
| tP | Clock Period | 30 |  | 45 |  | 40 |  | 55 |  | ns |
| twh | Clock Width HIGH | 13 |  | 20 |  | 18 |  | 25 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | Clock Width LOW | 13 |  | 20 |  | 18 |  | 25 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | 33.3 |  | 22.2 |  | 25.0 |  | 18.1 |  | MHz |
| $\mathrm{ts}^{\text {S }}$ | Input to Asynchronous Set |  | 20 |  | 35 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Input to Asynchronous Reset |  | 25 |  | 40 |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Set/Reset Recovery Time | 20 |  | 30 |  | 25 |  | 35 |  | ns |
| tWP | Preload Pulse Width | 30 |  | 35 |  | 35 |  | 40 |  | ns |
| tSUP | Preload Setup Time | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Preload Hold Time | 20 |  | 25 |  | 25 |  | 30 |  | ns |

## AC Test Loads and Waveforms (Commercial)



Figure 4a


0118-7
Figure 5

Equivalent to: THÉVENIN EQUIVALENT (Commercial)
Equivalent to: THÉVENIN EQUIVALENT (Military)

$$
\text { OUTPUT O- } \underbrace{170 \Omega}-01.86 \mathrm{~V}=\mathrm{V}_{\text {the }} \quad \text { 0118-8 }
$$

LCC Pinout


STD PLCC and HLCC Pinout
OUTPUTO——


## JEDEC PLCC and HLCC

 Pinout ${ }^{[8]}$

0118-27

## Note:

8. The CG7C324 is the PLDC20RA10 packaged in the JEDEC compatible 28 -pin PLCC pinout. Pin function and pin order is identical for
both PLCC pinouts. The principle difference is in the location of the "no connect" or NC pins.

Table 1


## Switching Waveforms



0118-10

## Preload Switching Waveforms



0118-12

## Functional Logic Diagram PLD C 20RA10



0118-11

Ordering Information

| $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{gathered}$ | tPD (ns) | $\begin{aligned} & \mathrm{t} \mathbf{t} \mathbf{U} \\ & \text { (ns) } \end{aligned}$ | $\begin{aligned} & \text { tco } \\ & \text { ( } \mathrm{ns} \text { ) } \\ & \hline \end{aligned}$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | 20 | 10 | 20 | PLD C 20RA10-20PC | P13 | Commercial |
|  |  |  |  | PLD C 20RA10-20WC | W14 |  |
|  |  |  |  | PLD C 20RA10-20JC | J64 |  |
|  |  |  |  | PLD C 20RA10-20HC | H64 |  |
|  |  |  |  | CG7C324-A20JC | J64 |  |
|  |  |  |  | CG7C324-A20HC | H64 |  |
| 100 | 25 | 15 | 25 | PLD C 20RA 10-25DMB | D14 | Military |
|  |  |  |  | PLD C 20RA10-25WMB | W14 |  |
|  |  |  |  | PLD C 20RA10-25HMB | H64 |  |
|  |  |  |  | PLD C 20RA 10-25LMB | L64 |  |
|  |  |  |  | PLD C 20RA10-25QMB | Q64 |  |
| 80 | 30 | 15 | 30 | PLD C 20RA10-30PC | P13 | Commercial |
|  |  |  |  | PLD C 20RA10-30WC | W14 |  |
|  |  |  |  | PLD C 20RA10-30JC | J64 |  |
|  |  |  |  | PLD C 20RA10-30HC | H64 |  |
|  |  |  |  | CG7C324-A30JC | J64 |  |
|  |  |  |  | CG7C324-A30HC | H64 |  |
| 100 | 35 | 20 | 35 | PLD C 20RA10-35DMB | D14 | Military |
|  |  |  |  | PLD C 20RA10-35WMB | W14 |  |
|  |  |  |  | PLD C 20RA10-35HMB | H64 |  |
|  |  |  |  | PLD C 20RA10-35LMB | L64 |  |
|  |  |  |  | PLD C 20RA10-35QMB | Q64 |  |

SEMICONDUCTOR
R
MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $t_{\text {PD }}$ | $7,8,9,10,11$ |
| $t_{\text {PZX }}$ | $7,8,9,10,11$ |
| $t_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SU}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-00073-B

## Reprogrammable CMOS PAL ${ }^{\circledR}$ Device

## Functional Description

The Cypress PAL C 22 V 10 is a CMOS second generation Programmable Logic Array device. It is implemented with the familiar sum-of-products (ANDOR) logic structure and a new concept, the "Programmable Macro Cell".
The PAL C 22 V 10 is executed in a 24 pin 300 mil molded DIP, a 300 mil windowed Cerdip, a 28 lead square ceramic leadless chip carrier, a 28 lead square plastic leaded chip carrier and provides up to 22 inputs and 10 outputs. When the windowed CERDIP is exposed to UV light, the 22 V 10 is erased and then can be reprogrammed. The Programmable Macro Cell provides the capability of defining the architecture of each output individually. Each of the 10 potential outputs may be specified to be "REGISTERED" or "COMBINATORIAL". Polarity of PAL ${ }^{\circledR}$ is a registered trademark of Monolithic Memories Inc.

Logic Symbol and Pinout


LCC and PLCC Pinout


## Functional Description (Continued)

each output may also be individually selected allowing complete flexibility of output configuration. Further configurability is provided through "ARRAY" configurable "OUTPUT ENABLE" for each potential output. This feature allows the 10 outputs to be reconfigured as inputs on an individual basis or alternately used as a combination I/O controlled by the programmable array.

The PAL C 22V10 features a "VARIABLE PRODUCT TERM" architecture. There are 5 pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure the PAL C 22 V 10 is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unuseable product terms and lower performance.
Additional features of the Cypress PAL C 22V10 include a synchronous PRESET and an asynchronous RESET product term. These product terms are common to all MACRO CELLS eliminating the need to dedicate standard product terms for initialization functions. The device automatically resets on power-up.
The PAL C 22V10 featuring programmable macro cells and variable product terms provides a device with the flexibility to implement logic functions in the 500 to 800 gate array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled through the use of product terms. Any output pin may be permanently selected as an output or arbitrarily enabled as an output and an input through the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macro cell. These macro cells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a
registered mode of operation, the output of the register is fed back into the array providing current status information to the array. This information is available for establishing the next result in applications such as control-statemachines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable macro cell product term control of the outputs and variable product terms allows a significant gain in functional density through the use of programmable logic.
Along with this increase in functional density, the Cypress PAL C 22V10 provides lower power operation thru the use of CMOS technology, increased testability with a register preload feature and guaranteed AC performance through the use of a phantom array. This phantom array $\left(\mathrm{P}_{0}-\mathrm{P}_{3}\right)$ and the "TOP TEST" and "BOTTOM TEST" features allow the 22 V 10 to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PAL C 22 V 10 at incoming inspection before committing the device to a specific function through programming. PRELOAD facilitates testing programmed devices by loading initial values into the registers.

## Configuration Table 1

| Registered/Combinatorial |  |  |
| :---: | :---: | :--- |
| $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | Configuration |
| 0 | 0 | Registered/Active Low |
| 0 | 1 | Registered/Active High |
| 1 | 0 | Combinatorial/Active Low |
| 1 | 1 | Combinatorial/Active High |

## Macrocell



## Selection Guide

| Generic Part Number | $\mathrm{I}_{\mathrm{CC1}} \mathrm{~mA}$ |  |  | tPD $\mathbf{n s}$ |  | ts ns |  | $\mathrm{t}_{\mathrm{CO}} \mathrm{ns}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | "L" | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil |
| 22V10B-15 |  | 90 | - | 15 | - | 10 | - | 10 | - |
| 22V10B-20 | - | - | 120 | - | 20 | - | 17 | - | 15 |
| 22V10-20 |  | 90 | - | 20 | - | 12 | - | 12 | - |
| $22 \mathrm{~V} 10-25$ | 55 | 90 | 100 | 25 | 25 | 15 | 18 | 15 | 15 |
| 22V10-30 |  | - | 100 | - | 30 | - | 20 | - | 20 |
| $22 \mathrm{~V} 10-35$ | 55 | 90 | - | 35 | - | 30 | - | 25 | - |
| 22V10-40 |  | - | 100 | - | 40 | - | 30 | - | 25 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature............. . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
DC Programming Voltage
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State. . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current into Outputs (Low) .............. 16 mA
UV Exposure . . . . . . . . . . . . . . . . . . . . . . . $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$

PAL C 22V10B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0 V
PAL C 22V10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14.0V
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
(per MIL-STD-883 Method 3015)
Latchup Current
.$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[6]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range ${ }^{[5]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | COM'L/IND | 2.4 |  | V |
|  |  |  | $\mathrm{IOH}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | MIL |  |  |  |
| VOH2 | HIGH Level CMOS Output Voltage ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{IOL}=16 \mathrm{~mA}$ | COM'L/IND |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | MIL |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[1]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[1]}$ |  |  |  | 0.8 | V |
| $\underline{\text { IX }}$ | Input Leakage Current | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CC }}=$ Max. |  |  | $-10$ | 10 | $\mu \mathrm{A}$ |
| $\underline{I_{O Z}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | 40 | $\mu \mathrm{A}$ |
| $\underline{\text { ISC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ [2] |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=$ GND Outputs Open in Programmed Device |  | "L" |  | 55 | mA |
|  |  |  |  | COM'L/IND |  | 90 | mA |
|  |  |  |  | MIL |  | 100 | mA |
|  |  |  |  | MIL-20 |  | 120 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\mathrm{OUT}}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. Figure $1 a$ test load used for all parameters except $t_{E A}, t_{E R}, t_{P Z X}$ and $\mathrm{t}_{\mathrm{PXZ}}$. Figure $1 b$ test load used for $\mathrm{t}_{\mathrm{EA}}, \mathrm{t}_{\mathrm{ER}}, \mathrm{t}_{\mathrm{PZX}}$ and $\mathrm{t}_{\mathrm{PXZ}}$.
5. See the last page of this specification for Group A subgroup testing information.
6. $T_{A}$ is the "instant on" case temperature.

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 5 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 8 | pF |

Switching Characteristics PAL C 22V10 ${ }^{[4,5]}$

| Parameters | Description | Commercial \& Industrial |  |  |  |  |  |  |  | Military |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B-15 |  | -20 |  | -25 |  | -35 |  | B-20 |  | -25 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {tPD }}$ | Input to Output <br> Propagation Delay[13] |  | 15 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| tea | Input to Output Enable Delay |  | 15 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 25 |  | 40 | ns |
| $t_{\text {ter }}$ | Input to Output Disable Delay ${ }^{[8]}$ |  | 15 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Delay ${ }^{[14]}$ |  | 10 |  | 12 |  | 15 |  | 25 |  | 15 |  | 15 |  | 20 |  | 25 | ns |
| ts | Input or Feedback Setup Time | 10 |  | 12 |  | 15 |  | 30 |  | 17 |  | 18 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{p}$ | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{s}}$ ) | 20 |  | 24 |  | 30 |  | 55 |  | 32 |  | 33 |  | 40 |  | 55 |  | ns |
| twh | Clock Width HIGH ${ }^{[3]}$ | 6 |  | 10 |  | 12 |  | 17 |  | 12 |  | 14 |  | 16 |  | 22 |  | ns |
| twL | Clock Width LOW ${ }^{[3]}$ | 6 |  | 10 |  | 12 |  | 17 |  | 12 |  | 14 |  | 16 |  | 22 |  | ns |
| $\mathrm{fmax}^{\text {M }}$ | External Maximum <br> Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{s}}\right)\right)^{[9]}$ | 50.0 |  | 41.6 |  | 33.3 |  | 18.1 |  | 31.2 |  | 30.3 |  | 25.0 |  | 18.1 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Data Path Maximum Frequency $\left(1 /\left(t_{W H}+t_{W L}\right)\right)^{[3,10]}$ | 83.3 |  | 50.0 |  | 41.6 |  | 29.4 |  | 41.6 |  | 35.7 |  | 31.2 |  | 22.7 |  | MHz |
| $\mathrm{fmax3}^{\text {ma }}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[11]}$ | 80.0 |  | 45.4 |  | 35.7 |  | 20.8 |  | 33.3 |  | 32.2 |  | 28.5 |  | 20.0 |  | MHz |
| $\mathrm{t}_{\mathrm{CF}}$ | Register Clock to Feedback Input [12] |  | 2.5 |  | 10 |  | 13 |  | 18 |  | 13 |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {AW }}$ | Asynchronous Reset Width | 15 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $t_{A R}$ | Asynchronous Reset Recovery Time | 10 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{A}} \mathbf{P}$ | Asynchronous Reset to Registered Output Delay |  | 20 |  | 25 |  | 25 |  | 35 |  | 25 |  | 25 |  | 30 |  | 40 | ns |
| ${ }_{\text {tSPR }}$ | Synchronous Preset Recovery Time | 10 |  | 20 |  | 25 |  | 35 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {PR }}$ | Power Up <br> Reset Time ${ }^{[15]}$ | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | $\mu \mathrm{s}$ |

PAL C 22V10B/PAL C 22V10

Notes:
7. This parameter is sample tested periodically with the device clocked at $\mathrm{f}_{\text {MAX }}$ external ( $\mathrm{f}_{\text {MAX1 }}$ ) with all registers cycling on each cycle and outputs disabled (in high Z state).
8. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous high level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}}$ Min. or a previous low level has risen to 0.5 volts above V OL Max. Please see Figure 4 for enable and disable test waveforms and measurement reference levels.
9. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feed back can operate.
0 . This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.

1. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feed back can operate. This parameter is tested periodically by sampling production product.
2. This parameter is calculated from the clock period at $\mathrm{f}_{\mathrm{MAX}}$ internal ( $1 / \mathrm{f}_{\mathrm{MAX}}$ ) as measured (see note 11 above) minus ts.
3. This specification is guaranteed for all device outputs changing state in a given access cycle. See Figure 3 for the minimum guaranteed negative correction which may be subtracted from tPD for cases in which fewer outputs are changing state per access cycle.

## AC Test Loads and Waveforms (Commercial)



Squivalent to:
THÉVENIN EQUIVALENT (Commercial)
14. This specification is guaranteed for all device outputs changing state in a given access cycle. See Figure 3 for the minimum guaranteed negative correction which may be subtracted from $t_{c o}$ for cases in which fewer outputs are changing state per access cycle.
15. The registers in the PAL C 22 V 10 have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be monotonic and the timing constraints depicted in Figure 5 must be satisfied.
16. The clock signal input must be in a valid LOW state ( $\mathrm{V}_{\text {IN }}$ less than 0.8 V ) or a valid HIGH state ( $\mathrm{V}_{\text {IN }}$ greater than 2.4 V ) prior to occurrence of the $10 \%$ level on the monotonically rising power supply voltage as shown in Figure 5. In addition, the clock input signal must remain stable in that valid state as indicated until the $90 \%$ level on the power supply voltage has been reached. The clock signal may transition LOW to HIGH to clock in new data or to execute a synchronous preset after the indicated delay ( $\mathrm{t}_{\mathrm{PR}}+\mathrm{t}_{\mathrm{s}}$ ) has been observed.


Figure 2

0023-12

Equivalent to: THÉVENIN EQUIVALENT (Military)

## Minimum Negative Correction to tPD and tco vs. Number of Outputs Switching



Figure 3

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| ter(-) | 1.5 V |  | 0023-16 |
| $\mathrm{t}_{\mathrm{ER}(+)}$ | 2.6 V |  | 0023-17 |
| $\mathrm{t}_{\mathrm{EA}(+)}$ | $\mathrm{V}_{\text {the }}$ |  | 0023-18 |
| $t_{E A(-)}$ | $\mathrm{V}_{\text {the }}$ |  | 0023-19 |

Figure 4. Test Waveforms

## Switching Waveform



## Power-Up Reset Waveform ${ }^{[15,16]}$



Figure 5

CYPRESS
PAL C 22V10B/PAL C 22V10
SEMICONDUCTOR
Functional Logic Diagram PAL C 22V10


## Typical DC and AC Characteristics



NORMALIZED SETUP TIME vs. TEMPERATURE


DELTA CLOCK TO OUTPUT TIME vs. OUTPUT LOADING


NORMALIZED STANDBY SUPPLY CURRENT (I $\mathbf{C C 1}$ ) vs. AMBIENT TEMPERATURE


DELTA PROPAGATION TIME vs. OUTPUT LOADING


NORMALIZED CLOCK TO OUTPUT TIME vs. SUPPLY VOLTAGE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


NORMALIZED
PROPAGATION DELAY
vs. SUPPLY VOLTAGE


NORMALIZED SETUP TIME vs. SUPPLY VOLTAGE


NORMALIZED CLOCK TO OUTPUT
TIME vs. TEMPERATURE


OUTPUT SOURCE CURRENT vs. VOLTAGE


## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to arase the PAL C 22V10. For this reason, an opaque label should be placed over the window if the device is exposed to sunlight or fluorescent lighting for extended periods of time. In addition, high ambient light levels can create holeslectron pairs which may cause "blank" check failures or "verify errors" when programming "windowed" parts. This phenomenon can be avoided by use of an opaque label over the window during programming in high ambient light environments.
The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity $\times$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating, the exposure would be approximately 35 minutes. The PAL C 22 V 10 needs to be placed within 1 inch of the lamp during erasure. Permanent damage may result if the device is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Device Programming

The PAL C 22 V 10 has multiple programmable functions. In addition to the normal array, a "PHANTOM" array, "TOP and BOTTOM TEST" and a "SECURITY" feature are programmable. The PAL C 22 V 10 security mechanism, when invoked, prevents access to the "NORMAL" and "TOP/BOTTOM TEST" array. The "PHANTOM" array feature is still accessible, allowing programming and verification of the pattern in the "PHANTOM" array. Functional operation of all other features is allowed regardless of the state of the "SECURITY BIT". In addition, the device contains 10 MACROCELLS which are programmed to configure the device functionality for each specific application.
The logic array is divided into a "NORMAL" array and a "PHANTOM" array. The normal array is used to configure the device to perform a specific function as required by the user, and the phantom array is provided as a test array for Cypress' testing the device prior to user programming thus assuring a reliable, thoroughly tested product. The "PHANTOM" array contains four additional columns zonnected to input pins 2 (TRUE), 7 (INVERTING), 10 (TRUE) and 11 (TRUE). These inputs may be programmed to be connected to all normal product terms. This allows all sense amplifiers and macrocells to be exersised for both functionality and performance after assembly and prior to shipment. These features are in addition to the normal array. They do not affect normal operation, allowing the user full programming of the normal array, while allowing the device to be fully tested.
The "TOP TEST" and "BOTTOM TEST" feature, allow sonnection of all input terms to either pin 23 or 13 . These locations may be programmed and subsequently exercised in the "TOP TEST" and "BOTTOM TEST" mode. Like the Phantom array above, this feature has no effect in the
normal mode of operation. Cells in the PHANTOM ARRAY, TOP TEST, and BOTTOM TEST areas are programmed at Cypress during the manufacturing operation, and they therefore will be programmed when received in a non-windowed package by the user. Consequently, the user will normally have no need to program these cells.
The Cypress PAL C 22V10 contains 10 identical MACROCELLS which may be individually configured. Each MACROCELL is associated with a single I/O pin and through the architecture bits, each associated pin may be permanently configured as an input, an output or be used as both input and output as a function of the logical function in the array. Each MACROCELL consists of a type 'D" latch, an output multiplexer, a feedback multiplexer and a tristatable output driver that is controlled by a unique product term. The clock is common to all MACROCELLS, and comes from pin 1 of the device. Each register also has an asynchronous reset and a synchronous preset. These are each driven by product terms. These product terms are common to all MACROCELLS allowing all registers to either be asynchronously reset or synchronously preset by a logical function in the array. The device is automatically reset at power up. A preload feature allows the registers to be preloaded with any state for testing.
The architecture bits C 0 and C 1 are used to configure each MACROCELL individually. C0 selects the polarity of the output and Cl selects the combinatorial or registered mode of operation. If the registered mode of operation is selected, the feedback path is automatically selected to be from the register. In the combinatorial mode the feedback path is automatically selected to be from the I/O pin. In this combinatorial mode, the output from the array may be fed into the array or if the output is deselected using the output enable product term the pin may be used as an external input. There is not a mode where the I/O pin may be used as a combinatorial output or an input pin, while the register is used as a state register. The architecture bits are programmed as a separate item during normal programming. An I/O pin is configured to be an input by programming the MACROCELL into a combinatorial mode and disabling the ouput with the output enable product term.

## Pinout

The PAL C 22V10 PROGRAMMING pinout is shown in Figure 6. In the Programming pinout configuration, the device may be programmed and verified for the NORMAL mode of operation and also programmed, verified and operated in PHANTOM and TEST modes. These special modes of operation are achieved through the use of supervoltages applied to certain pins. Care should be exercised when entering and exiting these modes, paying specific attention to both the operating modes as specified in Table 1 and the sequencing of the supervoltages as shown in the timing diagrams.

## Programming Pinout



Figure 6

## Programming Algorithm

With the exception of the Security bit, all arrays are programmed in a similar manner. The data to be programmed is represented by a " 1 " or " 0 " on the I/O pins. A " 1 " indicates that an unprogrammed location is to be programmed and a " 0 " indicates that an unprogrammed location is to remain unprogrammed. All locations to be programmed are addressed as row and column locations. Table 1 "Operating Modes" along with Tables 2 through 5 provide the specific address for each addressed location to be programmed along with mode selection information for both programming and operation in the "PHANTOM" and "TEST" modes.
When programming the security bit, a supervoltage on pin 3 is used as data with a programming pulse on pin 13.
Verification is controlled with a supervoltage on pins 4 and the data out on pin 3.

## Operating Modes

Table 1 describes the operating and programming modes of the PAL C 22 V 10 . The majority of the programming modes function with a PROGRAM, PROGRAM INHIBIT and PROGRAM VERIFY sequence. The exception is the Security Program operation, which shows no program inhibit function. Two timing diagrams are provided for these two different methodologies of programming in Figures $8 \& 9$. Tables 2 through 5 are used as indicated to
provide the individual addresses of the various arrays and cells to be programmed. There are 5 operating modes in addition to the programming modes for the PAL C 22 V 10. These provide NORMAL operation, PHANTOM operation, TOP TEST, BOTTOM TEST and a register preload feature for testing.
In the normal operating mode, all signals are TTL levels and the device functions as it is internally programmed in the NORMAL array. In the PHANTOM mode of operation, the device operates logically as a function of the contents of the PHANTOM array. In this mode pins 2,10 \& 11 are non-inverting inputs and pin 7 is an inverting input. The MACROCELLS function as they are programmed for normal operation. If the MACROCELLS have not yet been programmed, they are in a registered inverting configuration. The PHANTOM mode is invoked by placing a supervoltage VPP on pin 6. Care should be exercised when entering and leaving this mode that the supervoltage is applied no sooner than 20 ms after the $\mathrm{V}_{\mathrm{CC}}$ is stable, and removed a minimum of 20 ms before $\mathrm{V}_{\mathrm{CC}}$ is removed.

## TOP and BOTTOM TEST

The TOP TEST and BOTTOM TEST modes are entered and exited in the same manner, with the same concern for power sequencing, but the supervoltage is applied to pins 9 \& 10 respectively. In these modes an extra product term controls an output pin. TOP TEST controls pin 23, and BOTTOM TEST controls pin 14. These product terms are controlled by the normal device inputs, and allow testing of all input structures.

## Preload

Finally for testing of programmed functions, a preload feature allows any or all of the registers to be loaded with an initial value for testing. This is accomplished by raising pin 8 to a supervoltage $V_{P P}$, which puts the output drivers in a high impedance state. The data to be loaded is then placed on the I/O pins of the device and is loaded into the registers on the positive edge of the clock on pin 1. A " 0 " on the I/O pin preloads the register with a " 0 " and a " 1 " preloads the register with a " 1 ". The actual signal on the output pin will depend on the output polarity selected when the MACROCELL is programmed. The data on the I/O pins is then removed, and pin 8 returned to a normal TTL voltage. Again care should be exercised to power sequence the device properly.

## Operating Modes

Table 1

| Operating Modes |  | $\begin{gathered} \text { Pin } \\ 1 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 2 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ \mathbf{3} \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 4 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 5 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 6 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 7 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 8 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 9 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ \mathbf{1 1} \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 17 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 20 \end{gathered}$ | $\begin{gathered} \text { Pins } \\ 15,16,18, \\ 19,21 \& 22 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 23 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feature | Function |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Main <br> Array <br> Product | Program | $\mathrm{V}_{\mathbf{P P}}$ | Table 2 |  |  |  |  |  | Table 3 |  |  |  | $\mathrm{V}_{\text {PP }}$ | Data In |  |  |  |  |
|  | Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |  |  |  |  |
|  | Program Verify ${ }^{[3]}$ | $V_{\text {Pp }}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {ILP }}$ | Data Out |  |  |  |  |  |  |  |  |
| Output | Program | $\mathrm{V}_{\mathrm{PP}}$ | Table 2 |  |  |  |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{P P}$ | $\mathrm{V}_{\text {PP }}$ | Data In |  |  |  |  |
| Enable | Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |
| Terms | Program Verify | $\mathrm{V}_{\mathrm{PP}}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | Data Out |  |  |  |  |
| Sync Set, Async | Program | $\mathrm{V}_{\mathrm{PP}}$ | Table 2 |  |  |  |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\begin{gathered} \text { Data } \\ \text { In } \end{gathered}$ | $\begin{gathered} \text { Data } \\ \text { In } \\ \hline \end{gathered}$ | $\begin{gathered} \text { Data } \\ \text { In } \\ \hline \end{gathered}$ | $\mathrm{V}_{\text {ILP }}$ | Data <br> In |
| Reset, | Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | High Z | High Z | High Z | High Z | High Z |
| Bottom Test Notes | Program Verify | $\mathrm{V}_{\mathrm{PP}}$ |  |  |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | VIHP | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\begin{aligned} & \text { Data } \\ & \text { Out } \end{aligned}$ | Data <br> Out | Data Out | Driven | Data Out |
| Architecture Bits | Program | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | Table 4 |  | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {PP }}$ | Data In |  |  |  |  |
|  | Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ |  |  | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |
|  | Program Verify | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ |  |  | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | Data Out |  |  |  |  |
| Security Bit | Program | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | VPP | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
|  | Verify | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\left\lvert\, \begin{gathered} \text { Data } \\ \text { Out } \end{gathered}\right.$ | $V_{P P}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | VILP | $\mathrm{V}_{\text {ILP }}$ | Driven Outputs |  |  |  |  |
|  | Normal | CP/I | I | I | I | I | I | I | I | I | I | I | I | I/O |  |  |  |  |
| PAL | Phantom | NA | I | NA | NA | NA | $\mathrm{V}_{\mathrm{PP}}$ | I | NA | NA | I | I | NA | Output |  |  |  |  |
| Mode | Top Test | I | I | I | I | I | I | I | I | $\mathrm{V}_{\mathrm{PP}}$ | I | I | I | NA |  |  |  | Out |
| Operation | Bottom Test | I | I | I | I | I | I | I | 1 | I | $\mathrm{V}_{\text {PP }}$ | I | I | Out | NA |  |  |  |
|  | Reg Preload | Notes | NA | NA | NA | NA | NA | NA | $\mathrm{V}_{\mathrm{PP}}$ | NA | NA | NA | $\mathrm{V}_{\text {ILP }}$ | Data In |  |  |  |  |
| Phantom | Program | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | Table 5 |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | Table 3 |  |  |  | $\mathrm{V}_{\mathrm{PP}}$ | Data In |  |  |  |  |
| Array <br> Product | Program Inhibit | $V_{\text {PP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |  |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ |  |  |  |  | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |
|  | Program Verify | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |  |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ |  |  |  |  | $V_{\text {ILP }}$ | Data Out |  |  |  |  |
| Phantom Output | Program | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | Table 5 |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathbf{P P}}$ | $\mathrm{V}_{\text {PP }}$ | Data In |  |  |  |  |
| Enable | Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |  |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathbf{P P}}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |  |  |  |  |
| Product <br> Terms | Program Verify | VPP | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IL }}$ |  |  | $V_{\text {ILP }}$ | VPP | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $V_{\text {ILP }}$ | Data Out |  |  |  |  |

## Terms

1. DATA IN and DATA OUT for programming Synchronous Set, Asynchronous Reset, TOP TEST and BOTTOM TEST is programmed and verified on the following pins.

[^19]2. The preload clock on pin 1 loads the Registers on a LOW going HIGH transition.
3. It is necessary to toggle $\overline{\mathrm{OE}}$ (Pin 13) HIGH during all address transitions while in the program verify/blank check mode.

## Input Term Addresses

Table 2 is used during the programming and verification of the main array, output enable, asynchronous reset, synchronous preset, TOP and BOTTOM TEST as shown in Table 1.

It provides the addressing for the 44 normal input term columns which are connected with an EPROM transistor to the product terms.

Input Term Addresses
Table 2

| Input Term | $\begin{gathered} \text { Pin } \\ 2 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 3 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ \mathbf{4} \\ \hline \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 5 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 6 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 7 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 1 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | VILP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 2 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 3 | $\mathrm{V}_{\text {IHP }}$ | VIHP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | VILP |
| 4 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 5 | VIHP | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 6 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 7 | $V_{\text {IHP }}$ | VIHP | $V_{\text {IHP }}$ | VILP | VILP | $V_{\text {ILP }}$ |
| 8 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 9 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 10 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 11 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 12 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | VIHP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 13 | VIHP | $\mathrm{V}_{\text {ILP }}$ | V ${ }_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 14 | $V_{\text {ILP }}$ | VIHP | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 15 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | VIHP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ |
| 16 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| 17 | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 18 | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | VILP | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 19 | VIHP | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 20 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 21 | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 22 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | V IHP | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 23 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 24 | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 25 | VIHP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 26 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 27 | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 28 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 29 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 30 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 31 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ |
| 32 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 33 | VIHP | $V_{\text {ILP }}$ | V ILP | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 34 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 35 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 36 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 37 | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 38 | $V_{\text {ILP }}$ | V IHP | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 39 | $V_{\text {IHP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 40 | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 41 | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | VILP | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ |
| 42 | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ |
| 43 | $\mathrm{V}_{\text {IHP }}$ | VIHP | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {IHP }}$ | VILP | $\mathrm{V}_{\text {IHP }}$ |

## Phantom Input Term Addressing

Phantom input terms are addressed as columns P0 thru P3 and represent inputs from pins $2,7,10$ and 11 respectively. Pin 7 is inverted, and the remaining 3 are normal non-inverting. This PHANTOM array allows the output structures to be tested. They are only present in PHANTOM modes of operation.

## Phantom Input Term Addresses

Table 5

| Phantom <br> Input <br> Term | Pin <br> $\mathbf{4}$ | Pin <br> 5 |
| :---: | :---: | :---: |
| P0 | V $_{\text {ILP }}$ | V $_{\text {ILP }}$ |
| P1 | V IHP | V ILP |
| P2 | V ILP | V IHP $^{\text {P3 }}$ |

## Programming Flow Chart

The programming flow chart describes the sequence of operations for programming the NORMAL and PHANTOM arrays, the NORMAL and PHANTOM output enable product terms, the set and preset product terms, the Top Test product term, the Bottom Test product term, and the architecture bits. The exact sequencing and timing of the signals is shown in the "Array Programming Timing Diagram".
The logical sequence to program the device is described in detail in the flow chart below, and should be followed exactly for optimum intelligent programming that both minimizes programming time and realizes reliable programming. Particular attention should be paid to the application of $V_{C C}$ prior to $V_{P P}$, and removal of $V_{P P}$ prior to $V_{C C}$. See Figure 8 and Table 7 for specific timing and AC requirements. Notice that all programming is accomplished without switching VPp on pin 1 and that after programming and verifying all locations individually, the programmed locations should be verified one final time.
The normal word programming cycle, programs and verifies a word at a time as shown in the programming flowchart, Figure 7 and timing diagram Figure 8. After all locations are programmed, the flowchart requires a verify of all words. There is no independent timing diagram for this operation, rather Figure 8 also provides the correct timing information for this operation. When performing this verify only operation, eliminate the program portion of the cycle but maintain the setup and hold timing relative to the verify pulse. Under no circumstances should the verify signal be held low and the addresses toggled.
Note that the overprogram pulse in step 10 of the programming flowchart is a variable, " 4 " times the initial value when programming the NORMAL, PHANTOM, TOP TEST, BOTTOM TEST and OUTPUT ENABLE product terms and " 8 " times the initial value when programming the ARCHITECTURE BITS.

## Programming Flowchart



Figure 7

## Timing Diagrams

Programming timing diagrams are provided for two cases, programming of all cells except the SECURITY BIT and programming the SECURITY BIT.

## Array

Programming the NORMAL and PHANTOM arrays and output enables, reset, preset, architecture bits and the top/ bottom test features uses the timing diagram in Figure 8. ADDRESS refers to all applicable information in Tables 1 through 5 that is not specifically referenced in the timing diagram. DATA IN is provided on the I/O pins and

DATA OUT is verified on the same pins. A " 1 " $\left(\mathrm{V}_{\mathrm{IHP}}\right)$ on an I/O pin causes the addressed location to be programmed. A " 0 " on the I/O pin leaves the addressed location to be unprogrammed. All setup hold and delay times must be met, and in particular the sequence of operations should be strictly followed. During verify only operation it is not acceptable to hold PGM/VFY low and sequence addresses, as it violates address setup and hold times. Proper sequencing of all power and supervoltages is essential, to reliable programming of the device as improper sequencing could result in device damage.

## Programming Waveforms



## Notes:

1. Power, $\mathrm{V}_{\mathrm{PP}} \& \mathrm{~V}_{\mathrm{CC}}$ should not be cycled for each program/verify cycle, but may remain static during programming.
2. For programming $\overline{\mathrm{OE}}$ Product Terms \& Architecture bits, Pin 11 (A9) must go to $\mathrm{V}_{\mathrm{PP}}$ and satisfy $\mathrm{T}_{\mathrm{AS}}$ and $\mathrm{T}_{\mathrm{AN}}$.

Figure 8

## Security Cell

The security cell is programmed independently per the timing diagram in Figure 9, and the information in Table 1.
Note again that proper sequencing of power and programming signals is required. Data in is represented as a supervoltage on pin 3 and verified as a TTL signal output on the
same pin. A " 0 " on pin 3 indicates that the security bit has been programmed, and a " 1 " indicates that security bit has not been programmed. Security is programmed with a single 50 ms pulse on pin 13. A supervoltage on pin 4 is used to verify security after VPP has been removed from pin 1 .

## Programming Waveforms Security Cell



Figure 9

DC Programming Parameters $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 6

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathbf{V}_{\text {PP }}$ for PAL C22V10B | Programming Voltage | 12.0 | 13.0 | Volts |
| $\mathbf{V}_{\mathrm{PP}}$ for PAL C 22V10 | Programming Voltage | 13.0 | 14.0 | Volts |
| $\mathrm{V}_{\mathrm{CCP}}$ | Supply Voltage <br> During Programming | 4.75 | 5.25 | Volts |
| $\mathrm{V}_{\mathrm{IHP}}$ | Input HIGH Voltage <br> During Programming | 3.0 | $\mathrm{~V}_{\mathrm{CCP}}$ | Volts |
| $\mathrm{V}_{\mathrm{ILP}}$ | Input LOW Voltage <br> During Programming | -3.0 | 0.4 | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | 0.4 | Volts |
| $\mathrm{I}_{\mathbf{P P}}$ | Programming <br> Supply Current |  | 40 | mA |

## AC Programming Parameters

Table 7

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{P}}$ | Delay to Programming <br> Voltage | 20 |  | ms |
| $\mathrm{T}_{\text {DP }}$ | Delay to Program | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{HP}}$ | Hold from Program or Verify | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{R}, \mathrm{F}}$ | $\mathrm{V}_{\text {PP }}$ Rise \& Fall Time | 50 |  | ns |
| $\mathrm{T}_{\mathrm{AS}}$ | Address Setup Time | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | 1 |  | $\mu \mathrm{s}$ |
| TDS | Data Setup Time | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DH }}$ | Data Hold Time | 1 |  | $\mu \mathrm{s}$ |
| TPP | Programming Pulsewidth | 0.4 | 10 | ms |
| TSPP | Programming Pulsewidth for Security | 50 |  | ms |
| TDV | Delay from Program to Verify | 2 |  | $\mu s$ |
| TVD | Delay to Data Out |  | 1 | $\mu \mathrm{s}$ |
| TVP | Verify Pulse Width | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{DZ}}$ | Verify to High Z |  | 1 | $\mu \mathrm{s}$ |

## Ordering Information

| $\underset{(\mathbf{m A})}{\mathbf{I C C}_{\mathbf{C}}}$ | $\begin{aligned} & \text { tpD } \\ & \text { (ns) } \end{aligned}$ | $\underset{(\mathbf{n s})}{\mathbf{t S}_{\mathbf{S}}}$ | $\begin{aligned} & \text { tCo } \\ & \text { (ns) } \end{aligned}$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 15 | 10 | 10 | PAL C 22V10B-15PC/PI | P13 | Commercial/Industrial |
|  |  |  |  | PAL C 22V10B-15WC/WI | W14 |  |
|  |  |  |  | PAL C 22V10B-15JC/JI | J64 |  |
|  |  |  |  | PAL C 22V10B-15HC | H64 |  |
| 90 | 20 | 12 | 12 | PAL C 22V10-20PC/PI | P13 | Commercial/Industrial |
|  |  |  |  | PAL C 22V10-20WC/WI | W14 |  |
|  |  |  |  | PAL C $22 \mathrm{~V} 10-20 \mathrm{JC} / \mathrm{JI}$ | J64 |  |
|  |  |  |  | PAL C 22V10-20HC | H64 |  |
| 120 | 20 | 17 | 15 | PAL C 22V10B-20DMB | D14 | Military |
|  |  |  |  | PAL C 22V10B-20WMB | W14 |  |
|  |  |  |  | PAL C 22V10B-20HMB | H64 |  |
|  |  |  |  | PAL C 22V10B-20LMB | L64 |  |
|  |  |  |  | PAL C 22V10B-20QMB | Q64 |  |
|  |  |  |  | PAL C 22V10B-20KMB | K73 |  |
| 55 | 25 | 15 | 15 | PAL C 22V10L-25PC | P13 | Commercial |
|  |  |  |  | PAL C 22V10L-25WC | W14 |  |
|  |  |  |  | PAL C 22V10L-25JC | J64 |  |
|  |  |  |  | PAL C $22 \mathrm{~V} 10 \mathrm{~L}-25 \mathrm{HC}$ | H64 |  |
| 90 | 25 | 15 | 15 | PAL C 22V10-25PC/PI | P13 | Commercial/Industrial |
|  |  |  |  | PAL C $22 \mathrm{~V} 10-25 \mathrm{WC} / \mathrm{WI}$ | W14 |  |
|  |  |  |  | PAL C 22V10-25JC/JI | J64 |  |
|  |  |  |  | PAL C $22 \mathrm{~V} 10-25 \mathrm{HC}$ | H64 |  |
| 100 | 25 | 18 | 15 | PAL C 22V10-25DMB | D14 | Military |
|  |  |  |  | PAL C 22V10-25WMB | W14 |  |
|  |  |  |  | PAL C 22V10-25HMB | H64 |  |
|  |  |  |  | PAL C 22V10-25LMB | L64 |  |
|  |  |  |  | PAL C $22 \mathrm{~V} 10-25 \mathrm{QMB}$ | Q64 |  |
|  |  |  |  | PAL C 22V10-25KMB | K73 |  |
| 100 | 30 | 20 | 20 | PAL C 22V10-30DMB | D14 | Military |
|  |  |  |  | PAL C 22V10-30WMB | W14 |  |
|  |  |  |  | PAL C 22V10-30HMB | H64 |  |
|  |  |  |  | PAL C 22V10-30LMB | L64 |  |
|  |  |  |  | PAL C 22V10-30QMB | Q64 |  |
|  |  |  |  | PAL C 22V10-30KMB | K73 |  |
| 55 | 35 | 30 | 25 | PAL C 22V10L-35PC | P13 | Commercial |
|  |  |  |  | PAL C 22V10L-35WC | W14 |  |
|  |  |  |  | PAL C 22V10L-35JC | J64 |  |
|  |  |  |  | PAL C 22V10L-35HC | H64 |  |
| 90 | 35 | 30 | 25 | PAL C $22 \mathrm{~V} 10-35 \mathrm{PC} / \mathrm{PI}$ | P13 | Commercial/Industrial |
|  |  |  |  | PAL C 22V10-35WC/WI | W14 |  |
|  |  |  |  | PAL C $22 \mathrm{~V} 10-35 \mathrm{JC} / \mathrm{JI}$ | J64 |  |
|  |  |  |  | PAL C $22 \mathrm{~V} 10-35 \mathrm{HC}$ | H64 |  |
| 100 | 40 | 30 | 25 | PAL C 22V10-40DMB | D14 | Military |
|  |  |  |  | PAL C 22V10-40WMB | W14 |  |
|  |  |  |  | PAL C 22V10-40HMB | H64 |  |
|  |  |  |  | PAL C 22V10-40LMB | L64 |  |
|  |  |  |  | PAL C 22V10-40QMB | Q64 |  |
|  |  |  |  | PAL C 22V10-40KMB | K73 |  |

MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\text {PD }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathbf{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-00020-D

PAL22V10C

## Universal PAL ${ }^{\circledR}$ Device

## Features

- Ultra high speed supports today's and tomorrow's fastest microprocessors
$\mathbf{- 1 0 - n S} \mathrm{t}_{\mathrm{PD}}, \mathbf{9 0}-\mathrm{MHz}, \mathrm{f}_{\mathrm{MAX}}$
- BiCMOS technology
- Up to 22 inputs and 10 outputs for more logic power
- Variable product terms
-8 to 16 per output
- 10 user-programmable output macrocells
- Output polarity control
- Registered or combinatorial operation
- 2 new feedback paths
(PAL22VP10C)
- Synchronous PRESET, asynchronous RESET, and PRELOAD capability for flexible design and testability
- High reliability
- Proven Ti-W fuse technology
- AC and DC tested at the factory
- > 2001V input protection
- Standard 300-mil PDIP and CDIP packages
- PLCC and LCC packages with additional $\mathbf{V}_{\mathbf{C c}}$ and $\mathbf{V}_{\text {ss }}$ pins for improved performance
- Security Fuse


## Functional Description

The Cypress PAL22V10C and PAL22VP10C are second-generation Programmable Array Logic devices. Developed by Aspen Semiconductor, a subsidiary of Cypress, using BiCMOS process and Ti-W fuses, the PAL22V10C and PAL22VP10C use the familiar
sum-of-products (AND-OR) logic structure and a new concept, the programmable macrocell.
Both the PAL22V10C and PAL22VP10C provide 12 dedicated input pins and 10 I/O pins (see Logic Symbol). By selecting each I/O pin as either permanent or temporary input, up to 22 inputs can be achieved. Applications requiring up to 21 inputs and a single output, down to 12 inputs and 10 outputs can be realized. The "OUTPUT ENABLE" product term available on each I/O allows this selection. The PAL22V10C and PAL22VP10C feature variable product term architecture, where 8 to 16 product terms are allocated to each output (see Logic Symbol for details). This structure permits more applications to be implemented with these devices than with other PAL devices that have fixed number of product terms for each output.

Logic Block Diagram


PAL ${ }^{\circledR}$ is a registered trademark of Advanced Micro Devices

## Functional Description (continued)

Additional features include common synchronous PRESET and asynchronous RESET product terms. They eliminate the need to use standard product terms for initialization functions.
Both the PAI22V10C and PAL22VP10C automatically reset on power-up. In addition, the PRELOAD capability allows the output registers to be set to any desired state during testing.
A security fuse is provided on each of these two devices to prevent copying of the device fuse pattern.
With the programmable macrocells and variable product term architecture, the PAL22V10C and PAL22VP10C can implement logic functions in the 700 to 800 gate array complexity, with the inherent advantages of programmable logic.

## Programmable Macrocell

The PAL22V10C and PAL22VP10C each has 10 programmable output macro cells (see Macrocell). On the PAL22V10C two fuses ( C 1 and C 0 ) can be programmed to configure output in one of four ways. Accordingly each output can be "REGISTERED" or "COMBINATORIAL" with an active HIGH or active LOW polarity. The feedback to the array is also from this output (see Figure 1). An additional fuse (C2) in the PAL22VP10C provides for two additional feedback paths (see Figure 2).

## Programming

The PAL22V10C and PAL22VP10C can be programmed using the QuickPro II programmer available from Cypress Semiconductor and also with Data I/O programmers. Please contact your local Cypress representative for further information.

## Macrocell



Notes:

1. PAL22VP10C only

Table 1. Output Macrocell Configuration

| $\mathbf{C}^{[1]}$ | $\mathbf{C 1}$ | $\mathbf{C} 0$ | Output Type | Polarity | Feedback |
| :--- | :---: | :---: | :--- | :--- | :--- |
| $\mathbf{0}$ | 0 | 0 | Registered | Active LOW | Registered |
| $\mathbf{0}$ | 0 | 1 | Registered | Active HIGH | Registered |
| $\mathbf{x}$ | 1 | 0 | Combinatorial | Active LOW | I/O |
| $\mathbf{x}$ | 1 | 1 | Combinatorial | Active HIGH | I/O |
| 1 | 0 | 0 | Registered | Active LOW | I/O ${ }^{[1]}$ |
| 1 | 0 | 1 | Registered | Active HIGH | I/O ${ }^{[1]}$ |



REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT


I/O FEEDBACK, COMBINATORIAL, ACTIVE-LOW OUTPUT


REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT


I/O FEEDBACK, COMBINATORIAL, ACTIVE-HIGH OUTPUT

Figure 1. PAL22V10C and PAL22VP10C Macrocell Configurations


I/O FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT


I/O FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT

Figure 2. Additional Macrocell Configurations for the PAL22VP10C

Selection Guide

|  |  | $\begin{gathered} \text { 22V10C-10 } \\ \text { 22VP10C-10 } \end{gathered}$ | $\begin{gathered} \text { 22V10C-12 } \\ \text { 22VP10C-12 } \end{gathered}$ | $\begin{gathered} \text { 22V10C-15 } \\ \text { 22VP10C-15 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ | Com'l | 190 | 190 |  |
|  | Mil |  |  | 190 |
| $\mathrm{t}_{\mathrm{PD}}$ ( ns ) | Com'l | 10 | 12 |  |
|  | Mil |  |  | 15 |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{ns})$ | Com'l | 3.6 | 4.5 |  |
|  | Mil |  |  | 7.5 |
| $\mathrm{t}_{\mathrm{CO}}(\mathrm{ns})$ | Com'l | 7.5 | 9.5 |  |
|  | Mil |  |  | 10 |
| $\mathrm{f}_{\text {MAX }}(\mathrm{MHz})$ | Com'l | 90 | 71 |  |
|  | Mil |  |  | 57 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . ................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DC Programming Voltage .............................. 10 V |  |  |
| :---: | :---: | :---: | :---: |
| Ambient Temperature with <br> Power Applied ............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883 Method 3015) |  |  |
| Supply Voltage to Ground Potential ........ -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{Cc}}$ Max | Range | Ambient Temperature | $\mathrm{V}_{\mathbf{C C}}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +5.5 V | Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| DC Input Current ............................ -30 mA to +5 mA (Except during programming) | Military ${ }^{[6]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Com'l | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | Com'1 |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[2]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[2]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{1 \mathrm{X}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  |  | -250 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -100 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{C C}=\mathrm{Max}_{.,}, \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[3]}$ |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=$ GND Outputs Open |  | Com'l |  | 190 | mA |
|  |  |  |  | Mil |  | 190 | mA |

## Notes:

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Tested initially and after any design or process changes that may affect these parameters.
5. AC test load used for all parameters except where noted.
6. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## Switching Characteristics PAL22V10C/PAL22VP10C ${ }^{[5]}$

| Parameters | Description | Commercial |  |  |  |  |  | Military |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -10 |  | -12 |  |  |  | -15 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {PD }}$ | Input to Output Propagation Delay ${ }^{[13]}$ |  |  |  | 10 |  | 12 |  |  |  | 15 | ns |
| $t_{\text {EA }}$ | Input to Output Enable Delay |  |  |  | 10 |  | 12 |  |  |  | 15 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable Delay ${ }^{[8]}$ |  |  |  | 10 |  | 12 |  |  |  | 15 | ns |
| $\mathrm{t}_{\mathrm{co}}$ | Clock to Output Delay ${ }^{[13]}$ |  |  |  | 7.5 |  | 9.5 |  |  |  | 10 | ns |
| $\mathrm{t}_{\mathbf{s}}$ | Input or Feedback Set-Up Time |  |  | 3.6 |  | 4.5 |  |  |  | 7.5 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time |  |  | 0 |  | 0 |  |  |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{P}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{co}}+\mathrm{t}_{\mathrm{s}}$ ) |  |  | 11.1 |  | 14 |  |  |  | 17.5 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock Width HIGH ${ }^{\text {[4] }}$ |  |  | 2.5 |  | 3 |  |  |  | 6 |  | ns |
| $\mathrm{t}_{\mathrm{wL}}$ | Clock Width LOW ${ }^{[4]}$ |  |  | 2.5 |  | 3 |  |  |  | 6 |  | ns |
| $\mathrm{f}_{\text {MAXI }}$ | External Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{c}}+\mathrm{t}_{\mathrm{s}}\right)\right)^{[9]}$ |  |  | 90 |  | 71 |  |  |  | 57 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Data Path Maximum Frequency $\left(1 /\left(t_{w H}+t_{W L}\right)\right)^{[4,10]}$ |  |  | 200 |  | 166 |  |  |  | 83 |  | MHz |
| $\mathrm{f}_{\text {MAX }}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{s}}\right)\right)^{[11]}$ |  |  | 100 |  | 83 |  |  |  | 66 |  | MHz |
| $\mathrm{t}_{\text {cF }}$ | Register Clock to Feedback Input ${ }^{[12]}$ |  |  |  | 6.4 |  | 7.5 |  |  |  | 7.5 | ns |
| $t_{\text {Aw }}$ | Asynchronous Reset Width |  |  | 10 |  | 12 |  |  |  | 15 |  | ns |
| $t_{\text {AR }}$ | Asynchronous Reset Recovery Time |  |  | 6 |  | 7 |  |  |  | 10 |  | ns |
| $\mathrm{t}_{\text {AP }}$ | Asynchronous Reset to Registered Output Delay |  |  |  | 12 |  | 14 |  |  |  | 20 | ns |
| $\mathrm{t}_{\text {SPR }}$ | Synchronous Preset Recovery Time |  |  | 6 |  | 7 |  |  |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{PR}}$ | Power-Up Reset Time ${ }^{[14]}$ |  |  | 1.0 |  | 1.0 |  |  |  | 1.0 |  | $\mu \mathrm{s}$ |

## Notes:

7. This parameter is sample tested periodically with the device clocked at $\mathrm{f}_{\text {MAX }}$ external ( $\mathrm{f}_{\text {MAXI }}$ ) with all registers cycling on each cycle and outputs disabled (in high Z state).
8. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous high level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}}$ Min. or a previous low level has risen to 0.5 volts above $\mathrm{V}_{\mathrm{OL}}$ Max.
9. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
10. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate. This parameter is tested periodically by sampling production product.
12. This parameter is calculated from the clock period at $f_{\text {MAX }}$ internal ( $\mathrm{f}_{\mathrm{MAX}}$ ) as measured (see note 11) minus $\mathrm{t}_{\mathrm{s}}$.
13. This specification is guaranteed for all device outputs changing state in a given access cycle.
14. The registers in the PAL22V10C/PAL22VP10C have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied.

Capacitance ${ }^{[4]}$

| Parameters | Description | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 11 |  | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 9 |  | pF |

## AC Test Loads and Waveforms



| Specification | $C_{\mathrm{L}}$ | Package | Measurement Level |
| :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{PD}}, \mathrm{t}_{\mathrm{CO}}, \mathrm{t}_{\mathrm{CF}}$ | 15 pF | PDIP, CDIP | 1.5 V |
|  | 50 pF | PLCC, LCC |  |
| $\mathrm{t}_{\mathrm{EA}}$ | 15 pF | PDIP, CDIP | See $\mathrm{t}_{\mathrm{EA}}$ Waveform |
|  | 50 pF | PLCC, LCC |  |
| $\mathrm{t}_{\mathrm{ER}}$ | 5 pF | All | See $\mathrm{t}_{\mathrm{ER}}$ Waveform |

Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } \mathrm{O} \underbrace{99 \Omega}_{\text {Commercial }} \mathrm{O} 2.08 \mathrm{~V}=\mathrm{V}_{\text {PIOF-5 }}^{9}
$$

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O- $\underbrace{136 \Omega}_{\text {Military }}$ O.13V $=$ Vthm

## Switching Waveform

| Parameter | $\mathbf{V}_{\mathbf{x}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {ER }(-)}$ | 1.5 V | $\mathrm{V}_{\mathrm{OH}} \frac{t}{0.5 \mathrm{~V}} \frac{1}{4} \mathrm{~V}_{\mathrm{X}} \text { PIOF-7 }$ |
| $\mathrm{t}_{\text {ER (+) }}$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \frac{0.5 \mathrm{~V}+\mathrm{t}}{\mathrm{t}} \mathrm{~F}$ |
| $\mathrm{t}_{\mathrm{EA}(+)}$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{v}_{\mathrm{x}} \xrightarrow[0.5 \mathrm{~V} \dot{+}+\mathrm{V}_{\mathrm{OH}}{ }_{\text {PIOF-9 }}]{ }$ |
| $\mathrm{t}_{\text {EA }(-)}$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{V}_{\mathrm{x}} \frac{1}{0.5 \mathrm{~V}} \frac{1}{4} \left\lvert\, \begin{aligned} & \mathrm{t} \\ & \mathrm{~V}_{\mathrm{OL}} \mathrm{PIOF}-10 \end{aligned}\right.$ |



Power-Up Reset Waveform ${ }^{[14]}$


## Preload Waveform



## DIP (PLCC, LCC) Pinouts

| Forced level on register <br> pin during preload | Register Q output <br> state after preload |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{IHP}}$ | High |
| $\mathrm{V}_{\mathrm{ILP}}$ | Low |


| Name | Description | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Voltage | 9.25 | 9.75 | V |
| $\mathrm{t}_{\mathrm{DPR}}$ | Delay for Preload | 1 |  | $\mu \mathrm{~s}$ |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input Low Voltage | 0 | 0.4 | V |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input High Voltage | 3 | 4.75 | V |

CYPRESS
PAL22V10C

Functional Logic Diagram for PAL22V10C/PAL22VP10C


Ordering Information

| $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ | $\mathbf{t r D}^{\text {( }} \mathbf{n s}$ ) | $\mathrm{f}_{\text {MAX }}(\mathrm{MHz})$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 190 | 10 | 90 | PAL22V10C-10PC | P13 | Commercial |
|  |  |  | PAL22V10C-10DC | D14 |  |
|  |  |  | PAL22V10C-10JC | J64 |  |
|  |  |  | PAL22VP10C-10PC | P13 |  |
|  |  |  | PAL22VP10C-10DC | D14 |  |
|  |  |  | PAL22VP10C-10JC | J64 |  |
|  | 12 | 71 | PAL22V10C-12PC | P13 | Commercial |
|  |  |  | PAL22V10C-12DC | D14 |  |
|  |  |  | PAL22V10C-12JC | J64 |  |
|  |  |  | PAL22VP10C-12PC | P13 |  |
|  |  |  | PAL22VP10C-12DC | D14 |  |
|  |  |  | PAL22VP10C-12JC | J64 |  |
|  | 15 | 57 | PAL22V10C-15DMB | D14 | Military |
|  |  |  | PAL22V10C-15LMB | L64 |  |
|  |  |  | PAL22VP10C-15DMB | D14 |  |
|  |  |  | PAL22VP10C-15LMB | L64 |  |

[^20]- 256 product terms- 32 per pair of macro cells, variable distribution
- Global, synchronous, product term controlled, state register set and reset-inputs to product term are clocked by input clock
- 66 MHz operation
- 3 ns input setup and 12 ns clock to output
- 15 ns input register clock to state register clock
- Low power
$-130 \mathrm{~mA} \mathrm{I}_{\mathrm{CC}}$
- 28 pin 300 mil DIP, LCC
- Erasable and reprogrammable


## Product Characteristics

The CY7C330 is a high-performance, eraseable, programmable, logic device (EPLD) whose architecture has been optimized to enable the user to easily and efficiently construct very high performance synchronous state machines.

## CMOS Programmable

 Synchronous State Machine
## Features

- 12 I/O macro cells each having:
- registered, three-state I/O
- input register clock select
- input register clock select multiplexer
- feed back multiplexer
- output enable (OE)
multiplexer
- All twelve macro cell state
registers can be hidden
- User configurable state
registers-JK, RS, T, or D
- Input multiplexer per pair of

I/O macro cells allows I/O pin associated with a hidden macro
cell state register to be saved for use as an input

- 4 dedicated hidden registers
- 11 dedicated, registered inputs
- 3 separate clocks- 2 inputs, 1 output
- Common (PIN 14 controlled) or product term controlled output enable for each I/O pin路

The unique architecture of the CY7C330, consisting of the user-configurable output macrocell, bi-directional I/O capability, input registers, and three separate clocks, enables the user to design high performance state machines that can communicate either with each other or with microprocessors over bi-directional parallel busses of user-definable widths.
The three separate clocks permit independent, synchronous state machines to be synchronized to each other. The two input clocks, $\mathrm{C} 1, \mathrm{C} 2$, enable the state machine to sample input signals that may be generated by another system and that may be available on its bus for a short period of time.
The user-configurable state register flip-flops enable the designer to designate JK, RS, T, or D type devices, so that the number of product terms required to implement the logic is minimized.


Selection Guide

|  |  | CY7C330-66 | CY7C330-50 | CY7C330-40 | CY7C330-33 | CY7C330-28 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Operating Frequency (MHz) | Commercial | 66.6 | 50.0 |  | 33.3 |  |
|  | Military |  | 50.0 | 40.0 |  | 28.5 |
| Power Supply Current I CC1 $^{2}$ (mA) | Commercial | 140 | 130 |  | 130 |  |
|  | Military |  | 160 | 150 |  | 150 |

## Product Characteristics (Continued)

The major functional blocks of the CY7C330 are (1) the input registers and (input) clock multiplexers, (2) the EPROM (AND) cell array, (3) the twelve I/O macrocells and (4) the four hidden registers.

## Input Registers and Clock Multiplexers

There are a total of eleven dedicated Input Registers. Each Input Register consists of a D flip-flop and a clock multiplexer. The clock multiplexer is user-programmable to select either CK1 or CK2 as the clock for the flip-flop. CK2 and $\overline{\mathrm{OE}}$ can alternatively be used as inputs to the array. The twenty-two outputs of the registers (i.e. the Q and $\overline{\mathrm{Q}}$ outputs of the input registers) drive the array of EPROM cells.
An architecture configuration bit (C4) is reserved for each Dedicated Input Register cell to allow selection of either input clock CK1 or CK2 as the input register clock for each Dedicated Input Cell. If the CK2 clock is not needed that input may also be used as a general purpose array input. In this case the Input Register for this input can only be clocked by input clock CK1. Figure 1 illustrates the Dedicated Input Cell composed of input register, Input Clock Multiplexer, and architecture configuration bit C4 which determines the input clock selected.

## I/O Macro Cell

The logic diagram of the CY7C330 I/O macro cell is shown in Figure 2. There are a total of twelve indentical macro cells.
Each macro cell consists of:

- An Output State Register which is clocked by the global state counter clock, CLK (PIN 1). The State Register can be configured as a D, JK, RS, or T flip-flop (default is a D-type flip-flop). Polarity can be controlled in the D flip-flop implementation by use of the exclusive or function. Data is sampled on the LOW to HIGH clock transition. All of the State Registers have a common reset and set which are controlled synchronously by Product Terms which are generated in the EPROM cell array.
- A Macro Cell Input Register which may be clocked by either the CK1 or CK2 input clock as programmed by the user by use of architecture configuration bit C2 which controls the I/O Macro Cell Input Clock Multiplexer. The Macro Cell Input Registers are initialized on power up such that all of the $Q$ outputs are at logic LOW level and the $\bar{Q}$ outputs are at a logic HIGH level.
- An Output Enable Multiplexer (OE), which is user-programmable, by architecture configuration bit C 0 , to select either the common $\overline{\mathrm{OE}}$ signal from pin 14 or, for each cell individually, the signal from the Output Enable product term associated with each macro cell. The Output Enable input signal to the array product term is clocked through the input register by the selected input register clock, CK1 or CK2.
- An input Feed Back Multiplexer which is user-programmable to select either the output of the State Register or the output of the Macro Cell Input Register to be fed back into the array. This option is programmed by architecture configuration bit C 1 . If the output of the Macro Cell Input Register is selected by the Feed Back Multiplexer, the I/O pin becomes bi-directional.


## Macro Cell Input Multiplexer

Each pair of I/O macro cells share a Macro Cell Input Multiplexer which selects the output of one or the other of the pair's input registers to be fed to the input array. This multiplexer is shown in Figure 2. The Macro Cell Input Multiplexer allows the input pin of a macro cell, for which the state register has been hidden by feeding back its input to the input array, to be preserved for use as an input pin. This is possible as long as the other macro cell of the pair is not needed as a input or does not require State Register feed back. The input pin input register output which would normally be blocked by the hidden State Register feed back can be routed to the array input path of the companion macro cell for use as array input.

## State Registers

By use of the exclusive or gate the State Register may be configured as a JK, RS or T Register. The default is a D-Type register. For the D-Type register, the exclusive or function can be used to select the polarity or the register output.
The set and reset of the State Register are global synchronous signals which are controlled by the logic of two global product terms for which input signals are clocked through the input registers by either of the input clocks, CK1 or CK2.

## Hidden Registers

In addition to the twelve macro cells, which contain a total of twenty-four registers, there are four hidden registers whose outputs are not brought out to the device output pins. The Hidden State Register Macro Cell is shown in Figure 3.
The four hidden registers are clocked by the same clock as the macrocell state registers. All of the hidden register flipflops have a common, synchronous set, S, as well as a common, synchronous reset, $R$, which over-ride the data at the D input. The S and R signals are PRODUCT TERMS that are generated in the array and are the same signals used to preset and reset the state register flip-flops.

## Macrocell Product Term Distribution

Each pair of macrocells has a total of thirty-two product terms. Two product terms of each macrocell pair are used for the output enables (OEs) for the two output pins. Two product terms are also used as one input to each of the two exclusive OR gates in the macrocell pair. The number of product terms available to the designer is then $32-4=$ 28 for each macrocell pair. These product terms are divided between the macro cell state register flip-flops as shown in Table 1.

Table 1. Product Term Distribution

| Macro Cell | Pin No. | Product Terms |
| :---: | :---: | :---: |
| 0 | 28 | 9 |
| 1 | 27 | 19 |
| 2 | 26 | 11 |
| 3 | 25 | 17 |
| 4 | 24 | 13 |
| 5 | 23 | 15 |
| 6 | 20 | 15 |
| 7 | 19 | 13 |
| 8 | 18 | 17 |
| 9 | 17 | 11 |
| 10 | 16 | 19 |
| 11 | 15 | 9 |

## R

## Product Characteristics (Continued)

## Fidden State Register Product Term Distribution

Each pair of hidden registers also has a total of 32 product erms. Two product terms are used as one input to each of he exclusive OR gates. However, because the register out,uts do not go to any output pins, output enable product erms are not required. Therefore, 30 product terms are ivailable to the designer for each pair of hidden registers. The product term distribution for the four hidden registers are shown in Table 2.

Table 2. Hidden State Register Product Term Distribution

| Hidden Register Cell | Product Terms |
| :---: | :---: |
| 0 | 19 |
| 1 | 11 |
| 2 | 17 |
| 3 | 13 |

## Architecture Configuration Bits

The architecture configuration bits are used to program the multiplexers. The function of the architecture bits is outlined below.

Table 3. Architecture Configuration Bits

| Architecture Configuration Bit |  | Number of Bits | Value | Function |
| :---: | :---: | :---: | :---: | :---: |
| C0 | Output Enable Select MUX | 12 Bits, 1 Per I/O Macro Cell | 0-Virgin State | Output Enable Controlled by Product Term |
|  |  |  | 1-Programmed | Output Enable Controlled by Pin 14 |
| C1 | State Register <br> Feed Back MUX | 12 Bits, 1 Per I/O Macro Cell | 0 -Virgin State | State Register Output is Fed Back to Input Array |
|  |  |  | 1-Programmed | I/O Macro Cell is Configured as an Input and Output of Input Register is Fed to Array |
| C2 | I/O Macro <br> Cell Input <br> Register Clock <br> Select MUX | 12 Bits, 1 Per I/O Macro Cell | 0-Virgin State | CK1 Input Register Clock (Pin 2) is Connected to I/O Macro Cell Input Register Clock Input |
|  |  |  | 1-Programmed | CK2 Input Register Clock (Pin 3) is Connected to I/O Macro Cell Input Register Clock Input |
| C3 | I/O Macro Cell <br> Pair Input <br> Select MUX | 6 Bits, 1 Per I/O Macro Cell Pair | 0-Virgin State | Selects Data from I/O Macro Cell Input Register of Macry Cell A of Macro Cell Pair |
|  |  |  | 1-Programmed | Selects Uata from I/O Macro Cell Input Register of Macro Cell B of Macro Cell Pair |
| C4 | Dedicated Input Register Clock Select MUX | 11 Bits, 1 Per Dedicated Input Cell | 0-Virgin State | CK1 Input Register Clock (Pin 2) is Connected to Dedicated Input Register Clock Input |
|  |  |  | 1-Programmed | CK2 Input Register Clock (Pin 3) is Connected to Dedicated Input Register Clock Input |



Figure 1. Dedicated Input Cell

## 



Figure 2. I/O Macro Cell and Shared Input Multiplexer


0101-8
Figure 3. Hidden State Register Macro Cell

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

|  | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883 Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ....................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latchup Current . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$ |  |  |
| Supply Voltage to Ground Potential <br> (Pin 22 to Pins 8 and 21) . . . . . . . . . . . . . -0.5 V to +7.0 V | DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . . . 13.0V Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State. . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . - 3.0 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Output Current into Outputs (Low) . . . . . . . . . . . 12 mA | Military ${ }^{\text {[5] }}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over Operating Range[6]

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | COM'L | 2.4 |  | V |
|  |  |  | $\mathrm{IOH}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | MIL |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathbf{I N}}=\mathrm{V}_{\mathbf{I H}} \text { or } \mathrm{V}_{\mathbf{I L}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | COM'L |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | MIL |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs[1] |  |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[1]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CC }}=$ Max. |  |  | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ [2] |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\mathbf{V}_{\mathbf{C C}}=\mathbf{M a x .}, \mathbf{V}_{\text {IN }}=\mathbf{G N D}$Outputs Open |  | COM'L (-66 MHz) |  | 140 | mA |
|  |  |  |  | COM'L |  | 130 | mA |
|  |  |  |  | MIL ( -50 MHz ) |  | 160 | mA |
|  |  |  |  | MIL |  | 150 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current at Frequency ${ }^{[3,7]}$ | $\mathbf{v}_{\mathrm{CC}}=\operatorname{Max}$ <br> Outputs Disabled (in High Z State) <br> Device Operating at fMAX <br> External ( $\mathrm{f}_{\mathrm{MAX} 1}$ ) |  | COM'L (-33 MHz \& -50 MHz) |  | 160 | mA |
|  |  |  |  | COM'L ( $-66 \mathrm{MHz})^{[15]}$ |  | 180 | mA |
|  |  |  |  | MIL ( -28 MHz \& -40 MHz ) |  | 180 | mA |
|  |  |  |  | MIL ( $-50 \mathrm{MHz})^{\text {[15] }}$ |  | 200 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 8 |  |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. Figure $4 a$ test load used for all parameters except $t_{\text {CEA }}, t_{\text {CER }}, t_{P Z X}$ and $\mathrm{t}_{\mathrm{PXZ}}$. Figure $4 b$ test load for $\mathrm{t}_{\mathrm{CEA}}, \mathrm{t}_{\text {CER }}, \mathrm{t}_{\mathrm{PZX}}, \mathrm{t}_{\text {PXZ }}$.
5. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
6. See the last page of this specification for Group A subgroup testing information.
7. This parameter is sample tested periodically.
8. This parameter is measured as the time after output register disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous high level has fallen to 0.5 V below $\mathrm{V}_{\mathrm{OH}} \mathrm{Min}$ or a previous low level has risen to 0.5 V above $\mathrm{V}_{\text {OL }}$ Max. Please see Figure 6 for enable and disable test waveforms and measurement reference levels.
9. This parameter is measured as the time after output register clock input that the previous output data state remains stable on the output.
10. This difference parameter is designed to guarantee that any CY7C330 output fed back to its own inputs externally or internally will satisfy the input register minimum input hold time. This parameter is guaranteed for a given individual device and is tested by a periodic sampling of production product.
11. This specification is intended to guarantee feeding of this signal to another 33X family input register cycled by the same clock with sufficient output data stable time to insure that the input hold time minimum of the following input register is satisfied. This parameter difference specification is guaranteed by periodic sampling of production product of CYC330 and CY7C332. This difference parameter is guaranteed to be met only for devices at the same ambient temperature and $V_{C C}$ supply voltage.
12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feed back can operate.
13. This specification indicates the guaranteed maximum frequency at which an individual input or output register can be cycled.
14. This specification indicates the guaranteed maximum frequency at which a state machine configuration with only internal feedback can operate. This parameter tested periodically on a sample basis.

Switching Characteristics Over the Operating Range ${ }^{[4,6]}$

| Parameters | Description | Commercial |  |  |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -66 |  | -50 |  | -33 |  | -50 |  | -40 |  | -28 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {IS }}$ | Input or Feedback Setup Time to Input Register Clock | 3 |  | 5 |  | 10 |  | 5 |  | 5 |  | 10 |  | ns |
| tos | Input Register Clock to Output Register Clock | 15 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 |  | ns |
| tco | Output Register Clock to Output Delay |  | 12 |  | 15 |  | 20 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{1 \mathrm{H}}$ | Input Register Hold Time | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| t CEA | Input Register Clock To Output Enable Delay |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| tCER | Input Register Clock to Output Disable Delay ${ }^{[8]}$ |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| tPZX | Pin 14 Enable to Output Enable Delay |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| tPXZ | Pin 14 Disable to Output Disable Delay ${ }^{[8]}$ |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| twh | Input or Output Clock Width High 3 , 7] | 6 |  | 8 |  | 12 |  | 8 |  | 10 |  | 15 |  | ns |
| twL | Input or Output Clock Width Low ${ }^{[3,7]}$ | 6 |  | 8 |  | 12 |  | 8 |  | 10 |  | 15 |  | ns |
| tP | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{IS}}$ ) Input and Output Clock Common | 15 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 |  | ns |
| tor | Output Data Stable Time from Synchronous Clock Input[9] | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{tOH}^{-\mathrm{t}_{\mathrm{IH}}}$ | Output Data Stable Time This Device Minus I/P Reg Hold Time Same Device ${ }^{[10]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\begin{array}{\|l\|} \mathrm{t}_{\mathrm{OH}}- \\ \mathbf{t}_{\mathbf{I H}} 33 \mathrm{X} \end{array}$ | Output Data Stable Time Minus I/P Reg Hold Time 7C330 \& 7C332[11] | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{f}_{\text {MAX } 1}$ | External Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{IS}}\right)\right)^{[12]}$ | 66.6 |  | 50.0 |  | 33.3 |  | 50.0 |  | 40.0 |  | 28.5 |  | MHz |
| $\mathrm{f}_{\text {MAX } 2}$ | Maximum Register Toggle Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)\right)^{[7,13]}$ | 83.3 |  | 62.5 |  | 41.6 |  | 62.5 |  | 50.0 |  | 33.3 |  | MHz |
| f MAX3 | Internal Maximum Frequency[14] | 74.0 |  | 57.0 |  | 37.0 |  | 57.0 |  | 45.0 |  | 30.0 |  | MHz |

## AC Test Loads and Waveforms (Commercial)



Figure 4a


Figure 4b

Equivalent to: THEVENIN EQUIVALENT (Commercial) OUTPUT $O-2.00 \mathrm{~V}=\mathrm{V}_{\text {the }}$


Figure 5

Equivalent to:
THEVENIN EQUIVALENT (Military)
OUTPUT O-~ $\underbrace{190 \Omega}_{\text {2.02V }} \mathrm{V}_{\text {thm }}$
0101-12

## Switching Waveforms




CY7C330 Block Diagram (Page 1 of 2)


SEMICONDUCTOR

| Parameter | $V_{\mathbf{x}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathbf{P X Z}}(-)$ | 1.5 V |  | 0101-19 |
| $\mathrm{tPXZ}^{(+)}$ | 2.6 V |  | 0101-20 |
| $t_{\text {PZX }}(+)$ | $\mathrm{V}_{\text {the }}$ |  | 0101-21 |
| tPZX( - ) | $\mathrm{V}_{\text {the }}$ |  | 0101-22 |
| $\mathrm{t}_{\text {CER }}(-)$ | 1.5V |  | 0101-19 |
| $\mathrm{t}_{\text {CER }}(+)$ | 2.6 V |  | 0101-20 |
| $\mathrm{t}_{\text {CEA }}(+)$ | $\mathrm{V}_{\text {the }}$ |  | 0101-21 |
| $\mathrm{t}_{\text {CEA }}(-)$ | $\mathrm{V}_{\text {the }}$ |  | 0101-22 |

Figure 6. Test Waveforms

Ordering Information

| $\mathrm{f}_{\text {max }}(\mathbf{M H z})$ | $\mathrm{I}_{\mathbf{C C 1}}(\mathrm{mA})$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 66.6 | 140 | CY7C330-66PC | P21 | Commercial |
|  |  | CY7C330-66WC | W22 |  |
|  |  | CY7C330-66JC | J64 |  |
|  |  | CY7C330-66HC | H64 |  |
| 50 | 160 | CY7C330-50DMB | D22 | Military |
|  |  | CY7C330-50WMB | W22 |  |
|  |  | CY7C330-50HMB | H64 |  |
|  |  | CY7C330-50LMB | L64 |  |
|  |  | CY7C330-50TMB | T74 |  |
|  |  | CY7C330-50QMB | Q64 |  |
| 50 | 130 | CY7C330-50PC | P21 | Commercial |
|  |  | CY7C330-50WC | W22 |  |
|  |  | CY7C330-50JC | J64 |  |
|  |  | CY7C330-50HC | H64 |  |
| 40 | 150 | CY7C330-40DMB | D22 | Military |
|  |  | CY7C330-40WMB | W22 |  |
|  |  | CY7C330-40HMB | H64 |  |
|  |  | CY7C330-40LMB | L64 |  |
|  |  | CY7C330-40TMB | T74 |  |
|  |  | CY7C330-40QMB | Q64 |  |
| 33.3 | 130 | CY7C330-33PC | P21 | Commercial |
|  |  | CY7C330-33WC | W22 |  |
|  |  | CY7C330-33JC | J64 |  |
|  |  | CY7C330-33HC | H64 |  |
| 28.5 | 150 | CY7C330-28DMB | D22 | Military |
|  |  | CY7C330-28WMB | W22 |  |
|  |  | CY7C330-28HMB | H64 |  |
|  |  | CY7C330-28LMB | L64 |  |
|  |  | CY7C330-28TMB | T74 |  |
|  |  | CY7C330-28QMB | Q64 |  |

IFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\text {ISU }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {OSU }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CEA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PZX }}$ | $7,8,9,10,11$ |

Document \#: 38-00064-C

## Asynchronous Registered EPLD

## Features

- 12 I/O macrocells each having:
- One state Flip-Flop with an XOR sum or products input
- One feedback Flip-Flop with input coming from the $I / O$ pin
- Independent (product term) set, reset, and clock inputs on all registers
- Asynchronous bypass capability on all registers, under product term control ( $\mathbf{r}=\mathbf{s}=1$ )
- Global or local output enable on tristate I/O
- Feedback from either register to the array
- 192 product terms with variable distribution to macrocells
- 13 inputs, 12 feedback $\mathrm{I} / \mathrm{O}$ pins, plus 6 shared I/O macrocell feedbacks for a total of 31 true and complementary inputs
- High speed: 20 tPD ns maximum
- Security bit
- Space saving 28 pin slim-line DIP package; also available in 28 pin PLCC
- Low power
- 90 mA typical $\mathrm{I}_{\text {CC }}$ quiescent
- $\mathbf{1 8 0} \mathrm{mA}$ ICC maximum
- UV-Eraseable and reprogrammable
- Programming and operation $100 \%$ testable


## Product Characteristics

The CY7C331 is the most versatile PLD available for asynchronous designs. Central resources include 12 full D-type Flip-Flops with separate set, reset and clock capability. For increased utility, XOR gates are provided at the D-inputs and the product term allocation per Flip-Flop is variably distributed.

## I/O Resources

Pins 1 through 7 and 9 through 14 serve as array inputs; pin 14 may also be used as a global output enable for the I/O macrocell tristate outputs. Pins 15 through 20 and 23 through 28 are connected to I/O macrocells and may be managed as inputs or outputs depending on the configuration and the macrocell OE terms.

## Block Diagram and DIP Pinout



## Selection Guide

| Generic <br> Part Number | ICC1 mA |  | tPD ns |  | tS ns |  | tCo ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com | Mil | Com | Mil | Com | Mil | Com | Mil |
| CY7C331-20 | 130 |  | 20 |  | 12 |  | 20 |  |
| CY7C331-25 | 120 | 160 | 25 | 25 | 12 | 15 | 25 | 25 |
| CY7C331-30 |  | 150 |  | 30 |  | 15 |  | 30 |
| CY7C331-35 | 120 |  | 35 |  | 15 |  | 35 |  |
| CY7C331-40 |  | 150 |  | 40 |  | 20 |  | 40 |

## I/O Resources (Continued)

It should be noted that there are two ground connections (pins 8 and 21) which, together with $\mathrm{V}_{\mathrm{CC}}$ (pin 22) are located centrally on the package. The reason for this placement and dual ground structure is to minimize the groundloop noise when the outputs are driving simultaneously into a heavy capacitive load.


## Figure 1. Macrocell

The CY7C331 has 12 macrocells. Each macrocell has two D-type Flip-Flops. One is fed from the array, and one is fed from the I/O pin. For each Flip-Flop there are 3 dedicated product terms driving the $R, S$, and Clock inputs respectively. Each macrocell has one input to the array and for each pair of macrocells there is one shared input to the array. The macrocell input to the array may be configured to come from the ' $Q$ ' output of either Flip-Flop.
The D-type Flip-Flop which is fed from the array (i.e., the state Flip-Flop) has a logical XOR function on its input which combines a single product term with a sum (OR) of a number of product terms. The single product term is used to set the polarity of the output or to implement toggling (by including the current output in the product term).
The $R$ and $S$ inputs to the Flip-Flops override the current setting of the ' $Q$ ' output. The $S$ input sets ' $Q$ ' true and the $R$ input 'resets' ' $Q$ ' (sets it false). If both $R$ and $S$ are asserted (true) at once, then the output will follow the input (' Q ' = ' $\mathrm{D}^{\prime}$ ).

Table 1

| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{Q}$ |
| :---: | :---: | :---: |
| 1 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | D |
| R-S Truth Table |  |  |



0100-4
Figure 2. Shared Input Multiplexer

## Shared Input Multiplexer

The input associated with each pair of macrocells may be configured by the shared input multiplexer to come from either macrocell; the ' $Q$ ' output of the Flip-Flop coming from the I/O pin is used as the input signal source.

## Product Term Distribution

The product terms are distributed to the macrocells such that 32 product terms are distributed between two adjacent macrocells. The pairing of macrocells is the same as it is for the shared inputs. 8 of the product terms are used in each macrocell for set, reset, clock, OE and the upper part of the XOR gate. This leaves 16 product terms per pair of macrocells to be divided between the sum-of-product inputs to the two state registers. The following table shows the I/O pin pairing for shared inputs, and the product term (P-Term) allocation to macrocells associated with the I/O pins.

Table 2

| Macrocell | Pin Number | Product Terms |
| :---: | :---: | :---: |
| 0 | 28 | 4 |
| 1 | 27 | 12 |
| 2 | 26 | 6 |
| 3 | 25 | 10 |
| 4 | 24 | 8 |
| 5 | 23 | 8 |
| 6 | 20 | 8 |
| 7 | 19 | 8 |
| 8 | 18 | 10 |
| 9 | 17 | 6 |
| 10 | 16 | 12 |
| 11 | 15 | 4 |

The CY7C331 is configured by three arrays of configuration bits ( $\mathrm{C} 0, \mathrm{C} 1, \mathrm{C} 2$ ). For each macrocell, there is one C 0 bit and one C1 bit. For each pair of macrocells, there is one C2 bit.
There are 12 C 0 bits. If CO is programmed for a macrocell, then the tristate enable (OE) will be controlled by pin 14 (the global OE ). If C 0 is not programmed, then the OE product term for that macrocell will be used.
There is one C 1 bit for each macrocell. The C 1 bit selects input for the product term (PT) array from either the state register (if the bit is unprogrammed) or the input register.

The timing diagrams for the CY7C331 cover state register, input register, and various combinational delays. Since internal clocks are the outputs of product terms, all timing is from the transition of inputs causing the clock transition.

## I/O Resources (Continued)

There are 6 C 2 bits, providing one C 2 bit for each pair of macrocells. The C2 bit controls the shared input Multiplexer (Mux); if the C 2 bit is not programmed, then the input to the product term array comes from the upper macrocell (A). If the C 2 bit is programmed, then the input comes from the lower macrocell (B).

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Group Potential
(Pin 22 to Pins 8 or 21 ) . . . . . . . . . . . . . -0.5 V to +7.0 V

Output Current into Outputs (Low) . . . . . . . . . . . . 12 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883 Method 3015)

Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
DC Programming Voltage
13.0 V

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[5]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range[6]

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Commercial | 2.4 |  | V |
|  |  |  | $\mathrm{IOH}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Military |  |  |  |
| VOL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Commercial |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed HIGH Input, all Inputs ${ }^{[1]}$ |  |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed LOW Input, all Inputs ${ }^{[1]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\mathbf{I N}}<\mathrm{V}_{\mathrm{CC}},<\mathrm{V}_{\mathrm{CC}}=$ Max. |  |  | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CC }}$ |  |  | -40 | 40 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}[2]$ |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CCl}}$ | Standby Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}, \\ & \text { Outputs Open } \end{aligned}$ |  | Commercial (-20) |  | 130 | mA |
|  |  |  |  | Commercial |  | 120 | mA |
|  |  |  |  | Military (-25) |  | 160 | mA |
|  |  |  |  | Military |  | 150 | mA |
| $\mathbf{I}_{\mathbf{C C 2}}$ | Power Supply Current at Frequency ${ }^{[19]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ <br> Outputs Disabled (in HIGH Z State) <br> Device Operating at $\mathrm{f}_{\text {MAX }}$ <br> External ( $\mathrm{f}_{\mathrm{MAX}}$ ) |  | Commercial |  | 180 | mA |
|  |  |  |  | Military |  | 200 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 7 | pF |
| C OUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 8 |  |

[^21]4. Figure $3 a$ test load used for all parameters except tPZXI, $t_{P X Z I}, t_{P Z X}$ and $\mathrm{t}_{\mathrm{PXZ}}$. Figure $3 b$ test load for $\mathrm{t}_{\mathrm{PZXI}}, \mathrm{t}_{\mathrm{PXZI}}, \mathrm{t}_{\mathrm{PZX}}$ and $\mathrm{t}_{\mathrm{PXZ}}$. Figure $3 c$ shows test waveforms and measurement levels.
5. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
6. See the last page of this specification for Group A subgroup testing information.

## Switching Characteristics ${ }^{[6]}$

| Parameters | Description | Commercial |  |  |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -35 |  | -25 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tPD | Input to Output Propagation Delay ${ }^{[7]}$ |  | 20 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 | ns |
| tico | Input Register Clock to Output Delay ${ }^{[8]}$ |  | 35 |  | 40 |  | 55 |  | 45 |  | 50 |  | 65 | ns |
| $\mathrm{tIOH}^{\text {r }}$ | Output Data Stable Time from Input Clock ${ }^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| tIS | Input or Feedback Setup Time to Input Register Clock ${ }^{[8]}$ | 2 |  | 2 |  | 2 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{tIH}^{\text {H }}$ | Input Register Hold Time from Input Clock ${ }^{[8]}$ | 11 |  | 13 |  | 15 |  | 13 |  | 15 |  | 20 |  | ns |
| tiAR | Input to Input Register Asynchronous Reset Delay ${ }^{[8]}$ |  | 35 |  | 40 |  | 55 |  | 45 |  | 50 |  | 65 | ns |
| tIRW | Input Register Reset Width ${ }^{\text {[8] }}$ | 35 |  | 40 |  | 55 |  | 45 |  | 50 |  | 65 |  | ns |
| tIRR | Input Register Reset Recovery Time ${ }^{[8]}$ | 35 |  | 40 |  | 55 |  | 45 |  | 50 |  | 65 |  | ns |
| ${ }^{\text {tiAS }}$ | Input to Input Register Asynchronous Set Delay ${ }^{[8]}$ |  | 35 |  | 40 |  | 55 |  | 45 |  | 50 |  | 65 | ns |
| tISW | Input Register Set Width ${ }^{\text {[8] }}$ | 35 |  | 40 |  | 55 |  | 45 |  | 50 |  | 65 |  | ns |
| tisR | Input Register Set Recovery Time ${ }^{[8]}$ | 35 |  | 40 |  | 55 |  | 45 |  | 50 |  | 65 |  | ns |
| twh | Input \& Output Clock Width High ${ }^{[8, ~ 9, ~ 12] ~}$ | 12 |  | 15 |  | 20 |  | 15 |  | 20 |  | 25 |  | ns |
| twL | Input \& Output Clock Width Low ${ }^{\text {[8, }}$, ${ }^{\text {, 12] }}$ | 12 |  | 15 |  | 20 |  | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency with Feedback in Input Registered Mode (1/( $\left.\left.\mathrm{t}_{\mathrm{ICO}}+\mathrm{t}_{\mathrm{IS}}\right)\right)^{[13]}$ | 27.0 |  | 23.8 |  | 17.5 |  | 20.0 |  | 18.1 |  | 14.2 |  | MHz |
| $\mathrm{f}_{\mathrm{MAX} 2}$ | Maximum Frequency Data Path in Input Registered Mode (Lower of $1 / \mathrm{t}_{\mathrm{ICO}}, 1 /\left(\mathrm{twH}_{\mathrm{w}}+\mathrm{twL}\right.$ ) or $\left.1 /\left(\mathrm{t}_{\text {IS }}+\mathrm{t}_{\mathrm{IH}}\right)\right)^{[8]}$ | 28.5 |  | 25.0 |  | 18.1 |  | 22.2 |  | 20.0 |  | 15.3 |  | ns |
| $\left.\right\|_{\mathrm{t}_{\mathrm{IH}} \mathrm{H}-\mathrm{H}^{-}} ^{33 \mathrm{X}}$ | Output Data Stable from Input Clock Minus Input Register Input Hold Time for 7C330 and 7C332 15,18 ] | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\mathrm{t}} \mathrm{CO}$ | Output Register Clock to Output Delay [9] |  | 20 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 | ns |
| tor | Output Data Stable Time from Output Clock ${ }^{[9]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ts | Output Register Input Set Up Time to Output Clock ${ }^{[9]}$ | 12 |  | 12 |  | 15 |  | 15 |  | 15 |  | 20 |  | ns |
| $t_{\text {H }}$ | Output Register Input Hold Time from Output Clock ${ }^{[9]}$ | 8 |  | 8 |  | 10 |  | 10 |  | 10 |  | 12 |  | ns |
| toar | Input to Output Register Asynchronous Reset Delay ${ }^{[9]}$ |  | 20 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 | ns |
| torw | Output Register Reset Width ${ }^{\text {[9] }}$ | 20 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 |  | ns |
| torr | Output Register Reset Recovery Time ${ }^{[9]}$ | 20 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 |  | ns |
| toas | Input to Output Register Asynchronous Set Delay ${ }^{[9]}$ |  | 20 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 | ns |
| tosw | Output Register Set Width ${ }^{\text {9] }}$ | 20 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 |  | ns |
| tosr | Output Register Set Recovery Time ${ }^{[9]}$ | 20 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 |  | ns |
| tea | Input to Output Enable Delay ${ }^{[4,10]}$ |  | 25 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 | ns |
| ter | Input to Output Disable Delay [4, 10] |  | 25 |  | 25 |  | 35 |  | 25 |  | 30 |  | 40 | ns |
| tPZX | Pin 14 to Output Enable Delay [4, 10] |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| tpxz | Pin 14 to Output Disable Delay ${ }^{[4,10]}$ |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{f}_{\mathrm{MAX}}$ | Maximum Frequency with Feedback in Output Registered Mode ( $\left.1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[14,17]}$ | 31.2 |  | 27.0 |  | 20.0 |  | 25.0 |  | 22.2 |  | 16.6 |  | MHz |
| $\mathrm{fm}_{\text {MAX4 }}$ | Max. Frequency Data Path in Output Registered Mode $\left(\text { Lower of } 1 / \mathrm{t}_{\mathrm{CO}}, 1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right) \text { or } 1 /\left(\mathrm{ts}_{\mathrm{s}}+\mathrm{t}_{\mathrm{H}}\right)\right)^{[9]}$ | 41.6 |  | 33.3 |  | 25.0 |  | 33.3 |  | 25.0 |  | 20.0 |  | MHz |
| $\left.\right\|_{\mathrm{t}_{\mathrm{IH}}} ^{\mathrm{tOH}^{-}} 33 \mathrm{X}$ | Output Data Stable from Output Clock Minus Input Register Input Hold Time for 7C330 and 7C332 ${ }^{[16,18]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{fmaX5}^{\text {m }}$ | Maximum Frequency Pipelined Mode ${ }^{[12,17]}$ | 35.0 |  | 30.0 |  | 22.0 |  | 28.0 |  | 23.5 |  | 18.5 |  | MHz |

## Notes:

7. Refer to Figure 5 configuration 1.
8. Refer to Figure 5 configuration 2.
9. Refer to Figure 5 configuration 3.
10. Refer to Figure 5 configuration 4.
11. Refer to Figure 5 configuration 5.
12. Refer to Figure 5 configuration 6.
13. Refer to Figure 6 configuration 7.
14. Refer to Figure 6 configuration 8.
15. Refer to Figure 7 configuration 9.
16. Refer to Figure 7 configuration 10.
17. This specification is intended to guarantee that a state machine configuration created with internal or external feedback can be operated with output register and input register clocks controlled by the same source. These parameters are tested by periodic sampling of production product.
18. This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C331. This specification is met for the devices noted operating at the same ambient temperature and at the same power supply voltage. These parameters are tested periodically by sampling of production product.

## AC Test Loads and Waveforms



Figure 3a


Figure 3b


Figure 4

Equivalent to: THÉVENIN EQUIVALENT (Commercial)


Equivalent to: THÉVENIN EQUIVALENT (Military)


| Parameters | $\mathbf{V}_{\mathbf{x}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| tPXZ $(-)$ | 1.5 V |  | 0100-16 |
| $\operatorname{tpxz}^{(+)}$ | 2.6 V |  | 0100-17 |
| $\mathrm{t}_{\text {PZX }}(+)$ | $\mathrm{V}_{\text {the }}$ |  | 0100-18 |
| $\operatorname{tPZX}^{(-)}$ | $\mathrm{V}_{\text {the }}$ |  | 0100-19 |
| ter $(-)$ | 1.5 V |  | 0100-16 |
| $\mathrm{t}_{\mathrm{ER}}(+)$ | 2.6 V |  | 0100-17 |
| $t_{E A}(+)$ | $\mathrm{V}_{\text {the }}$ |  | 0100-18 |
| teal $(-)$ | $\mathrm{V}_{\text {the }}$ |  | 0100-19 |

Figure 3c. Test Waveforms and Measurement Levels

CY7C331

## Switching Waveforms




## Notes:

19. Because these input signals are controlled by product terms, active input polarity may be of either polarity. Internal active input polarity has been shown for clarity.
20. Output register is set in Transparent Mode. Output register Set and Reset inputs are in a HIGH state.
21. Dedicated input or input register set in Transparent Mode. Input register Set and Reset inputs are in a HIGH state.
22. Combinatorial Mode. Reset and Set inputs of the input and output registers should remain in a HIGH state at least until the output responds at tpD. When returning Set and Reset inputs to a LOW state, one of these signals should go LOW a MINIMUM of toSR (Set input) or toRR (Reset input) prior to the other. This guarantees predictable register states upon exit from Combinatorial Mode.
23. When entering the Combinatorial Mode, input and output register Set and Reset inputs must be stable in a HIGH state a MINIMUM of $t_{\text {ISR }}$ or $t_{\text {IRR }}$ and $t_{\text {OSR }}$ or tORR respectively prior to application of logic input signals.
24. When returning to the input and/or output Registered Mode, register Set and Reset inputs must be stable in a LOW state a MINIMUM of $t_{\text {ISR }}$ or $\mathrm{t}_{\text {IRR }}$ and toSR $^{\text {or } t_{\text {ORR }}}$ respectively prior to the application of the register clock input.


CONFIGURATION 7

CONFIGURATION 8


Figure 6

CONFIGURATION 9


Figure 7



Ordering Information

| $\begin{aligned} & \mathbf{I}_{\mathrm{CC1}} \\ & (\mathrm{~mA}) \end{aligned}$ | $\begin{aligned} & \text { tpD } \\ & \text { (ns) } \\ & \hline \end{aligned}$ | $\begin{gathered} \mathbf{t s}_{\mathbf{s}} \\ (\mathrm{ns}) \end{gathered}$ | $\begin{gathered} \text { tco } \\ \text { (ns) } \\ \hline \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 130 | 20 | 12 | 20 | CY7C331-20PC | P21 | Commercial |
|  |  |  |  | CY7C331-20WC | W22 |  |
|  |  |  |  | CY7C331-20JC | J64 |  |
|  |  |  |  | CY7C331-20HC | H64 |  |
| 160 | 25 | 15 | 25 | CY7C331-25DMB | D22 | Military |
|  |  |  |  | CY7C331-25WMB | W22 |  |
|  |  |  |  | CY7C331-25HMB | H64 |  |
|  |  |  |  | CY7C331-25LMB | L64 |  |
|  |  |  |  | CY7C331-25TMB | T74 |  |
|  |  |  |  | CY7C331-25QMB | Q64 |  |
| 120 | 25 | 12 | 25 | CY7C331-25PC | P21 | Commercial |
|  |  |  |  | CY7C331-25WC | W22 |  |
|  |  |  |  | CY7C331-25JC | J64 |  |
|  |  |  |  | CY7C331-25HC | H64 |  |
| 150 | 30 | 15 | 30 | CY7C331-30DMB | D22 | Military |
|  |  |  |  | CY7C331-30WMB | W22 |  |
|  |  |  |  | CY7C331-30HMB | H64 |  |
|  |  |  |  | CY7C331-30LMB | L64 |  |
|  |  |  |  | CY7C331-30TMB | T74 |  |
|  |  |  |  | CY7C331-30QMB | Q64 |  |
| 120 | 35 | 15 | 35 | CY7C331-35PC | P21 | Commercial |
|  |  |  |  | CY7C331-35WC | W22 |  |
|  |  |  |  | CY7C331-35JC | J64 |  |
|  |  |  |  | CY7C331-35HC | H64 |  |
| 150 | 40 | 20 | 40 | CY7C331-40DMB | D22 | Military |
|  |  |  |  | CY7C331-40WMB | W22 |  |
|  |  |  |  | CY7C331-40HMB | H64 |  |
|  |  |  |  | CY7C331-40LMB | L64 |  |
|  |  |  |  | CY7C331-40TMB | T74 |  |
|  |  |  |  | CY7C331-40QMB | Q64 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IAR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IAS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PXZ }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ER}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{EA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{E}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-00066-C

## Features

- 12 I/O macrocells each having:
- Registered, latched, or transparent array input
- A choice of two clock sources
- Global or local output enable (OE)
- Up to 19 product terms (PT) per output
- Product term (PT) output polarity control
- 192 product terms with variable distribution to macrocells
- An average of 14 PT's per macrocell sum node
- Up to 19 PT's maximum for select nodes
- 2 clock inputs with configureable polarity control
- 13 input macrocells, each having:
- Complementary input
- Register, latch, or transparent access
- Two clock sources
- 20 ns max. delay
- Low power
- $\mathbf{1 2 0} \mathbf{m A}$ typical ICC quiescent
- $\mathbf{1 8 0} \mathrm{mA}$ max.
- Power saving "Miser Bit" feature
- Security fuse
- 28 pin slim-line package; also available in 28 pin PLC
- UV-Eraseable and reprogrammable
- Programming and operation $100 \%$ testable


## Product Characteristics

The CY7C332 is a versatile combinatorial PLD with I/O registers onboard. There are 25 array inputs; each has a macrocell which may be configured as a register, latch or simple buffer. Outputs have polarity and tristate control product terms. The allocation of product terms to I/O macrocells is varied so that functions of up to 19 product terms can be accommodated.

## I/O Resources

Pins 1 through 7 and 9 through 14 function as dedicated array inputs. Pins 1 and 2 function as input clocks as well as normal inputs. Pin 14 functions as a global output enable as well as a normal input.

## Block Diagram and Pinout



LCC and PLCC Pinout


0134-1

## Selection Guide

| Generic Part Number | ICC1 mA |  | tico/tpd ns |  | $\mathbf{t}_{\text {IS }} \mathrm{ns}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com | Mil | Com | Mil | Com | Mil |
| 7C332-15 | 130 |  | 18/15 |  | 3 |  |
| 7C332-20 | 120 | 160 | 20 | 23/20 | 3 | 4 |
| 7C332-25 | 120 | 150 | 25 | 25 | 3 | 4 |
| 7C332-30 |  | 150 |  | 30 |  | 4 |

## I/O Resources (Continued)



0134-3
Figure 1. CK1 and CK2
Pins 15 through 20 and 23 through 28 are connected to I/O macrocells and may be combinatorial outputs as well as registered or direct inputs.

## Input Macrocell



Figure 2. Input Macrocell
0134-4

| $\mathbf{C 3}$ | $\mathbf{C} 2$ | $\mathbf{C 1}$ | $\mathbf{C 0}$ | Input Register Option |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{X}$ | $\mathbf{X}$ | 0 | 0 | Combinatorial |
| $\mathbf{X}$ | $\mathbf{X}$ | 0 | 1 | Illegal |
| 0 | 0 | 1 | 1 | Registered, CLK1, Rising Edge |
| 0 | 1 | 1 | 1 | Registered, CLK2, Rising Edge |
| 1 | 0 | 1 | 1 | Registered, CLK1, Falling Edge |
| 1 | 1 | 1 | 1 | Registered, CLK2, Falling Edge |
| 0 | 0 | 1 | 0 | Latched, CLK1, High Asserted |
| 0 | 1 | 1 | 0 | Latched, CLK2, High Asserted |
| 1 | 0 | 1 | 0 | Latched, CLK1, Low Asserted |
| 1 | 1 | 1 | 0 | Latched, CLK2, Low Asserted |

There are 13 input macrocells, corresponding to pins 1 through 7 and 9 through 14. Each macrocell has a clock which is selected to come from either pin 1 or pin 2 by configuration bit C2. Pins 1 and 2 are clocks as well as normal inputs. There is no $\mathbf{C} 2$ configuration bit for either of these two input macrocells. Macrocells connected to pins 1 and 2 do not have a clock choice, but each has a clock coming from the other pin.
Each input macrocell can be configured as a register, latch or a simple buffer (transparent path) to the product term array. For a register the configuration bit, C 0 , is 1 (programmed) and C 1 is 1 . For a Latch, C 0 is 0 and C 1 is 1 . If both C 0 and C 1 are 0 (unprogrammed) then the macrocell is completely transparent.
Configuration bit C3 determines the clock edge on which the register is triggered or the polarity for which the latch is asserted. This clock polarity can be programmed independently for each input register. These configuration options are available on all inputs, including those in the I/O macrocell.
If C 3 is 0 (unprogrammed), the clock will be rising edge triggered (register mode) or high asserted (latch mode).

If C3 is 1 (programmed), the clock will be falling edge triggered (register mode) or low asserted (latch mode).

## I/O Macrocell

There are $12 \mathrm{I} / \mathrm{O}$ macrocells corresponding to pins 15 through 20 and 23 through 28 . Each macrocell has a tristate output control, an XOR product term to dynamically control polarity, and a configureable feedback path.
For each I/O macrocell, the tristate control for the output may be configured two ways. If the configuration bit, C 4 , is a 1 (programmed), then the global OE signal is selected. Otherwise, the OE product term is used.
For each I/O macrocell, the input/feedback path may be configured as a register, latch, or shunt. There are two configuration bits per I/O macrocell which configure the feedback path. These are programmed in the same way as for the input macrocells.
For each I/O macrocell, the input register clock (or Latch Enable) which is used for the input/feedback path may be selected as pin 1 (select bit, C2, not programmed) or pin 2 (select bit, C2, programmed).

## Array Allocation to Output Macrocell

The number of product terms in each output macrocell sum is position dependent. The table below summarizes the allocation:

Table 1

| Macrocell | Pin Number | Product Terms |
| :---: | :---: | :---: |
| 0 | 28 | 9 |
| 1 | 27 | 19 |
| 2 | 26 | 11 |
| 3 | 25 | 17 |
| 4 | 24 | 13 |
| 5 | 23 | 15 |
| 6 | 20 | 15 |
| 7 | 19 | 13 |
| 8 | 18 | 17 |
| 9 | 17 | 11 |
| 10 | 16 | 19 |
| 11 | 15 | 9 |



Figure 3. I/O Macrocell

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | A |  |  |
| :---: | :---: | :---: | :---: |
| Ambient Temperature with | DC Programming Voltage $\qquad$ 13.0 V <br> Operating Range |  |  |
| Power Applied . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| Supply Voltage to Ground Potential |  |  |  |
| (Pin 22 to Pins 8 and 21) . . . . . . . . . . . - 0.5 V to +7.0 V | Range | Ambient | $\mathbf{V}_{\text {CC }}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V | Range | Temperature | CC |
| Output Current into Outputs (Low) . . . . . . . . . . . 12 mA | Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Static Discharge Voltage . . . . . . . . . . . . . . . . . . . > 2001 V | Military ${ }^{[5]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

(per MIL-STD-883, Method 3015)

## Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Commercial | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{IOL}=12 \mathrm{~mA}$ | Commercial |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input LOW Level | Guaranteed HIGH Input, all Inputs $[1]$ |  |  | 2.2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed LOW Input, all Inputs ${ }^{\text {[1] }}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  |  | - 10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CC }}$ |  |  | -40 | 40 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}[2]$ |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \\ & \text { Outputs Open } \end{aligned}$ |  | Commercial |  | 120 | mA |
|  |  |  |  | Commercial - 15 |  | 130 | mA |
|  |  |  |  | Military |  | 150 | mA |
|  |  |  |  | Military -20 |  | 160 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current at Frequency $[6,8]$ | $V_{C C}=\operatorname{Max}$ <br> Outputs Disabled (In High Z State) <br> Device Operating at fMAX <br> External (f MAX1) |  | Commercial |  | 180 | mA |
|  |  |  |  | Military |  | 200 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| C $_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 7 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 8 |  |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V OUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. Figure $4 a$ test load used for all parameters except $t_{E A}, t_{E R}, t_{P Z X}$ and $\mathrm{t}_{\mathrm{PXZ}}$. Figure $4 b$ test load for $\mathrm{t}_{\mathrm{EA}}$, ter, tPZX, tpxz. Figure $4 c$ shows test waveforms and measurement reference levels.
5. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
6. Tested by periodic sampling of production product.

CY7C332
SEMICONDUCTOR

## R

Switching Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description | Commercial |  |  |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15[14] |  | -20 |  | -25 |  | $-20[14]$ |  | -25 |  | -30 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tPD | Input to Output Propagation Delay ${ }^{[7]}$ |  | 15 |  | 20 |  | 25 |  | 20 |  | 25 |  | 30 | ns |
| tico | Input Register Clock to Output Delay ${ }^{[8]}$ |  | 18 |  | 20 |  | 25 |  | 23 |  | 25 |  | 30 | ns |
| tIS | Input or Feedback Setup Time to Input Register Clock ${ }^{[8]}$ | 3 |  | 3 |  | 3 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Register Hold Time ${ }^{\text {[8] }}$ | 3 |  | 3 |  | 3 |  | 4 |  | 4 |  | 4 |  | ns |
| tEA | Input to Output Enable Delay [4, 9] |  | 20 |  | 20 |  | 25 |  | 25 |  | 25 |  | 30 | ns |
| tER | Input to Output Disable Delay [4, 9] |  | 20 |  | 20 |  | 25 |  | 25 |  | 25 |  | 30 | ns |
| tPZX | Pin 14 Enable to Output Enable Delay ${ }^{\text {[4, }} 10$ ] |  | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| tPXZ | Pin 14 Disable to Output Disable Delay ${ }^{[4,10]}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| tWH | Input Clock Width High ${ }^{\text {[6, 8] }}$ | 9 |  | 10 |  | 10 |  | 10 |  | 10 |  | 12 |  | ns |
| twL | Input Clock Width Low ${ }^{\text {[6, 8] }}$ | 9 |  | 10 |  | 10 |  | 10 |  | 10 |  | 12 |  | ns |
| $\mathrm{tIOH}^{\text {I }}$ | Output Data Stable Time from Input Register Clock Input ${ }^{[8,14]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{tIOH}^{-} \mathrm{t}_{\text {IH }}$ | Output Data Stable Time This Device Minus I/P Reg Hold Time Same Device ${ }^{\text {[11, 12, 14] }}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\begin{aligned} & \mathrm{tOH}^{-} \\ & \mathrm{t}_{\mathrm{IH}^{3}} 3 \mathrm{X} \\ & \hline \end{aligned}$ | Output Data Stable Time Minus I/P Reg Hold Time 7C330 \& 7C332 Device ${ }^{[13,14]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPE | External Clock Period ( $\left.\mathrm{tICO}+\mathrm{t}_{\text {IS }}\right)^{[8]}$ | 21 |  | 23 |  | 28 |  | 27 |  | 29 |  | 34 |  | ns |
| $\mathrm{f}_{\text {MAXI }}$ | Maximum External Operating Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{ICO}}+\mathrm{t}_{\mathrm{IS}}\right)\right)^{[8]}$ | 47.6 |  | 43.4 |  | 35.7 |  | 37 |  | 34.4 |  | 29.4 |  | MHz |
| fmaX 2 | Maximum Frequency Data Path ${ }^{\text {[8] }}$ | 55.5 |  | 50.0 |  | 40.0 |  | 50.0 |  | 40.0 |  | 33.3 |  | MHz |

Notes:
7. Refer to Figure 6 configuration 1.
8. Refer to Figure 6 configuration 2.
9. Refer to Figure 6 configuration 3.
10. Refer to Figure 6 configuration 4.
11. Refer to Figure 6 configuration 5.
12. This specification is intended to guarantee that configuration 5 of Figure 6 with input registered feedback can be operated with all input register clocks controlled by the same source. These parameters are tested by periodic sampling of production product.
13. This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C332. This specification is met for the devices noted operating at the same ambient temperature and at the same power supply voltage. These parameters are tested periodically by sampling of production product.
14. Preliminary specifications.

## Switching Waveforms



0134-10

## Notes:

15. Because OE can be controlled by the $\overline{\mathrm{OE}}$ product term, input signal polarity for control of OE can be of either polarity. Internally the product term $\overline{\mathrm{OE}}$ signal is active high.
16. Since the input register clock polarity is programmable, the input clock may be rising or falling edge triggered.

## AC Test Loads and Waveforms (Commercial)



Figure 4a

Equivalent to: THÉVENIN EQUIVALENT (Commercial)


Equivalent to: THÉVENIN EQUIVALENT (Military)


| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| tPXZ ( - ) | 1.5 V |  | $0134-12$ |
| tPXZ ( + ) | 2.6 V |  | 0134-13 |
| tPZX ( + ) | $\mathrm{V}_{\text {the }}$ |  | 0134-14 |
| tPZX ( - ) | $\mathrm{V}_{\text {the }}$ |  | 0134-15 |
| $\mathrm{t}_{\mathrm{ER}}(-)$ | 1.5V |  | 0134-12 |
| $t_{\text {ER }}(+)$ | 2.6 V |  | 0134-13 |
| $t_{E A}(+)$ | $\mathrm{V}_{\text {the }}$ |  | 0134-14 |
| $\mathrm{t}_{\mathrm{EA}}(-)$ | $\mathrm{V}_{\text {thc }}$ |  | 0134-15 |

Figure 4c. Test Waveforms and Measurement Levels



CY7C332 Logic Diagram (Lower Half)


0134-11


0134-18
Figure 6. Timing Configurations

Ordering Information

| $\mathrm{I}_{\mathbf{C C 1}}($ max) | $\mathbf{t I C O}^{\text {/tpd }}$ ( ns ) | $\mathrm{t}_{\text {IS }}(\mathrm{ns})$ | $\mathrm{t}_{\mathrm{IH}}(\mathrm{ns})$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 120 | 18/15 | 3 | 3 | CY7C332-15PC | P21 | Commercial |
|  |  |  |  | CY7C332-15WC | W22 |  |
|  |  |  |  | CY7C332-15JC | J64 |  |
|  |  |  |  | CY7C332-15HC | H64 |  |
| 120 | 20 | 3 | 3 | CY7C332-20PC | P21 | Commercial |
|  |  |  |  | CY7C332-20WC | W22 |  |
|  |  |  |  | CY7C332-20JC | J64 |  |
|  |  |  |  | CY7C332-20HC | H64 |  |
| 160 | 23/20 | 4 | 4 | CY7C332-20DMB | D22 | Military |
|  |  |  |  | CY7C332-20WMB | W22 |  |
|  |  |  |  | CY7C332-20HMB | H64 |  |
|  |  |  |  | CY7C332-20LMB | L64 |  |
|  |  |  |  | CY7C332-20TMB | T74 |  |
|  |  |  |  | CY7C332-20QMB | Q64 |  |
| 120 | 25 | 3 | 3 | CY7C332-25PC | P21 | Commercial |
|  |  |  |  | CY7C332-25WC | W22 |  |
|  |  |  |  | CY7C332-25JC | J64 |  |
|  |  |  |  | CY7C332-25HC | H64 |  |
| 150 | 25 | 4 | 4 | CY7C332-25DMB | D22 | Military |
|  |  |  |  | CY7C332-25WMB | W22 |  |
|  |  |  |  | CY7C332-25HMB | H64 |  |
|  |  |  |  | CY7C332-25LMB | L64 |  |
|  |  |  |  | CY7C332-25TMB | T74 |  |
|  |  |  |  | CY7C332-25QMB | Q64 |  |
| 150 | 30 | 4 | 4 | CY7C332-30DMB | D22 | Military |
|  |  |  |  | CY7C332-30WMB | W22 |  |
|  |  |  |  | CY7C332-30HMB | H64 |  |
|  |  |  |  | CY7C332-30LMB | L64 |  |
|  |  |  |  | CY7C332-30TMB | T74 |  |
|  |  |  |  | CY7C332-30QMB | Q64 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\text {IS }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ICO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PXZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PZX }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ER}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{EA}}$ | $7,8,9,10,11$ |

Document \#: 38-00067-C

## 6-ns BiCMOS PAL ${ }^{\circledR}$ with Input Registers

## Features

- Very high performance address decoder
$-\mathrm{t}_{\mathrm{CO}}=6 \mathrm{~ns}$
$-\mathrm{f}_{\mathrm{MAX}}=125 \mathrm{MHz}$
- 12 input registers
- 8 outputs
- 2 product terms per output
- Asynchronous output enable
- Advanced BiCMOS technology
- Available in 28 -pin $\mathbf{3 0 0}$-mil PDIP and CERDIP, and in PLCC and LCC packages


## Functional Description

The CY7C336 is a 6-ns address decoder specially designed to interface with high-performance RISC processors and fast state machines. Twelve input registers capture data at the rising edge of the clock signal and forward the information to the 24 by 16 programmable array.
Each of the eight outputs has two product terms, one of which is used to en-
able the inverting buffer associated with the respective output. In addition, all outputs can be placed in a tri-stated condition via an output enable signal.
Six centrally located power pins are assigned to the CY7C336 to improve noise margins. A wide variety of package types including 28 -pin $300-\mathrm{mil}$ plastic and ceramic DIPs, LCCs, and PLCCs will be available.

Logic Block Diagram


0179-1

[^22]Document \#: 38-00134

## Features

- Very high performance programmable logic device for high-speed interface circuits
$-\mathrm{t}_{\mathrm{CO}}=7 \mathrm{~ns}$
$-\mathbf{f}_{\text {MAX }}=111 \mathbf{M H z}$
- 12 input registers
- 8 outputs
- 4 product terms per output
- Asynchronous output enable
- Advanced BiCMOS technology
- Available in 28-pin 300-mil PDIP and CERDIP, and in PLCC and LCC packages


## Functional Description

The CY7C337 is a 7-ns programmable logic device specially designed to interface with high-performance RISC processors and fast state machines. Twelve input registers capture data at the rising edge of the clock signal and forward the information to the 24 by 32 programmable array.
Each of the eight outputs has four product terms to support functions
which require higher degrees of logic complexity. All outputs can be placed in a tri-stated condition via an output enable signal.
Six centrally located power pins are assigned to the CY7C337 to improve noise margins. A wide variety of package types including 28 -pin 300 -mil plastic and ceramic DIPs, LCCs, and PLCCs will be available.

## Logic Block Diagram



0180-1
PAL ${ }^{\text {© }}$ is a registered trademark of Monolithic Memories, Inc.
Document \#: 38-00139

## Features

- Very high performance address decoder with latched outputs
$-\mathrm{tPD}^{=} 6 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{LO}}=5.5 \mathrm{~ns}$
- 12 inputs
- 8 latched outputs
- 2 product terms per output
- Asynchronous output enable
- Advanced BiCMOS technology
- Available in 28 -pin $300-\mathrm{mil}$ PDIP and CERDIP, and in PLCC and LCC packages


## Functional Description

The CY7C338 is a 6-ns programmable logic device specially designed to interface with high-performance generalpurpose processors and fast state machines. Data presented at the eight inputs are processed by the 24 by 16 programmable array and delivered to eight output latches.
Each of the eight outputs has two product terms, one of which is used to enable the inverting buffer associated with the respective output. In addition, all outputs can be placed in a tri-stated condition via an output enable signal.

The output latches are controlled by the Latch Enable (LE) input. The latches are transparent as long as LE is HIGH; latch contents are frozen on the HIGH to LOW transition of the LE signal.
Six centrally located power pins are assigned to the CY7C338 to improve noise margins. A wide variety of package types including 28 -pin $300-\mathrm{mil}$ plastic and ceramic DIPs, LCCs, and PLCCs will be available.

## Logic Block Diagram



0181-1

PAL ${ }^{\text {® }}$ is a registered trademark of Monolithic Memories, Inc.
Document \# : 38-00133

SEMICONDUCTOR

## 7-ns BiCMOS PAL ${ }^{\circledR}$ with Output Latches

## Features

- Very high performance programmable logic device for high-speed interface circuits
$-\mathbf{t}_{\mathbf{P D}}=7 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{LO}}=5.5 \mathrm{~ns}$
- 12 inputs
- 8 latched outputs
- 4 product terms per output
- Asynchronous output enable
- Advanced BiCMOS technology
- Available in 28-pin 300-mil PDIP and CERDIP, and in PLCC and LCC packages


## Functional Description

The CY7C339 is a 7-ns programmable logic device specially designed to interface with high-performance generalpurpose processors and fast state machines. Data presented at the twelve inputs are processed by the 24 by 32 programmable array and delivered to eight output latches.
Each of the eight outputs has four product terms to support functions which require higher degrees of logic complexity. All outputs can be placed in a tri-stated condition via an output enable signal.

The output latches are controlled by the Latch Enable (LE) input. The latches are transparent as long as LE is HIGH; latch contents are frozen on the HIGH to LOW transition of the LE signal.
Six centrally located power pins are assigned to the CY7C339 to improve noise margins. A wide variety of package types including 28-pin 300-mil plastic and ceramic DIPs, LCCs, and PLCCs will be available.

## Logic Block Diagram



0182-1
$\mathbf{P A L}{ }^{*}$ is a registered trademark of Monolithic Memories, Inc.
Document \#: 38-00138

## Features

- Erasable, user-configurable CMOS EPLDs capable of implementing high density custom logic functions
- Advanced 0.8 micron doublemetal CMOS EPROM technology
- Multiple Array MatriX Architecture optimized for speed, density and straightforward
design implementation
- Typical clock frequency $=$ 50 MHz
- Programmable Interconnect Array (PIA) simplifies routing
- Flexible Macrocells increase utilization
- Programmable clock control
- Expander product terms implement complex logic functions
- MAX + PLUSTM development system eases design
- Runs on IBM PC/ATTM and compatible machines
- Hierarchical schematic capture with 7400 series TTL and custom Macrofunctions
- State machine and Boolean entry
- Graphical delay path calculator
- Automatic error location
- Timing simulation
- Graphical interactive entry of waveforms


## General Description

The Cypress Multiple Array MatriX (MAX ${ }^{\text {TM }}$ ) family of EPLDs provides a user-configurable, high-density solution to general purpose logic integration requirements. With the combination of innovative architecture and state of the art process, the MAX EPLDs offer LSI density, without sacrificing speed.
The MAX architecture makes it ideal for replacing large amounts of TTL SSI and MSI logic. For example, a 74161 counter utilizes only $3 \%$ of the 128 Macrocells available in the CY7C342. Similarly, a 741518 to 1 multiplexer consumes less than one percent of the over 1,000 product terms in the CY7C342. This allows the designer to replace 50 or more TTL packages with just one MAX EPLD. The family comes in a range of densities, shown below. By standardizing on a few MAX building blocks, the designer can replace hundreds of different 7400 series part numbers currently used in most digital systems.
The family is based on an architecture of flexible Macrocells grouped together into Logic Array Blocks (LABs). Within the LAB is a group of additional product terms called Expander Product Terms. These Expanders are used and shared by the Macrocells, allowing complex functions, up to 35 product terms, to be easily implemented in a single Macrocell. A Programmable Interconnect Array (PIA) globally
routes all signals within devices containing more than one LAB. This architecture is fabricated on the Cypress advanced 0.8 micron double layer metal CMOS EPROM process, yielding devices with significantly higher integration density and system clock speed than the largest of previous generation EPLDs.
The density and flexibility of the CY7C340 family is accessed using the MAX + PLUS development system. A PC based design system,
MAX + PLUS is optimized specifically for the CY7C340 family architecture, providing efficient design processing. A hierarchical schematic entry mechanism is used to capture the design. State Machine, Truth Table and Boolean Equation entry mechanisms are also supported, and may be mixed with schematic capture. The powerful Design Processor performs minimization and logic synthesis, then automatically fits the design into the desired EPLD. Design verification is done using a timing simulator, which provides full A.C. simulation, along with an interactive graphic waveform editor package to speed waveform creation and debugging. During design processing a sophisticated automatic error locator shows exactly where the error occurred by popping the designer back into the schematic at the exact error location.

MAX Family Members

| Feature | CY7C344 | CY7C343 | CY7C345 | CY7C342 |
| :--- | :---: | :---: | :---: | :---: |
| Macrocells | 32 | 64 | 128 | 128 |
| MAX Flip-Flops | 32 | 64 | 128 | 128 |
| MAX Latches[1] | 64 | 128 | 256 | 256 |
| MAX Inputs $[2]$ | 23 | 35 | 35 | 59 |
| MAX Outputs | 16 | 28 | 28 | 52 |
| Packages | $28 \mathrm{H}, \mathrm{J}$ | $44 \mathrm{H}, \mathrm{J}$ | $44 \mathrm{H}, \mathrm{J}$ |  |

Key: D— DIP H— Windowed Ceramic Leaded Chip Carrier J-J-Lead Chip Carrier R- Pin Grid Array W-Windowed Ceramic DIP

Notes:

1. When all Expander Product Terms are used to implement latches.
2. With one output.


Figure 1. Key MAX Features PRELIMINARY EPLD Family
SEMICONDUCTOR
Functional Description

## [he Logic Array Block

The Logic Array Block, shown in Figure 2, is the heart of he MAX architecture. It consists of a Macrocell Array, Expander Product Term Array, and an I/O Block. The uumber of Macrocells, Expanders, and I/O vary, dependng upon the device used. Global feedback of all signals is
provided within an LAB, giving each functional block complete access to the LAB resources. The LAB itself is fed by the Programmable Interconnect Array and dedicated input bus. The feedbacks of the Macrocells and I/O pins feed the PIA, providing access to them by other LABs in the device. The CY7C340 family EPLDs having a single LAB use a global bus, and a PIA is not needed.


Figure 2. LAB Block Diagram

## Functional Description (Continued)

## The MAX Macrocell

Traditionally, PLDs have been divided into either PLA (programmable AND, programmable OR), or PALTM (programmable AND, fixed OR) architectures. PLDs of the latter type provide faster input-to-output delays, but can be inefficient due to fixed allocation of product terms. Statistical analysis of PLD logic designs has shown that $70 \%$ of all logic functions (per Macrocell) require 3 product terms or less.
The Macrocell structure of MAX has been optimized to handle variable product term requirements. As shown in Figure 3, each Macrocell consists of a product term array and a configurable register. In the Macrocell, combinatorial logic is implemented with 3 product terms OR'ed together, which then feeds an XOR gate. The second input to the XOR gate is also controlled by a product term, providing the ability to control active high or active low logic and to implement T- and JK-type flip-flops. The MAX + PLUS software will also use this gate to implement complex mutually exclusive-OR arithmetic logic functions, or to do DeMorgan's Inversion, reducing the number of product terms required to implement a function.

If more product terms are required to implement a given function, they may be added to the Macrocell from the Expander Product Term Array. These additional product terms may be added to any Macrocell, allowing the designer to build gate intensive logic, such as address decoders, adders, comparators, and complex state machines, without using extra Macrocells.
The register within the Macrocell may be programmed for either, D, T, JK, or SR operation. It may alternately be configured as a flow-through latch for minimum input to output delays, or by-passed entirely for purely combinatorial logic. In addition, each register supports both asynchronous preset and clear, allowing asynchronous loading of counters or shift registers, as found in many standard TTL functions. These registers may be clocked with a synchronous system clock, or clocked independently from the logic array.


Figure 3. Macrocell Block Diagram

## Functional Description (Continued)

## Expander Product Terms

The Expander Product Terms, as shown in Figure 4, are fed by the Dedicated Input Bus, the Programmable Interconnect Array, the Macrocell Feedback, Expanders themselves, and the I/O pin feedbacks. The outputs of the Expanders then go to each and every product term in the Macrocell Array. This allows Expanders to be "shared" by the product terms in the Logic Array Block. One Expander may feed all Macrocells in the LAB, or even multiple product terms in the same Macrocell. Since these Expanders feed the secondary product terms (Preset, Clear, Clock, and Output Enable) of each Macrocell, complex logic functions may be implemented without utilizing another Macrocell. Likewise, Expanders may feed and be shared by other Expanders, to implement complex multi-level logic and input latches.


0138-5
Figure 4

## The I/O Block

Separate from the Macrocell Array is the I/O Control Block of the LAB. Figure 5 shows the I/O block diagram. The tristate buffer is controlled by a Macrocell product term, and drives the I/O pad. The input of this buffer comes from a Macrocell within the associated LAB. The feedback path from the I/O pin may feed other blocks within the LAB, as well as PIA.

By decoupling the I/O pins from the flip-flops, all the registers in the LAB are "buried", allowing the I/O pins to be used as dedicated outputs, Bi-directional outputs or as additional dedicated inputs. Therefore, applications requiring many buried flip-flops, such as counters, shift registers, and state machines, no longer consume both the Macrocell register and the associated I/O pin, as in earlier devices.


Figure 5. I/O Control

## The Programmable Interconnect Array

A major problem which has limited PLD density and speed has been signal routing, i.e. getting signals from one Macrocell to another. For smaller devices, a single array is used and all signals are available to all Macrocells. But, as the devices increase in density, the number of signals being routed becomes very large, increasing the amount of silicon used for interconnections. Also, because the signal must be global, the added loading on the internal connection path reduces the overall speed performance of the device. The MAX architecture solves these problems. It is based on the concept of small, flexible Logic Array Blocks, which, in the larger devices, are interconnected by a Programmable Interconnect Array, or PIA.
The Programmable Interconnect Array solves interconnect limitations by routing only the signals needed by each LAB. The architecture is designed so that every signal on the chip is within the PIA. The PIA is then programmed to give each LAB access to the signals that it requires. Consequently, each LAB receives only the signals needed. This effectively solves any routing problems that may arise in a design, without degrading the performance of the device. Unlike masked or programmable gate arrays, which induce variable delays dependent on routing, the PIA has a fixed delay from point to point. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic.

## MAX + PLUSTM Development System

## General Description

The MAX + PLUS Development System represents a complete hardware and software solution for implementing designs in the Cypress CY7C340 family of EPLDs.
MAX + PLUS is a sophisticated Computer Aided Design (CAD) system that includes design entry, design simulation, and device programming. Hosted on an IBM PC/AT or compatible machine. MAX + PLUS gives the designer the tools to quickly and efficiently implement complex logic designs. A block diagram is shown in Figure 10.
Designs are entered in MAX + PLUS using a hierarchical graphic editor. This editor has such features as multiple windows, multiple zoom levels, unlimited hierarchy levels, symbol editing, and a library of 7400 series devices in addition to basic SSI gate and register primitives. Also available is a Timing Calculator, in which the designer may pick two places in the schematic, and the software will display typical timing between those two points. Boolean Equation, Netlist, State Machine, and Truth Table entry mechanisms
may be used in conjunction with the graphic editor, giving added flexibility to the design environment.
In addition to a hierarchical design environment, MAX + PLUS has a sophisticated processing engine to exploit the CY7C340 family architecture. MAX + PLUS uses an advanced logic synthesizer and heuristic rules to process a design into a file for programming and/or simulation.
MAX + PLUS features a powerful event-driven simulator which displays typical timing results in an interactive waveform editor display. In this waveform editor, input vector waveforms may be directly modified and a new simulation run immediately.
Unlike most design environments, MAX + PLUS is unified, with all sections controlled by the Supervisor and Data Base Manager. By unifying the software, MAX + PLUS can offer an automatic error locator. If a design rule has been violated,the error processor will list an error message, the probable cause, and pop the designer into the schematic to the exact node where the mistake was made.


0138-11
Figure 10. MAX + PLUS Block Diagram

## MAX + PLUS Development System (Continued)

## Design Entry

Design entry is easily accomplished with MAX + PLUS. MAX + PLUS provides multiple entry mechanisms, including traditional Boolean equation entry. Also available are State Machine and Truth Table entry, using a high-level state machine language. Because the CY7C340 family of EPLDs offer the designer large amounts of logic capability, a Hierarchical Graphic Editor has been provided to ease the design process.

## Graphic Editor

The hierarchical design approach used by the graphic editor allows the designer to work with either a top-down or a bottom-up approach. The top down method allows the designer to start with a high level block diagram, and then move down and design each block individually. The bottom up method allows the simulation and verification of small building blocks, which may then be pieced together into a final design.
The Graphic Editor is mouse driven and uses pull down menus or single keystrokes to enter commands. Aiding in the design task is a library of 7400 series MSI and SSI logic gates. The designer may use these and/or create his own custom symbols. Custom functions are easily created in the hierarchy by first designing the function. Then a symbol is made, which represents that schematic. In this way a custom function may be used in multiple places in the current design, or saved and used in subsequent designs.
The function of any symbol created may be defined using graphic entry, state machine, Boolean, or truth table descriptions. This provides a wide range of flexibility for the designer, allowing Boolean equations to be combined with state machine entry in a hierarchical schematic.
The timing calculator within the graphic editor gives the designer instant feedback concerning timing delays inherent in a path. By placing two probes on different parts of the schematic, the designer immediately knows the worst case timing of the processed design. This is a valuable addition for design debugging and documentation.

## Design Processor

After the design is entered, a push of the mouse button invokes the powerful MAX + PLUS processor. First a netlist is extracted from the complete hierarchical design. During the extraction process, design rules are checked for any errors, and if errors are found, the error processor leads the designer directly to the schematic location where the error occurred. The extracted design is placed in the database, and the design is ready to be processed.
The versatile MAX architecture, with its Expander Product Terms and mutual exclusivity, requires a dedicated processor to take optimal advantage of the MAX features, one that does much more than simplify logic. The logic synthesizer in MAX + PLUS uses several knowledge-based synthesis rules to factor and map logic onto the multi-level MAX architecture. It will then choose the mapping aproach that ensures the most efficient use of the silicon
resources. The synthesizer will also remove any unused logic or registers from the design.
The next module in the design processor is the fitter. Its function is similar to a placement and router used in semicustom gate arrays. Using heuristic rules, it takes the synthesized design and optimally places it within the chosen CY7C340 EPLD. With the larger devices, it also routes the signals across the Programmable Interconnect Array, freeing the designer from interconnection issues.

## Timing Simulator

Rounding out the software offering is a powerful timing simulator to aid in the verification and debugging of designs. The simulator is a graphical, event driven software package that yields true, worst case timings based upon user-defined input vectors.
Waveforms may be viewed using a Graphical Waveform Editor, which allows graphical definitions and editing of input waveforms. The designer can define his input waveform using the mouse to draw the actual waveform as a function of time. There are also powerful waveform editing commands, all menu driven, to aid in the development of the input vectors. Such options as pre-defining, copying and repeating waveforms are all available to the user. If graphical definition is not desired, there is a powerful vector description language for developing input vectors.
The simulator itself has all the capabilities one would expect from this type of design environment. Observing buried nodes, accessing flip-flop control inputs, and initializing and forcing nodes to specified values are all available within the timing simulator. The user may also specify breakpoints during the simulation itself, and execute subroutines dependent upon the breakpoints. All of these tools aid the designer in verifying and debugging the design, even before breadboarding.
The simulator also has advanced A.C. timing detection. The software will warn the user when setup and hold times to flip flops are being violated, and when there is oscillation present in the simulation. Also, the user may define a minimum pulse width, in which any pulse within the design that is smaller than a certain size will be classified as a glitch and the designer will be informed.

## Supervisor and Error Processor

All facets of the MAX + PLUS system are overseen by the Supervisor and Data Base Manager. By tying all of the software together, the designer has a unified operational environment. All the software has the same "look and feel", so that complex commands and languages are not needed.
Automatic error processing is an added benefit of this approach. If an error occurs during the processing of the design, the software will automatically tell the user what the error is, and the probable cause.
Then, by pressing a single key, the software will automatically go the schematic in the graphic editor and pinpoint the location of the error.

## Features

- 192 macrocells in 12 LABs
- 8 dedicated inputs, 64 bidirectional I/O pins
- Programmable interconnect array
- 384 expander product terms
- Available in 84-pin JLCC, PLCC, and PGA


## Functional Description

The CY7C341 is an Erasable Programmable Logic Device (EPLD) in which

CMOS EPROM cells are used to configure logic functions within the device. The MAX architecture is $100 \%$ user configurable, allowing the devices to accommodate a variety of independent logic functions.
The 192 macrocells in the CY7C341 are divided into 12 Logic Array Blocks (LABs), 16 per LAB. There are 384 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. Each LAB is interconnected with a programmable inter-
connect array, allowing all signals to be routed throughout the chip.
The speed and density of the CY7C341 allows it to be used in a wide range of applications, from replacement of large amounts of 7400 series TTL logic, to complex controllers and multi-function chips. With greater than 37 times the functionality of 20 -pin PLDs, the CY7C341 allows the replacement of over 75 TTL devices. By replacing large amounts of logic, the CY7C341

## Logic Block Diagram



## Functional Description (Continued)

reduces board space, part count, and increases system reliability.
Each LAB contains 16 macrocells. In LABs A, F, G and L, 8 macrocells are connected to I/O pins and 8 are buried, while for LABs B, C, D, E, H, I, J and K, 4 macrocells are connected to I/O pins and 12 are buried. Moreover, in addition to the I/O and buried macrocells, there are 32 single product term logic expanders in each LAB. Their use greatly enhances the capability of the macrocells without increasing the number of product terms in each macrocell.

## Logic Array Blocks

There are 12 logic array blocks in the CY7C341. Each LAB consists of a macrocell array containing 16 macrocells, an expander product term array containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expander array, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/O feedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated.
Externally, the CY7C341 provides 8 dedicated inputs, one of which may be used as a system clock. There are 64 I/O
pins which may be individually configured for input, output, or bidirectional data flow.

## Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.
Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

## Timing Delays

Timing delays within the CY7C341 may be easily determined using MAX + PLUSTM software or by the model shown in Figure 3. The CY7C341 has fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information the MAX + PLUS software provides a timing simulator.


Figure 3. CY7C341 Internal Timing Model

## Design Recommendations

For proper operation, input and output pins must be constrained to the range GND (VIN or $V_{O U T}$ ) $V_{C C}$. Unused inputs must always be tied to an appropriate logic level (either $\mathrm{V}_{\mathrm{CC}}$ or GND). Each set of $\mathrm{V}_{\mathrm{CC}}$ and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least $0.2 \mu \mathrm{~F}$ must be connected between $V_{C C}$ and GND. For the most effective decoupling, each $V_{C C}$ pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

## Design Security

The CY7C341 contains a programmable design security feature that controls the access to the data programmed
into the device. If this programmable feature is used, a propriety design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

The CY7C341 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring $100 \%$ programming yield.
The erasable nature of these devices allows test programs to be used and erased during early stages of the production flow. The devices also contain on-board logic test circuitry to allow verification of function and AC specification once encapsulated in non-windowed packages.

## Features

## CY7C342

- 128 macrocells in 8 LABs
- 8 dedicated inputs, 52 bidirectional I/O pins
- Programmable interconnect array
- Available in 68-pin HLCC, PLCC, and PGA


## CY7C345

- 128 macrocells in 8 LABs
- 8 dedicated inputs, 28 bidirectional I/O pins
- 256 expander product terms
- Programmable interconnect array
- Available in 44-pin HLCC or PLCC


## Functional Description

The CY7C342 and CY7C345 are Erasable Programmable Logic Devices (EPLDs) in which CMOS EPROM cells are used to configure logic functions within the devices. The MAX architecture is $100 \%$ user configurable, allowing the devices to accommodate a variety of independent logic functions.
The 128 macrocells in the CY7C342 are divided into 8 Logic Array Blocks (LABs), 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip.
The speed and density of the CY7C342 allows it to be used in a wide range of applications, from replacement of large amounts of 7400 series TTL logic, to complex controllers and multi-function chips. With greater than 25 times the functionality of 20 -pin PLDs, the CY7C342 allows the replacement of
over 50 TTL devices. By replacing large amounts of logic, the CY7C342 reduces board space, part count, and increases system reliability.
The CY7C345 packs the same LSI density of the CY7C342 into a smaller, 40-pin DIP or 44-pin HLCC package. Designed for applications in which large amounts of logic must be packed into a very small area, the CY7C345 is ideally suited for applications which require large amounts of buried logic.
It has the same number of macrocells and expanders as the CY7C342, and a programmable interconnect array to allow communications between the LABs. Each LAB has an I/O block, with LABs A, D, E and $H$ having four bidirectional tri-stateable I/O pins, and the rest having three I/O pins. Like all other EPLDs in the MAX family, these I/O pins support dual feedback. In this way any macrocells may be buried, with only the output of macrocells needed off-chip connected to I/O pins.

## Logic Block Diagrams



CY7C345


MAX and MAX + PLUS are trademarks of Altera Corporation.

## Selection Guide



## Pin Configurations



PGA
Bottom View

0175-6

## Logic Array Blocks

There are eight logic array blocks in the CY7C342 and CY7C345. Each LAB consists of a macrocell array containing 16 macrocells, an expander product term array containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expander array, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/O feedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated.

Externally, the CY7C342 provides eight dedicated inputs, one of which may be used as a system clock. There are 52 I/O pins which may be individually configured for input, output, or bidirectional data flow.
The CY7C345 is internally identical to the CY7C342, but is packaged in a 40-pin DIP or 44-pin J-lead package. It has 8 dedicated inputs, and pin \#31 may be used as a system clock. There are 28 I/O pins which may be individually configured for input, output, or bidirectional flow.


Figure 3. CY7C342/CY7C345 Internal Timing Model

## Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.
Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

## Timing Delays

Timing delays within the CY7C342 and CY7C345 may be easily determined using MAX + PLUSTM software or by the model shown in Figure 3. The CY7C342 and CY7C345 have fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information the MAX + PLUS software provides a timing simulator.

## Design Recommendations

Operation of the devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C342 and CY7C345 contain circuitry to protect device pins from high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.
For proper operation, input and output pins must be constrained to the range GND $\leq\left(\mathrm{V}_{\text {IN }}\right.$ or $\left.\mathrm{V}_{\text {OUT }}\right) \leq \mathrm{V}_{\text {CC }}$. Unused inputs must always be tied to an appropriate logic level (either $\mathrm{V}_{\mathrm{CC}}$ or GND). Each set of $\mathrm{V}_{\mathrm{CC}}$ and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least $0.2 \mu \mathrm{~F}$ must be connected between $V_{C C}$ and GND. For the most effective decoupling, each $V_{C C}$ pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

SEMICONDUCTOR

## Design Security

The CY7C342 and CY7C345 contain a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a propriety design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.


0175-9
Figure 4. ICC vs $\mathbf{f}_{\text {MAX }}$


Figure 5. Output Drive Current
The CY7C342 and CY7C345 are fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring $100 \%$ programming yield.
The erasable nature of these devices allows test programs to be used and erased during early stages of the production flow. The devices also contain on-board logic test circuitry to allow verification of function and AC specification once encapsulated in non-windowed packages.

## Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders add the maximum expander delay texp to the overall delay. Similarly, there is an additional tPIA delay for an input from an I/O pin when compared to a signal from a straight input pin.
When calculating synchronous frequencies, use $t_{S_{1}}$ if all inputs are on dedicated input pins. The parameter $\mathrm{t}_{\mathrm{S}_{2}}$ should be used if data is applied at an I/O pin. If $\mathrm{t}_{\mathrm{S}_{2}}$ is greater than $\mathrm{t}_{\mathrm{CO}_{1}}, 1 / \mathrm{t}_{\mathrm{S}_{2}}$ becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{twL}_{\mathrm{W}}\right)$ is less than $1 / \mathrm{t}_{2}$.
When expander logic is used in the data path, add the appropriate maximum expander delay, texp to $\mathrm{t}_{\mathrm{S}_{1}}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right), 1 / \mathrm{t}_{\mathrm{CO}_{1}}$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{S}_{1}}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.
When calculating external asynchronous frequencies, use $\mathrm{t}_{\mathrm{AS}_{1}}$ if all inputs are on the dedicated input pins. If any data is applied to an I/O pin, $\mathrm{t}_{\mathrm{AS}}^{2}$ must be used as the required set up time. If $\left(\mathbf{t}_{\mathrm{AS}_{2}}+\mathrm{t}_{\mathrm{AH}}\right)$ is greater than $\mathrm{t}_{\mathrm{ACO}}^{1}, 1 /\left(\mathrm{t}_{\mathrm{AS}_{2}}+\mathrm{t}_{\mathrm{AH}}\right)$ becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$ is less than $1 /\left(\mathrm{t}_{\mathrm{AS}_{2}}+\mathrm{t}_{\mathrm{AH}}\right)$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\mathrm{EXP}}$ to $\mathrm{t}_{\mathrm{AS}_{1}}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 / \mathrm{t}_{\mathrm{ACO}}^{1} 10$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{AS}}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the asynchronous configuration.
The parameter $\mathrm{t}_{\mathrm{OH}}$ indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If $t_{O H}$ is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions.
The parameter $\mathrm{t}_{\mathrm{AOH}}$ indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C342.
In general, if $\mathrm{t}_{\mathrm{AOH}}$ is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous) then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay ( $\mathrm{t}_{\text {EXP }}$ ) causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\ldots \ldots \ldots \ldots \ldots-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$
Maximum Junction Temperature
(Under Bias)
Supply Voltage to Ground Potential $\ldots .-2.0 \mathrm{~V}$ to +7.0 V
Maximum Power Dissipation $\qquad$ 2500 mW
DC $\mathrm{V}_{\mathrm{CC}}$ or GND Current
.500 mA
DC Output Current, per Pin $\ldots \ldots .-25 \mathrm{~mA}$ to +25 mA
DC Input Voltage ${ }^{[1]} \ldots \ldots . . . . . . . . .-2.0 \mathrm{~V}$ to +7.0 V

DC Program Voltage. . . . . . . . . . . . . . . -2.0 V to +13.5 V
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Case) | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 12 |  |

Notes:

1. Minimum DC input is -0.3 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns .
2. Typicai values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.

## AC Test Loads and Waveforms ${ }^{[4]}$



Figure 1a


Figure 1b
3. This parameter is measured with device programmed as a 16-bit counter in each LAB. This parameter is tested periodically by sampling production material.
4. Figure $1 a$ test load used for all parameters except $\mathrm{t}_{\mathrm{ER}}$ and $\mathrm{t}_{\mathrm{EA}}$. Figure $1 b$ test load used for ter and teA. All external timing parameters are measured referenced to external pins of the device.

Equivalent to: THÉVENIN EQUIVALENT (Commercial/Military)

$$
\text { OUTPUT } 0-163 \Omega
$$

## External Synchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range

| Parameters | Description |  | $\begin{aligned} & \text { CY7C342-30 } \\ & \text { CY7C345-30 } \end{aligned}$ |  | $\begin{aligned} & \text { CY7C342-35 } \\ & \text { CY7C345-35 } \end{aligned}$ |  | CY7C342-40 <br> CY7C345-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{tPD}_{1}$ | Dedicated Input to Combinatorial Output Delay ${ }^{[5]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| $\mathrm{tPD}_{2}$ | I/O Input to Combinatorial Output Delay[6] | Com'l |  | 45 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 55 |  | 65 |  |
| $\mathrm{tPD}_{3}$ | Dedicated Input to Combinatorial Output Delay with Expander Delay[7] | Com'l |  | 44 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 55 |  | 65 |  |
| $\mathrm{tPD}_{4}$ | I/O Input to Combinatorial Output Delay with Expander Delay[8] | Com'l |  | 60 |  | 75 |  |  | ns |
|  |  | Mil |  |  |  | 75 |  | 90 |  |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay ${ }^{[5]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| $t_{\text {ER }}$ | Input to Output Disable Delay ${ }^{[5]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| ${ }^{\text {c }} \mathrm{CO}_{1}$ | Synchronous Clock Input to Output Delay | Com'1 |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 23 |  |
| $\mathrm{t}_{\mathrm{CO}}^{2}$ | Synchronous Clock to Local <br> Feedback to Combinatorial Output ${ }^{[9]}$ | Com'1 |  | 35 |  | 42 |  |  | ns |
|  |  | Mil |  |  |  | 42 |  | 50 |  |
| $\mathrm{t}_{\mathbf{S}}$ | Dedicated Input or Feedback Setup Time to Synchronous Clock Input ${ }^{[5,10]}$ | Com'l | 22 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 28 |  |  |
| $\mathrm{t}_{\mathbf{S}}$ | I/O Input Setup Time to Synchronous Clock Input ${ }^{[5]}$ | Com'l | 39 |  | 45 |  |  |  | ns |
|  |  | Mil |  |  | 45 |  | 52 |  |  |
| ${ }^{\text {tH }}$ | Input Hold Time from Synchronous Clock Input ${ }^{[5]}$ | Com'l | 0 |  | 0 |  |  |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  |  |
| twh | Synchronous Clock Input High Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| twL | Synchronous Clock Input Low Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| trw | Asynchronous Clear Width ${ }^{\text {[5] }}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{R} R}$ | Asynchronous Clear Recovery Time ${ }^{[5]}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{RO}}$ | Asynchronous Clear to Registered Output Delay ${ }^{[5]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| tPW | Asynchronous Preset Width ${ }^{\text {[5] }}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $t_{\text {PR }}$ | Asynchronous Preset Recovery Time ${ }^{[5]}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{PO}}$ | Asynchronous Preset to Registered Output Delay[5] | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Synchronous Clock to Local Feedback Input ${ }^{[11]}$ | Com'l |  | 3 |  | 6 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 9 |  |
| $\mathrm{tP}_{P}$ | External Synchronous Clock Period $\left(\mathrm{t}_{\mathrm{CO}}^{1}+\mathrm{t}_{\mathrm{s}}\right)$ | Com'l | 38 |  | 45 |  |  |  | ns |
|  |  | Mil |  |  | 45 |  | 51 |  |  |

SEMICONDUCTOR

## External Synchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range (Continued)

| Parameters | Description |  | $\begin{aligned} & \text { CY7C342-30 } \\ & \text { CY7C345-30 } \\ & \hline \end{aligned}$ |  | CY7C342-35 |  | $\begin{aligned} & \text { CY7C342-40 } \\ & \text { CY7C345-40 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
|  | External Feedback Maximum Frequency | Com'l | 26.3 |  | 22.2 |  |  |  | MHz |
|  | $\left(1 /\left(\mathrm{t}_{\mathrm{CO}_{1}}+\mathrm{ts}_{\mathrm{S}_{1}}\right){ }^{\text {[12] }}\right.$ | Mil |  |  | 22.2 |  | 19.6 |  |  |
| f | Internal Local Feedback Maximum Frequency, | Com'1 | 40.0 |  | 32.2 |  |  |  | MHz |
| $\mathrm{MAX}_{2}$ | lesser of $1 /\left(\mathrm{ts}_{1}+\mathrm{t}_{\mathrm{CF}}\right)$ or $\left(1 / \mathrm{t}_{\mathrm{CO}_{1}}\right)^{[13]}$ | Mil |  |  | 32.2 |  | 28.5 |  |  |
|  | Data Path Maximum Frequency, least of | Com'l | 45.4 |  | 40.0 |  |  |  | MHz |
| $\mathrm{MAX}_{3}$ | $\left(1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right)\right),\left(1 /\left(\mathrm{t}_{1}+\mathrm{t}_{\mathrm{H}}\right)\right)$ or $\left(1 / \mathrm{t}_{\mathrm{CO}_{1}}\right)^{[14]}$ | Mil |  |  | 40.0 |  | 33.3 |  | MHz |
| $\mathrm{fmax}_{4}$ | Maximum Register Toggle Frequency | Com'1 | 50.0 |  | 40.0 |  |  |  | MHz |
| $\mathrm{MAX}_{4}$ | $\left(1 /\left(\mathrm{tWL}+\mathrm{twH}^{\text {(15] }}\right.\right.$ | Mil |  |  | 40.0 |  | 33.3 |  |  |
| tor | Output Data Stable Time from | Com'l | 3 |  | 3 |  |  |  | ns |
| OH | Synchronous Clock Input ${ }^{[16]}$ | Mil |  |  | 3 |  | 3 |  |  |

## Notes:

5. This specification is a measure of the delay from input signal applied to a dedicated input, (68-pin PLCC input pin 1,2,32,34,35, 66, or 68 ) to combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function.
When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic.
If an input signal is applied to an I/O pin an additional delay equal to tPIA should be added to the comparable delay for a dedicated input. If expanders are used add the maximum expander delay $t_{\text {EXP }}$ to the overall delay for the comparable delay without expanders.
6. This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
7. This specification is a measure of the delay from an input signal applied to a dedicated input, (68-pin PLCC input pin 1, 2, 32, 34, 35, 36,66 , or 68 ) to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic.
8. This specification is a measure of the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used to form the logic function and includes the worst case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
9. This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used, register is synchronously clocked and all feedback is within the same LAB. This parameter is tested periodically by sampling production material.
10. If data is applied to an I/O input for capture by a macrocell register, the I/O pin input set-up time minimums should be observed. These parameters are $\mathrm{t}_{\mathrm{S}_{2}}$ for synchronous operation and $\mathrm{t}_{\mathrm{AS}_{2}}$ for asynchronous operation.
11. This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, $\mathrm{t}_{\mathrm{S}_{1}}$, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
12. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs. All feedback is assumed to be local originating within the same LAB.
13. This specification indicates the guaranteed maximum frequency at which a state machine with internal only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{CO}_{1}}$.
14. This frequency indicates the maximum frequency at which the device may operate in data path mode (dedicated input pin to output pin). This assumes data input signals are applied to dedicated input pins and no expander logic is used. If any of the data inputs are I/O pins, $\mathrm{t}_{\mathrm{S}_{2}}$ is the appropriate $\mathrm{t}_{\mathrm{s}}$ for calculation.
15. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which an individual output or buried register can be cycled by a clock signal applied to the dedicated clock input pin.
16. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.

CY7C345

## External Asynchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range

| Parameters | Description |  | $\begin{aligned} & \text { CY7C342-30 } \\ & \text { CY7C345-30 } \end{aligned}$ |  | $\begin{aligned} & \text { CY7C342-35 } \\ & \text { CY7C345-35 } \end{aligned}$ |  | $\begin{aligned} & \text { CY7C342-40 } \\ & \text { CY7C345-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{taCO}_{1}$ | Asynchronous Clock Input to Output Delay[5] | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 45 |  |
| $\mathrm{taCO}_{2}$ | Asynchronous Clock Input to Local Feedback to Combinatorial Output ${ }^{[17]}$ | Com'l |  | 46 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 55 |  | 64 |  |
| $\mathrm{taS}_{1}$ | Dedicated Input or Feedback Setup Time to Asynchronous Clock Input[5] | Com'1 | 10 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 10 |  |  |
| $\mathrm{t}_{\mathrm{AS}} \mathrm{S}_{2}$ | I/O Input Setup Time to Asynchronous Clock Input ${ }^{[5]}$ | Com'l | 27 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 33 |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Input Hold Time from Asynchronous Clock Input ${ }^{[5]}$ | Com'l | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  |  |
| $\mathrm{taWH}^{\text {a }}$ | Asynchronous Clock Input High Time ${ }^{[5]}$ | Com'l | 25 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  |  |
| ${ }^{\text {tawL }}$ | Asynchronous Clock Input Low Time ${ }^{[5]}$ | Com'l | 25 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  |  |
| $\mathrm{t}_{\mathrm{ACF}}$ | Asynchronous Clock to Local Feedback Input ${ }^{[18]}$ | Com'l |  | 18 |  | 22 |  |  | ns |
|  |  | Mil |  |  |  | 22 |  | 26 |  |
| $\mathrm{t}_{\mathrm{A}} \mathrm{P}$ | External Asynchronous Clock Period $\left(\mathrm{t}_{\mathrm{ACO}_{1}}+\mathrm{t}_{\mathrm{AS}}^{1}\right)$ or $\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$ | Com'l | 50 |  | 60 |  |  |  | ns |
|  |  | Mil |  |  | 60 |  | 70 |  |  |
| $\mathrm{f}_{\mathrm{MAXA}_{1}}$ | External Feedback Maximum Frequency in Asynchronous Mode ( $\left.1 / \mathrm{t}_{\mathrm{AP}}\right)^{[19]}$ | Com'I | 20 |  | 16.6 |  |  |  | MHz |
|  |  | Mil |  |  | 16.6 |  | 14.2 |  |  |
| $\mathrm{fmaxa}_{2}$ | Maximum Internal Asynchronous Frequency ${ }^{[22]}$ | Com'l | 20 |  | 16.6 |  |  |  | MHz |
|  |  | Mil |  |  | 16.6 |  | 14.2 |  |  |
| $\mathrm{f}_{\text {MAXA3 }}$ | Data Path Maximum Frequency in Asynchronous Mode ${ }^{[21]}$ | Com'l | 20 |  | 16.6 |  |  |  | MHz |
|  |  | Mil |  |  | 16.6 |  | 14.2 |  |  |
| $\mathrm{f}_{\text {MAXA4 }}$ | Maximum Asynchronous Register Toggle Frequency $1 /\left(t_{A W H}+t_{A W L}\right)^{[20]}$ | Com'l | 20 |  | 16.6 |  |  |  | MHz |
|  |  | Mil |  |  | 16.6 |  | 14.2 |  |  |
| $\mathrm{t}_{\mathrm{AOH}}$ | Output Data Stable Time from Asynchronous Clock Input ${ }^{[23]}$ | Com'l | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  |  |

## Notes:

17. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to the dedicated clock input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
18. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register setup time, $\mathrm{t}_{\mathrm{AS}}^{1} 1$, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, assumes no expander logic in the clock path and assumes that the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material.
19. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that all data inputs, clock inputs, and feedback signals are applied to dedicated inputs and that no expander logic is employed in the clock signal path or data path.
20. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin.
21. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the least of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 /\left(\mathrm{t}_{\mathrm{AS}}^{1}+\right.$ $\mathbf{t}_{\mathbf{A H}}$ ) or $1 / \mathrm{t}_{\mathrm{ACO}_{1}}$. It asssumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
22. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal only feedback can operate. This parameter is determined by the lesser of $\left(1 /\left(t_{A C F}+t_{A S}\right)\right)$ or $\left(1 /\left(t_{A W H}+t_{A W L}\right)\right)$. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{ACO}}^{1}$.
This specification assumes no expander logic is utilized, all data inputs and clock inputs are applied to dedicated inputs, and all state feedback is within a single LAB. This parameter is tested periodically by sampling production material.
23. This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clock input applied to an external dedicated input pin.

OR

## Switching Waveforms

External Combinatorial


## External Synchronous



## External Asynchronous



## Internal Switching Characteristics ${ }^{[1]}$ Over Operating Range

| Parameters | Description |  | $\begin{aligned} & \hline \text { CY7C342-30 } \\ & \text { CY7C345-30 } \\ & \hline \end{aligned}$ |  | CY7C342-35CY7C345-35 |  | $\begin{aligned} & \text { CY7C342-40 } \\ & \text { CY7C345-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {IN }}$ | Dedicated Input Pad and Buffer Delay | Com'l |  | 7 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 11 |  |
| ${ }^{\text {to }}$ | I/O Input Pad and Buffer Delay | Com'l |  | 6 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 12 |  |
| $t_{\text {EXP }}$ | Expander Array Delay | Com'l |  | 14 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 25 |  |
| $\mathrm{t}_{\text {LAD }}$ | Logic Array Data Delay | Com'l |  | 14 |  | 16 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 18 |  |
| ${ }^{\text {t }}$ LAC | Logic Array Control Delay | Com'l |  | 12 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 14 |  |
| $t_{\text {OD }}$ | Output Buffer and Pad Delay ${ }^{[24]}$ | Com'l |  | 5 |  | 6 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 7 |  |
| $\mathrm{t}_{\mathrm{ZX}}$ | Output Buffer Enable Delay ${ }^{[25]}$ | Com'l |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 15 |  |
| ${ }^{\text {t }} \mathrm{XZ}$ | Output Buffer Disable Delay ${ }^{[26]}$ | Com'l |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 15 |  |
| $\mathrm{t}_{\text {RSU }}$ | Register Setup Time Relative to Clock Signal at Register | Com'l | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\mathrm{RH}}$ | Register Hold Time Relative to Clock Signal at Register | Com'l | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12 |  |  |
| ${ }^{\text {t }}$ LATCH | Flow Through Latch Delay | Com'l |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  |
| $\mathrm{t}_{\mathrm{RD}}$ | Register Delay | Com'l |  | 2 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 2 |  |
| $\mathrm{t}_{\text {COM }}$ | Transparent Mode Delay ${ }^{[27]}$ | Com'l |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| ${ }^{\text {t }}$ CL | Clock Low Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| $\mathrm{t}_{\text {IC }}$ | Asynchronous Clock Logic Delay | Com'l |  | 16 |  | 18 |  |  | ns |
|  |  | Mil |  |  |  | 18 |  | 20 |  |
| $\mathrm{t}_{\text {ICS }}$ | Synchronous Clock Delay | Com'l |  | 2 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 4 |  |
| ${ }^{\text {trD }}$ | Feedback Delay | Com'l |  | 1 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 3 |  |
| tPRE | Asynchronous Register Preset Time | Com'l |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 8 |  |
| ${ }^{\text {t CLR }}$ | Asynchronous Register Clear Time | Com'1 |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 8 |  |
| ${ }^{\text {tPCW }}$ | Asynchronous Preset and Clear Pulse Width | Com'l | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 8 |  |  |
| ${ }^{\text {tPCR }}$ | Asynchronous Preset and Clear Recovery Time | Com'l | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 8 |  |  |
| tPIA | Programmable Interconnect Array Delay Time | Com'l |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 24 |  |

## Notes:

24. toD $^{2}$ is specified with $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$.
25. $\mathrm{t}_{\mathrm{ZX}}$ is specified with $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$. Sample tested only for an output change of 500 mV .
26. $\mathrm{t}_{\mathrm{XZ}}$ is specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.
27. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.

SEMICONDUCTOR

## Switching Waveforms (Continued)

## Internal Combinatorial



## Internal Asynchronous



## Internal Synchronous



## Switching Waveforms (Continued)

## Internal Synchronous



0175-19

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 30 | CY7C342-30HC | H81 | Commercial |
|  | CY7C342-30JC | J81 |  |
|  | CY7C342-30RC | R68 |  |
|  | CY7C342-30GC | G68 |  |
| 35 | CY7C342-35HC | H81 | Commercial |
|  | CY7C342-35JC | J81 |  |
|  | CY7C342-35RC | R68 |  |
|  | CY7C342-35GC | G68 |  |
|  | CY7C342-35HMB | H81 | Military |
|  | CY7C342-35RMB | R68 |  |
| 40 | CY7C342-40HC | H81 | Commercial |
|  | CY7C342-40JC | J81 |  |
|  | CY7C342-40RC | R68 |  |
|  | CY7C342-40GC | G68 |  |
|  | CY7C342-40HMB | H81 | Military |
|  | CY7C342-40RMB | R68 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CY7C345-30HC | H67 | Commercial |
|  | CY7C345-30JC | J67 |  |
| 35 | CY7C345-35HC | H67 | Commercial |
|  | CY7C345-35JC | J67 |  |
|  | CY7C345-35HMB | H67 | Military |
| 40 | CY7C345-40HC | H67 | Commercial |
|  | CY7C345-40JC | J67 |  |
|  | CY7C345-40HMB | H67 | Military |

## Features

- 64 MAX macrocells in 4 LABs
- 8 dedicated inputs, 28 threestateable, bidirectional I/O pins
- Programmable interconnect array
- Available in 44-pin HLCC, PLCC


## Functional Description

The CY7C343 is a high-performance, high-density erasable programmable logic device, available in 44-pin PLCC and HLCC packages.
The CY7C343 contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array Blocks (LABs) connected through the Programmable Interconnect Array (PIA). There are

8 dedicated input pins, one of which doubles as a clock pin if needed. The CY7C343 also has 28 I/O pins, each connected to a macrocell (eight for LABs A and C and six for LABs B and D). The remaining 36 macrocells are used for embedded logic.
The CY7C343 is excellent for a wide range of applications both synchronous and asynchronous.

Logic Block Diagram


## Selection Guide

|  |  | 7C343-30 | 7C343-35 | 7C343-40 |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 30 | 35 | 40 |
| Maximum Operating Current (mA) | Commercial | 155 | 155 |  |
|  | Military |  | 160 | 160 |
| Maximum Standby Current (mA) | Commercial | 100 | 100 |  |
|  | Military |  | 120 | 120 |

[^23]
## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\ldots \ldots \ldots \ldots \ldots-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $.0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Maximum Junction Temperature
(Under Bias)
$.150^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots .-2.0 \mathrm{~V}$ to +7.0 V
Maximum Power Dissipation . .................. 2500 mW
DC $\mathrm{V}_{\mathrm{CC}}$ or GND Current . ..................... 500 mA
DC Output Current, per Pin ....... -25 mA to +25 mA

DC Input Voltage[1] . ................... -2.0 V to +7.0 V
DC Program Voltage. . . . . . . . . . . . . . . . -2.0 V to +13.5 V
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Case) | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 12 |  |

## Notes:

1. Minimum DC input is -0.3 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns .
2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.

## AC Test Loads and Waveforms ${ }^{[4]}$



Figure 1a
Equivalent to: THÉVENIN EQUIVALENT (Commercial/Military)


## CY7C343 Timing Model



## Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.
Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

## Timing Delays

Timing delays within the CY7C343 may be easily determined using MAX + PLUSTM software or by the model shown in Figure 3. The CY7C343 has fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information the MAX + PLUS software provides a timing simulator.

## Design Recommendations

Operation of the devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C343 contains circuitry to protect device pins from high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.
For proper operation, input and output pins must be constrained to the range GND ( $V_{\text {IN }}$ or $\left.V_{\text {OUT }}\right) V_{C C}$. Unused inputs must always be tied to an appropriate logic level (either $\mathrm{V}_{\mathrm{CC}}$ or GND). Each set of $\mathrm{V}_{\mathrm{CC}}$ and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least $0.2 \mu \mathrm{~F}$ must be connected between $V_{C C}$ and GND. For the most effective decoupling, each $V_{C C}$ pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

## Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders add the maximum expander delay texp to the overall delay. Similarly, there is an additional tPIA delay for an input from an I/O pin when compared to a signal from a straight input pin.
When calculating synchronous frequencies, use $\mathrm{ts}_{1}$ if all inputs are on the input pins. $\mathrm{t}_{\mathrm{S}_{2}}$ should be used if data is applied at an I/O pin. If $\mathrm{t}_{\mathrm{S}_{2}}$ is greater than $\mathrm{t}_{\mathrm{CO}_{1}}$, $1 / \mathrm{t}_{\mathrm{S}_{2}}$ becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)$ is less than $1 / \mathrm{t}_{\mathrm{s}_{2}}$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\text {EXP }}$ to $\mathrm{t}_{\mathrm{S}_{1}}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right), 1 / \mathrm{t}_{\mathrm{CO}_{1}}$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{S}_{1}}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.
When calculating external asynchronous frequencies, use $\mathrm{t}_{\mathrm{AS}}$ if all inputs are on dedicated input pins. If any data is applied to an I/O pin, $\mathrm{t}_{\mathrm{AS}}^{2}$ must be used as the required set up time. If $\left(\mathrm{t}_{\mathrm{AS}_{2}}+\mathrm{t}_{\mathrm{AH}}\right)$ is greater than $\mathrm{t}_{\mathrm{ACO}_{1}}, 1 /\left(\mathrm{t}_{\mathrm{AS}_{2}}+\right.$ $\mathrm{t}_{\mathrm{AH}}$ ) becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$ is less than $1 /\left(\mathrm{t}_{\mathrm{AS}}+\mathrm{t}_{\mathrm{AH}}\right)$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\mathrm{EXP}}$ to $\mathrm{t}_{\mathrm{AS}}^{1}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 / \mathrm{t}_{\mathrm{ACO}}^{1} 10$, or
$1 /\left(\mathrm{t}_{\mathbf{E X P}}+\mathrm{t}_{\mathrm{AS}_{1}}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the asynchronous configuration.
The parameter $\mathrm{t}_{\mathrm{OH}}$ indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If toH is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions.
The parameter $\mathrm{t}_{\mathrm{AOH}}$ indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C343.
In general, if $\mathrm{t}_{\mathrm{AOH}}$ is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous) then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay ( $\mathrm{t}_{\mathrm{EXP}}$ ) causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.

External Synchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range

| Parameters | Description |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{tPD}_{1}$ | Dedicated Input to Combinatorial Output Delay ${ }^{[5]}$ | Com'1 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| $\mathrm{tPD}_{2}$ | I/O Input to Combinatorial Output Delay ${ }^{[6]}$ | Com'1 |  | 45 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 55 |  | 65 |  |
| $\mathrm{tPD}_{3}$ | Dedicated Input to Combinatorial Output Delay with Expander Delay ${ }^{[7]}$ | Com'l |  | 47 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 55 |  | 62 |  |
| $\mathrm{tPD}_{4}$ | I/O Input to Combinatorial Output Delay with Expander Delay ${ }^{[8]}$ | Com'l |  | 64 |  | 72 |  |  | ns |
|  |  | Mil |  |  |  | 72 |  | 80 |  |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay ${ }^{[5]}$ | Com'1 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| ${ }^{\text {teR }}$ | Input to Output Disable Delay [5] | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| ${ }^{\text {t }} \mathrm{CO}_{1}$ | Synchronous Clock Input to Output Delay | Com'l |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 23 |  |
| ${ }^{\text {t }} \mathrm{CO}_{2}$ | Synchronous Clock to Local <br> Feedback to Combinatorial Output ${ }^{[9]}$ | Com'l |  | 40 |  | 45 |  |  | ns |
|  |  | Mil |  |  |  | 45 |  | 50 |  |
| ${ }^{\text {t }} \mathrm{S}_{1}$ | Dedicated Input or Feedback Setup Time to Synchronous Clock Input $[5,10]$ | Com'l | 22 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 28 |  |  |
| ${ }^{\text {tS }}{ }_{2}$ | I/O Input Setup Time to Synchronous Clock Input ${ }^{[5]}$ | Com'l | 39 |  | 42 |  |  |  | ns |
|  |  | Mil |  |  | 42 |  | 45 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time from Synchronous Clock Input ${ }^{[5]}$ | Com'l | 0 |  | 0 |  |  |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  |  |
| twh | Synchronous Clock Input High Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| twl | Synchronous Clock Input Low Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| $t_{\text {RW }}$ | Asynchronous Clear Width ${ }^{[5]}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\text {RR }}$ | Asynchronous Clear Recovery Time ${ }^{[5]}$ | Com'1 | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{RO}}$ | Asynchronous Clear to Registered Output Delay ${ }^{[5]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| tpw | Asynchronous Preset Width ${ }^{[5]}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $t_{\text {PR }}$ | Asynchronous Preset Recovery Time ${ }^{[5]}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| tpo | Asynchronous Preset to Registered Output Delay ${ }^{[5]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| ${ }^{\text {t }}$ CF | Synchronous Clock to Local Feedback Input ${ }^{[11]}$ | Com'l |  | 3 |  | 6 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 9 |  |
| $\mathrm{t}_{\mathrm{P}}$ | External Synchronous Clock Period $\left(\mathrm{t}_{\mathrm{CO}}^{1}+\mathrm{t}_{\mathrm{s}}\right)$ | Com'1 | 37 |  | 43 |  |  |  | ns |
|  |  | Mil |  |  | 45 |  | 51 |  |  |

External Synchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range (Continued)

| Parameters | Description |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAX }}{ }_{1}$ | External Maximum Frequency$\left(1 /\left(\mathrm{t}_{\mathrm{CO}_{1}}+\mathrm{t}_{\mathrm{S}_{1}}\right)\right)^{[12]}$ | Com'l | 27.0 |  | 23.2 |  | - |  | MHz |
|  |  | Mil |  |  | 22.2 |  | 19.6 |  |  |
| $\mathrm{f}_{\text {MAX }}{ }_{\mathbf{2}}$ | Internal Local Feedback Maximum Frequency, lesser of $1 /\left(\mathrm{t}_{\mathrm{S}_{1}}+\mathrm{t}_{\mathrm{CF}}\right)$ or $\left(1 / \mathrm{t}_{\mathrm{CO}_{1}}\right)^{[13]}$ | Com'l | 40.0 |  | 32.2 |  |  |  | MHz |
|  |  | Mil |  |  | 33.3 |  | 28.5 |  |  |
| $\mathrm{f}_{\text {MAX }}{ }^{\text {a }}$ | Data Path Maximum Frequency, least of$\left(1 /\left(t_{W L}+t_{W H}\right)\right),\left(1 /\left(t_{S_{1}}+t_{H}\right)\right) \text { or }\left(1 / t_{\mathrm{CO}_{1}}\right)^{[14]}$ | Com'l | 45.4 |  | 40.0 |  |  |  | MHz |
|  |  | Mil |  |  | 40.0 |  | 30.0 |  |  |
| $\mathrm{f}_{\mathrm{MAX}}^{4}$ | Maximum Register Toggle Frequency$1 /\left(t_{W L}+t_{W H}\right)^{[15]}$ | Com'1 | 50.0 |  | 40.0 |  |  |  | MHz |
|  |  | Mil |  |  | 40.0 |  | 30.0 |  |  |
| ${ }_{\text {toh }}$ | Output Data Stable Time from Synchronous Clock Input ${ }^{[16]}$ | Com'l | 3 |  | 3 |  |  |  | ns |
|  |  | Mil |  |  | 3 |  | 3 |  |  |

## Notes:

5. This specification is a measure of the delay from input signal applied to a dedicated input, (44-pin PLCC input pin 9, 11, 12, 13, 31, 33, 34, or 35) to combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function.
When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic.
If an input signal is applied to an I/O pin an additional delay equal to tPIA should be added.
If expanders are used add the maximum expander delay texp to the overall delay.
6. This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
7. This specification is a measure of the delay from an input signal applied to a dedicated input, (44-pin PLCC input pin 9, 11, 12, 13, 31, 33, 34, or 35) to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
8. This specification is a measure of the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used to form the logic function and includes the worst case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
9. This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used, register is synchronously clocked and all feedback is within the same LAB. This parameter is tested periodically by sampling production material.
10. If data is applied to an I/O input for capture by a macrocell register, the I/O pin input set-up time minimums should be observed. These parameters are $\mathrm{t}_{1}$ for synchronous operation and $\mathrm{t}_{\mathrm{AS}_{2}}$ for asynchronous operation.
11. This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, ${ }^{t_{S}}$, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
12. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs.
13. This specification indicates the guaranteed maximum frequency at which a state machine with internal only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{CO}_{1}}$. All feedback is assumed to be local, originating within the same LAB.
14. This frequency indicates the maximum frequency at which the device may operate in data path mode. This delay assumes data input signals are applied to dedicated inputs and no expander logic is used.
15. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which an individual output or buried register can be cycled.
16. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.

External Asynchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range

| Parameters | Description |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{taCO}_{1}$ | Asynchronous Clock Input to Output Delay ${ }^{[5]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  | 30 |  | 35 |  | 45 |  |
| $\mathrm{taCO}_{2}$ | Asynchronous Clock Input to Local Feedback to Combinatorial Output[17] | Com'l |  | 50 |  | 60 |  |  | ns |
|  |  | Mil |  |  |  | 60 |  | 70 |  |
| $\mathrm{tas}_{1}$ | Dedicated Input or Feedback Setup Time to Asynchronous Clock Input ${ }^{[5]}$ | Com'l | 10 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 10 |  |  |
| $\mathrm{taS}_{2}$ | I/O Input Setup Time to Asynchronous Clock Input ${ }^{[5]}$ | Com'l | 27 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 33 |  |  |
| ${ }^{\text {t }}$ ( ${ }^{\text {H }}$ | Input Hold Time from Asynchronous Clock Input ${ }^{[5]}$ | Com'l | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  |  |
| ${ }^{\text {tawh }}$ | Asynchronous Clock Input High Time ${ }^{[5]}$ | Com'l | 25 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  |  |
| $\mathrm{t}_{\text {AWL }}$ | Asynchronous Clock Input Low Time ${ }^{[5]}$ | Com'l | 25 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  |  |
| $\mathrm{t}_{\mathrm{ACF}}$ | Asynchronous Clock to Local Feedback Input ${ }^{[18]}$ | Com'l |  | 18 |  | 22 |  |  | ns |
|  |  | Mil |  |  |  | 22 |  | 26 |  |
| ${ }^{\text {taP }}$ | External Asynchronous Clock Period $\left(\mathrm{t}_{\mathrm{ACO}_{1}}+\mathrm{t}_{\mathrm{AS}_{1}}\right)$ or $\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$ | Com'l | 50 |  | 60 |  |  |  | ns |
|  |  | Mil |  |  | 60 |  | 70 |  |  |
| $\mathrm{f}_{\text {MAXA }}{ }_{1}$ | External Maximum Frequency in Asynchronous Mode ( $1 / \mathrm{t}_{\mathrm{AP}}$ ) ${ }^{[19]}$ | Com'l | 20 |  | 16.6 |  |  |  | MHz |
|  |  | Mil |  |  | 16.6 |  | 14.2 |  |  |
| $\mathbf{f m a x a ~}_{\mathbf{2}}$ | Maximum Internal Asynchronous Frequency ${ }^{[22]}$ | Com'l | 20 |  | 16.6 |  |  |  | MHz |
|  |  | Mil |  |  | 16.6 |  | 14.2 |  |  |
| $\mathrm{fmaXA}_{3}$ | Data Path Maximum Frequency in Asynchronous Mode ${ }^{[21]}$ | Com'1 | 20 |  | 16.6 |  |  |  | MHz |
|  |  | Mil |  |  | 16.6 |  | 14.2 |  |  |
| $\mathrm{fmaXA}_{4}$ | Maximum Asynchronous Register Toggle Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)\right)^{[20]}$ | Com'l | 20 |  | 16.6 |  |  |  | MHz |
|  |  | Mil |  |  | 16.6 |  | 14.2 |  |  |
| $\mathrm{t}_{\mathrm{AOH}}$ | Output Data Stable Time from Asynchronous Clock Input ${ }^{[23]}$ | Com'1 | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  |  |

## Notes:

17. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to a dedicated input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
18. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register setup time, $t_{A S_{1}}$, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, assumes no expander logic in the clock path and assumes that the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material.
19. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that all data inputs, clock inputs, and feedback signals are applied to dedicated inputs and that no expander logic is employed in the clock signal path or data path.
20. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin.
21. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the least of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 /\left(\mathrm{t}_{\mathrm{AS}}{ }_{1}+\right.$ $\left.t_{\mathrm{AH}}\right)$ or $1 / \mathrm{t}_{\mathrm{ACO}}^{1} 1$. It asssumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
22. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal only feedback can operate. This parameter is determined by the lesser of $\left(1 /\left(t_{A C F}+t_{A S}\right)\right)$ or $\left(1 /\left(t_{A W H}+t_{A W L}\right)\right)$. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{ACO}}^{1}{ }_{1}$.
This specification assumes no expander logic is utilized, all data inputs and clock inputs are applied to dedicated inputs, and all state feedback is within a single LAB. This parameter is tested periodically by sampling production material.
23. This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clock input.

## Switching Waveforms

## External Combinatorial



## External Synchronous



## External Asynchronous



## Internal Switching Characteristics ${ }^{[1]}$ Over Operating Range

| Parameters | Description |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{IN}}$ | Dedicated Input Pad and Buffer Delay | Com'l |  | 7 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 11 |  |
| $\mathrm{t}_{10}$ | I/O Input Pad and Buffer Delay | Com'l |  | 5 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 9 |  |
| $\mathrm{t}_{\text {EXP }}$ | Expander Array Delay | Com'l |  | 14 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 25 |  |
| $t_{\text {LAD }}$ | Logic Array Data Delay | Com'l |  | 14 |  | 16 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 18 |  |
| $t_{\text {LAC }}$ | Logic Array Control Delay | Com'l |  | 12 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 14 |  |
| ${ }_{\text {toD }}$ | Output Buffer and Pad Delay ${ }^{[24]}$ | Com'l |  | 5 |  | 6 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 7 |  |
| $\mathrm{t}_{\mathrm{ZX}}$ | Output Buffer Enable Delay ${ }^{\text {[25] }}$ | Com'1 |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 15 |  |
| ${ }^{\text {t }} \mathrm{XZ}$ | Output Buffer Disable Delay ${ }^{[26]}$ | Com'l |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 15 |  |
| trsu | Register Setup Time Relative to Clock Signal at Register | Com'1 | 8 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 8 |  |  |
| $\mathrm{t}_{\mathrm{R}} \mathrm{H}$ | Register Hold Time Relative to Clock Signal at Register | Com'l | 8 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 12 |  | 14 |  |  |
| $t_{\text {LATCH }}$ | Flow Through Latch Delay | Com'l |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  |
| $t_{\text {t }}$ | Register Delay | Com'l |  | 2 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 2 |  |
| $\mathrm{t}_{\text {comb }}$ | Transparent Mode Delay ${ }^{[27]}$ | Com'l |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  |
| ${ }^{\text {t }} \mathrm{CH}$ | Clock High Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| ${ }^{\text {t }}$ CL | Clock Low Time | Com'1 | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |

## Notes:

24. toD is specified with $C_{L}=35 \mathrm{pF}$.
25. $\mathrm{t}_{\text {ZX }}$ is specified with $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$. Sample tested only for an output change of 500 mV .
26. $\mathrm{t}_{\mathrm{XZ}}$ is specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.
27. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.

Internal Switching Characteristics ${ }^{[19]}$ Over Operating Range (Continued)

| Parameters | Description |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {tIC }}$ | Asynchronous Clock Logic Delay | Com'l |  | 16 |  | 18 |  |  | ns |
|  |  | Mil |  |  |  | 18 |  | 20 |  |
| $\mathrm{t}_{\text {ICS }}$ | Synchronous Clock Delay | Com'l |  | 2 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 4 |  |
| tFD | Feedback Delay | Com'l |  | 1 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 3 |  |
| tPre | Asynchronous Register Preset Time | Com'l |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 8 |  |
| $\mathrm{t}_{\text {CLR }}$ | Asynchronous Register Clear Time | Com'l |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 8 |  |
| ${ }^{\text {tPCW }}$ | Asynchronous Preset and Clear Pulse Width | Com'l | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 8 |  |  |
| ${ }_{\text {tPCR }}$ | Asynchronous Preset and Clear Recovery Time | Com'l | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 8 |  |  |
| ${ }^{\text {tPIA }}$ | Programmable Interconnect Array Delay Time | Com'l |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 24 |  |

## Switching Waveforms

## Internal Combinatorial



## Internal Asynchronous



## Internal Synchronous



## Switching Waveforms (Continued)

## Output Mode



## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 30 | CY7C343-30HC | H67 | Commercial |
|  | CY7C343-30JC | J67 |  |
| 35 | CY7C343-35HC | H67 | Commercial |
|  | CY7C343-35JC | J67 |  |
|  | CY7C343-35HMB | H67 | Military |
| 40 | CY7C343-40HMB | H67 | Military |

Document \# : 38-00128

## Features

- High-performance, high-density replacement for TTL, 74 HC , and custom logic
- 32 macrocells, 64 expander product terms in one LAB
- 8 dedicated inputs, 16 I/O pins
- 28-pin 300-mil DIP, Cerdip or 28-pin HLCC, PLCC package


## Functional Description

Available in a 28 -pin $300-$ mil DIP or windowed J-leaded ceramic chip carrier (HLCC), the CY7C344 represents the densest EPLD of this size. 8 dedicated inputs and 16 bi-directional I/O pins communicate to one logic array block. In the CY7C344 LAB there are 32 macrocells and 64 expander product terms. Even if all of the I/O pins are driven by macrocell registers, there are still 16 "buried" registers available. All inputs, macrocells, and I/O pins are interconnected within the LAB.

The speed and density of the CY7C344 makes it a natural for all types of applications. With just this one device, the designer can implement complex state machines, registered logic, and combinatorial "glue" logic, without using multiple chips. This architectural flexibility allows the CY7C344 to replace multi-chip TTL solutions, whether they are synchronous, asynchronous, combinatorial, or all three.


## Selection Guide

|  |  | 7C344-20 | 7C344-25 | 7C344-35 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 20 | 25 | 30 |
| Maximum Operating <br> Current (mA) | Commercial | 200 | 200 |  |
|  |  | 220 | 220 |  |
|  | Commercial | 150 | 150 |  |
|  | Military |  | 170 | 170 |

## Note:

I. Figures in () are for J-leaded packages.

MAX and MAX + PLUS are trademarks of Altera Corporation.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\ldots \ldots \ldots \ldots \ldots-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$.0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Maximum Junction Temperature
(Under Bias) $\qquad$
Supply Voltage to Ground Potential $\ldots .-2.0 \mathrm{~V}$ to +7.0 V
Maximum Power Dissipation ................... 1500 mW
DC $V_{\text {CC }}$ or GND Current . ..................... 500 mA
DC Output Current, per Pin $\ldots \ldots .-25 \mathrm{~mA}$ to +25 mA

DC Input Voltage ${ }^{[2]} \ldots \ldots . . . . . . . . .-2.0 \mathrm{~V}$ to +7.0 V
DC Program Voltage. .................. 2.0 V to +13.5 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Case) | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$


## Capacitance

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 12 |  |

## Notes:

2. Minimum DC input is -0.3 V . During transitions, the inputs may
undershoot to -2.0 V for periods less than 20 ns .
3. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
4. Measured with device programmed as a 16 -bit counter. This parameter is tested periodically by sampling production material.
5. Figure $1 a$ test load used for all parameters except ter and teA. Figure $1 b$ test load used for ter and tea. All external timing parameters are measured referenced to external pins of the device.

## AC Test Loads and Waveforms ${ }^{[5]}$



Figure 1a

## Input Pulses



Figure 2

Equivalent to: THÉVENIN EQUIVALENT (Commercial/Military)

$$
\text { OUTPUT } O \longrightarrow \mathbf{W N}_{\sim}^{163 \Omega} 01.75 \mathrm{~V}
$$

## CY7C344 Timing Model



## Timing Delays

Timing delays within the CY7C344 may be easily determined using MAX + PLUSTM software or by the model shown in Figure 3. The CY7C344 has fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information the MAX + PLUS software provides a timing simulator.

## Design Recommendations

Operation of the devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C344 contains circuitry to protect device pins from high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.
For proper operation, input and output pins must be constrained to the range GND (VIN or VOUT) VCC. Unused inputs must always be tied to an appropriate logic level (either $V_{C C}$ or GND). Each set of $V_{C C}$ and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least $0.2 \mu \mathrm{~F}$ must be connected between $V_{C C}$ and GND. For the most effective decoupling, each $V_{C C}$ pin should be separately decoupled.

## Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders add the maximum expander delay texp to the overall delay.
When calculating synchronous frequencies, use $\mathrm{t}_{\mathrm{S}_{1}}$ if all inputs are on the input pins. $\mathrm{t}_{\mathrm{S}_{2}}$ should be used if data is applied at an I/O pin. If $\mathrm{t}_{2}$ is greater than $\mathrm{t}_{\mathrm{CO}_{1}}$, $1 / \mathrm{t}_{2}$ becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)$ is less than $1 / \mathrm{t}_{\mathrm{S}_{2}}$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\mathrm{EXP}}$ to $\mathrm{t}_{\mathrm{S}_{1}}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right), 1 / \mathrm{t}_{\mathrm{CO}_{1}}$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{S}_{1}}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.
When calculating external asynchronous frequencies, use $\mathrm{t}_{\mathrm{AS}}{ }_{1}$ if all inputs are on dedicated input pins. If any data is applied to an $I / O$ pin, $t_{A S_{2}}$ must be used as the required set up time. If $\left(\mathrm{t}_{\mathrm{AS}_{2}}+\mathrm{t}_{\mathrm{AH}}\right)$ is greater than $\mathrm{t}_{\mathrm{ACO}_{1}}, 1 /\left(\mathrm{t}_{\mathrm{AS}_{2}}+\right.$ $t_{\mathrm{AH}}$ ) becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$ is less than $1 /\left(\mathrm{t}_{\mathrm{AS}}^{2}+\mathrm{t}_{\mathrm{AH}}\right)$.
When expander logic is used in the data path, add the appropriate maximum expander delay, teXP to $\mathrm{t}_{\mathrm{AS}}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 / \mathrm{t}_{\mathrm{ACO}}^{1} 10$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{AS}}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the asynchronous configuration.

## Timing Considerations (Continued)

The parameter $\mathrm{t}_{\mathrm{OH}}$ indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If $\mathrm{tOH}_{\mathrm{H}}$ is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions.
The parameter $\mathrm{t}_{\mathrm{AOH}}$ indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C344.

In general, if $\mathrm{t}_{\mathrm{AOH}}$ is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous) then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay (texp) causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.

External Synchronous Switching Characteristics ${ }^{[5]}$ Over Operating Range

| Parameters | Description |  | CY7C344-20 |  | CY7C344-25 |  | CY7C344-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{tPD}_{1}$ | Dedicated Input to Combinatorial Output Delay[6] | Com'l |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| $\mathrm{tPD}_{2}$ | I/O Input to Combinatorial Output Delay[7] | Com'l |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| ${ }_{\text {tPD }}$ | Dedicated Input to Combinatorial Output Delay with Expander Delay ${ }^{[8]}$ | Com'l |  | 30 |  | 40 |  |  | ns |
|  |  | Mil |  |  |  | 40 |  | 60 |  |
| $\mathrm{tPD}_{4}$ | I/O Input to Combinatorial Output Delay with Expander Delay ${ }^{[9]}$ | Com'l |  | 30 |  | 40 |  |  | ns |
|  |  | Mil |  |  |  | 40 |  | 60 |  |
| ${ }^{\text {teA }}$ | Input to Output Enable Delay | Com'l |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| ${ }^{\text {teR }}$ | Input to Output Disable Delay | Com'l |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| ${ }^{\text {t }} \mathrm{CO}_{1}$ | Synchronous Clock Input to Output Delay | Com'l |  | 12 |  | 15 |  |  | ns |
|  |  | Mil |  |  |  | 15 |  | 23 |  |
| ${ }^{\text {t }} \mathrm{CO}_{2}$ | Synchronous Clock to Local <br> Feedback to Combinatorial Output ${ }^{[10]}$ | Com'1 |  | 22 |  | 30 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 46 |  |
| ts | Dedicated Input or Feedback Setup Time to Synchronous Clock Input | Com'l | 12 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 21 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time from Synchronous Clock Input ${ }^{[5]}$ | Com'l | 1 |  | 2.5 |  |  |  | ns |
|  |  | Mil |  |  | 2.5 |  | 2.5 |  |  |
| twh | Synchronous Clock Input High Time | Com'l | 7 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  |  |
| twL | Synchronous Clock Input Low Time | Com'1 | 7 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  |  |
| $t_{\text {RW }}$ | Asynchronous Clear Width | Com'l | 23 |  | 28 |  |  |  | ns |
|  |  | Mil |  |  | 28 |  | 33 |  |  |
| $t_{\text {tr }}$ | Asynchronous Clear Recovery Time | Com'l | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 35 |  |  |
| tro | Asynchronous Clear to Registered Output Delay | Com'l |  | 23 |  | 28 |  |  | ns |
|  |  | Mil |  |  |  | 28 |  | 33 |  |
| tPW | Asynchronous Preset Width | Com'I | 23 |  | 28 |  |  |  | ns |
|  |  | Mil |  |  | 28 |  | 33 |  |  |
| $t_{\text {PR }}$ | Asynchronous Preset Recovery Time | Com'l |  | 23 |  | 28 |  |  | ns |
|  |  | Mil |  |  |  | 28 |  | 38 |  |

External Synchronous Switching Characteristics ${ }^{[5]}$ Over Operating Range (Continued)

| Parameters | Description |  | CY7C344-20 |  | CY7C344-25 |  | CY7C344-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{tPO}^{\text {P }}$ | Asynchronous Preset to Registered Output Delay | Com'l |  | 23 |  | 28 |  |  | ns |
|  |  | Mil |  |  |  | 28 |  | 33 |  |
| $t_{\text {cF }}$ | Synchronous Clock to Local Feedback Input ${ }^{[11]}$ | Com'l |  | 4 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 13 |  |
| tP | External Synchronous Clock Period $\left(\mathrm{t}_{\mathrm{CO}_{1}}+\mathrm{t}_{\mathrm{s}}\right)$ | Com'l | 24 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 44 |  |  |
| $\mathrm{f}_{\text {MAX }} \mathbf{1}$ | External Maximum Frequency$\left(1 /\left(\mathrm{t}_{\mathrm{CO}_{1}}+\mathrm{t}_{\mathrm{s}}\right)\right)^{[12]}$ | Com'l | 41.6 |  | 33.3 |  |  |  | MHz |
|  |  | Mil |  |  | 33.3 |  | 22.7 |  |  |
| $\mathrm{f}_{\mathbf{M A X}} \mathbf{2}$ | Maximum Frequency with Internal Only Feedback $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[13]}$ | Com'l | 62.5 |  | 45.4 |  |  |  | MHz |
|  |  | Mil |  |  | 45.4 |  | 29.4 |  |  |
| $\mathrm{f}_{\text {MAX }} \mathbf{3}$ | Data Path Maximum Frequency, least of $1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right),\left(1 /\left(\mathrm{t}_{1}+\mathrm{t}_{\mathrm{H}}\right)\right)$ or $\left(1 / \mathrm{t}_{\mathrm{CO}_{1}}\right)^{[14]}$ | Com'l | 71.4 |  | 57.1 |  |  |  | MHz |
|  |  | Mil |  |  | 57.1 |  | 42.5 |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Register Toggle Frequency$1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{twL}^{(15]}\right.$ | Com'l | 71.4 |  | 62.5 |  |  |  | MHz |
|  |  | Mil |  |  | 62.5 |  | 50.0 |  |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time from Synchronous Clock Input ${ }^{[16]}$ | Com'1 | 3 |  | 3 |  |  |  | ns |
|  |  | Mil |  |  | 3 |  | 3 |  |  |

## Notes:

6. This parameter is the delay from an input signal applied to a dedicated input pin to a combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function.
7. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
8. This parameter is the delay associated with an input signal applied to a dedicated input pin to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
9. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output pin. This delay assumes expander terms are used to form the logic function and includes the worstcase expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
10. This specification is a measure of the delay from synchronous register clock input to internal feedback of the registered output signal to a combinatorial output for which the registered output signal is used as an input. This parameter assumes that no expanders are used in the logic of the combinatorial output and the register is synchronously clocked. This parameter is tested periodically by sampling production material.
11. This specification is a measure of the delay associated with the internal register feedback path. This delay plus the register setup time, $\mathrm{t}_{\mathrm{s}}$, is the minimum internal period for an internal state machine configuration. This parameter is tested periodically by sampling production material.
12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external only feedback can operate.
13. This specification indicates the guaranteed maximum frequency at which a state machine with internal only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as it is less than $1 / t_{\mathrm{CO}_{1}}$. This specification assumes no expander logic is used. This parameter is tested periodically by sampling production material.
14. This frequency indicates the maximum frequency at which the device may operate in data path mode (dedicated input pin to output pin). This assumes that no expander logic is used.
15. This specification indicates the guaranteed maximum frequency in synchronous mode, at which an individual output or buried register can be cycled by a clock signal applied to either a dedicated input pin or an I/O pin.
16. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.

R
Over Operating Range

| Parameters | Description |  | CY7C344-20 |  | CY7C344-25 |  | CY7C344-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{taCO}_{1}$ | Asynchronous Clock Input to Output Delay | Com'l |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| $\mathrm{taCO}_{2}$ | Asynchronous Clock Input to Local Feedback to Combinatorial Output ${ }^{[17]}$ | Com'1 |  | 38 |  | 46 |  |  | ns |
|  |  | Mil |  |  |  | 46 |  | 62 |  |
| $\mathrm{t}_{\mathrm{AS}}$ | Dedicated Input or Feedback Setup Time to Asynchronous Clock Input | Com'l | 9 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 12 |  | 15 |  |  |
| $\mathrm{t}_{\text {AH }}$ | Input Hold Time from Asynchronous Clock Input | Com'1 | 9 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 12 |  | 17.5 |  |  |
| $\mathrm{t}_{\text {AWH }}$ | Asynchronous Clock Input High Time | Com'1 | 15 |  | 20 |  |  |  | ns |
|  |  | Mil |  |  | 20 |  | 30 |  |  |
| $\mathrm{t}_{\text {AWL }}$ | Asynchronous Clock Input Low Time | Com'l | 15 |  | 20 |  |  |  | ns |
|  |  | Mil |  |  | 20 |  | 30 |  |  |
| $\mathrm{t}_{\mathrm{ACF}}$ | Asynchronous Clock to Local Feedback Input ${ }^{[18]}$ | Com'l |  | 18 |  | 21 |  |  | ns |
|  |  | Mil |  |  |  | 21 |  | 27 |  |
| $\mathrm{t}_{\mathrm{A} P}$ | External Asynchronous Clock Period $\left(\mathrm{t}_{\mathrm{ACO}_{1}}+\mathrm{t}_{\mathrm{AS}}\right)$ or $\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$ | Com'l | 30 |  | 40 |  |  |  | ns |
|  |  | Mil |  |  | 40 |  | 60 |  |  |
| $\mathrm{fmaxa}_{1}$ | External Maximum Frequency in Asynchronous Mode (1/tAP) ${ }^{[19]}$ | Com'l | 33.3 |  | 25.0 |  |  |  | MHz |
|  |  | Mil |  |  | 25.0 |  | 16.6 |  |  |
| $\mathrm{f}_{\text {MAXA }}{ }_{2}$ | Maximum Internal Asynchronous Frequency $1 /\left(t_{A C F}+t_{A S}\right){ }^{[22]}$ | Com'l | 33.3 |  | 25.0 |  |  |  | MHz |
|  |  | Mil |  |  | 25.0 |  | 16.6 |  |  |
| $\mathrm{fmaXA}_{3}$ | Data Path Maximum Frequency in Asynchronous Mode ${ }^{[21]}$ | Com'l | 33.3 |  | 25.0 |  |  |  | MHz |
|  |  | Mil |  |  | 25.0 |  | 16.6 |  |  |
| $\mathrm{fmaXA}_{4}$ | Maximum Asynchronous Register Toggle Frequency $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)^{[20]}$ | Com'l | 33.3 |  | 25.0 |  |  |  | MHz |
|  |  | Mil |  |  | 25.0 |  | 16.6 |  |  |
| ${ }^{\text {taOH }}$ | Output Data Stable Time from Asynchronous Clock Input ${ }^{[23]}$ | Com'1 | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  |  |

## Notes:

17. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the registered output sig. nal to a combinatorial output for which the registered output signal is used as an input. Assumes no expanders are used in logic of combinatorial output or the asynchronous clock input. This parameter is tested periodically by sampling production material.
18. This specification is a measure of the delay associated with the internal register feedback path for an asynchronously clocked register. This delay plus the asynchronous register setup time, $t_{A S}$, is the minimum internal period for an asynchronously clocked state machine configuration. This delay assumes no expander logic in the asynchronous clock path. This parameter is tested periodically by sampling production material.
19. This parameter indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that no expander logic is employed in the clock signal path or data input path.
20. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to either a dedicated input or an I/O pin.
21. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode. If this frequency is less than $1 / \mathrm{t}_{\mathrm{ACO}}^{1}$ or $1 /\left(\mathrm{t}_{\mathrm{AH}}+\mathrm{t}_{\mathrm{AS}}\right)$. It also indicates the maximum frequency at which the device may operate in the asynchronously clocked data path mode. Assumes no expander logic is used.
22. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{ACO}}^{1} 1$. This specification assumes no expander logic is utilized. This parameter is tested periodically by sampling production material.
23. This parameter indicates the minimum time that the previous register output data is maintained on the output pin after an asynchronous register clock input to an external dedicated input or I/O pin.

## Switching Waveforms

## External Combinatorial



## External Synchronous



## External Asynchronous



Internal Switching Characteristics ${ }^{[22]}$ Over Operating Range

| Parameters | Description |  | CY7C344-20 |  | CY7C344-25 |  | CY7C344-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {tin }}$ | Dedicated Input Pad and Buffer Delay | Com'l |  | 5 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 11 |  |
| tio | I/O Input Pad and Buffer Delay | Com'l |  | 5 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 11 |  |
| tExP | Expander Array Delay | Com'l |  | 10 |  | 15 |  |  | ns |
|  |  | Mil |  |  |  | 15 |  | 23 |  |
| $t_{\text {LAD }}$ | Logic Array Data Delay | Com'l |  | 9 |  | 10 |  |  | ns |
|  |  | Mil |  |  |  | 10 |  | 12 |  |
| ${ }^{\text {L LAC }}$ | Logic Array Control Delay | Com'l |  | 7 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 7 |  |
| tod | Output Buffer and Pad Delay ${ }^{[24]}$ | Com'l |  | 5 |  | 5 |  |  | ns |
|  |  | Mil |  |  |  | 5 |  | 5 |  |
| $\mathrm{t}_{\mathrm{ZX}}$ | Output Buffer Enable Delay ${ }^{[25]}$ | Com'l |  | 8 |  | 11 |  |  | ns |
|  |  | Mil |  |  |  | 11 |  | 17 |  |
| ${ }^{\text {t }} \mathrm{XZ}$ | Output Buffer Disable Delay ${ }^{[26]}$ | Com'1 |  | 8 |  | 11 |  |  | ns |
|  |  | Mil |  |  |  | 11 |  | 17 |  |
| $\mathrm{t}_{\text {RSU }}$ | Register Setup Time Relative to Clock Signal at Register | Com'l | 5 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 14 |  |  |
| trH | Register Hold Time Relative to Clock Signal at Register | Com'1 | 9 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 12 |  | 18 |  |  |
| ${ }^{\text {t }}$ LATCH | Flow Through Latch Delay | Com'l |  | 1 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 7 |  |
| $\mathrm{t}_{\mathrm{RD}}$ | Register Delay | Com'l |  | 1 |  | 1 |  |  | ns |
|  |  | Mil |  |  |  | 1 |  | 1 |  |
| $\mathrm{t}_{\text {COMB }}$ | Transparent Mode Delay ${ }^{[27]}$ | Com'1 |  | 1 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 7 |  |
| ${ }^{\text {t }}$ CH | Clock High Time | Com'l | 7 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 9 |  |  |
| ${ }^{\text {t }}$ CL | Clock Low Time | Com'l | 7 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 9 |  |  |
| ${ }^{\text {IIC }}$ | Asynchronous Clock Logic Delay | Com'l |  | 8 |  | 10 |  |  | ns |
|  |  | Mil |  |  |  | 10 |  | 12 |  |
| $\mathrm{t}_{\text {ICS }}$ | Synchronous Clock Delay | Com'l |  | 2 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 5 |  |
| $\mathrm{t}_{\mathrm{FD}}$ | Feedback Delay | Com'l |  | 1 |  | 1 |  |  | ns |
|  |  | Mil |  |  |  | 1 |  | 1 |  |
| tPRE | Asynchronous Register Preset Time | Com'l |  | 6 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 15 |  |
| ${ }_{\text {t }}^{\text {CLR }}$ | Asynchronous Register Clear Time | Com'l |  | 6 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 15 |  |
| ${ }^{\text {tPCW }}$ | Asynchronous Preset and Clear Pulse Width | Com'l | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 9 |  |  |
| tPCR | Asynchronous Preset and Clear Recovery Time | Com'l | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 9 |  |  |

## Notes:

24. toD is specified with $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$.
25. $\mathrm{t}_{\mathrm{ZX}}$ is specified with $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$. Sample tested only for an output change of 500 mV .
26. $t_{X Z}$ is specified with $C_{L}=5 \mathrm{pF}$.
27. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.

## Switching Waveforms

## Internal Combinatorial



## Internal Asynchronous



Internal Synchronous (Input Path)


## Switching Waveforms (Continued)

## Internal Synchronous (Output Path)



## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 20 | CY7C344-20PC | P21 | Commercial |
|  | CY7C344-20DC | D22 |  |
|  | CY7C344-20WC | W22 |  |
|  | CY7C344-20HC | H64 | Commercial |
|  | CY7C344-20JC | J64 |  |
| 25 | CY7C344-25PC | P21 |  |
|  | CY7C344-25DC | D22 |  |
|  | CY7C344-25WC | W22 |  |
|  | CY7C344-25HC | H64 | Military |
|  | CY7C344-25JC | J64 |  |
|  | CY7C344-25HMB | H64 |  |
|  | CY7C344-25WMB | W22 |  |
| 35 | CY7C344-35HMB | H64 |  |
|  | CY7C344-35WMB | W22 |  |

Document \#: 38-00127

## Features

- High speed: $\mathbf{1 2 5} \mathbf{~ M H z}$ conditional state control sequence generation
- Multiple, concurrent processes
- Multiway branch or join
- Full input field decode
- 32 synchronous macrocells
- Skew-controlled, OR output array
- Outputs are sum of states like PLA
- 3 ns skew
- Metastable hardened input registers
- 10 year MTBF metastable
- Configurable as $\mathbf{0 , 1}$ or 2 stages
- Clock enables on all input registers
- 8 to 12 inputs, 10 to 14 outputs, 1 clock
- Programmable clock doubler and conditioner
- 'Squares up' input clock
- Security fuse
- Space saving 28 pin slim-line DIP package; also available in 28 pin PLCC
- Low power "L" versions - $\mathbf{1 5 0} \mathbf{~ m A}$ max at 125 MHz
- UV-erasable and reprogrammable
- Programming and operation $100 \%$ testable


## Product Characteristics

The CY7C361 is a CMOS erasable, programmable logic device (EPLD)

## Ultra High Speed State

 Machine EPLDwith very high speed sequencing and arbitration capabilities.
Applications include: cache and I/O subsystem control for high speed microprocessor based systems, control of high speed numeric processors, and control of asynchronous systems including dataflow organizations.
An onboard clock doubler and conditioning circuit allows the device to operate at 125 MHz based on a 62.5 MHz input reference. The same circuit guards against asymmetric clock waveforms and thus allows for the use of a clock with an imperfect duty cycle. The CY7C361 has two arrays which serve in function similar to the arrays in a PLA except that the registers are placed between the two arrays and the long feedback path of the PLA is eliminated.

## Block Diagram



## LCC, PLCC and HLCC Pinout



0165-21

## Selection Guide

| Generic Part Number | $\mathbf{I C C O}_{\text {mA }}$ at $\mathrm{f}_{\text {MAX }}$ |  |  |  | $\mathbf{f m a x ~}_{\text {M }} \mathbf{M H z}$ |  | $\mathrm{t}_{\text {IS }} \mathrm{ns}$ |  | tcons |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com | Com "L" | Mil | Mil "L" | Com | Mil | Com | Mil | Com | Mil |
| CY7C361-125 | 200 | 150 |  |  | 125.0 |  | 2 |  | 15 |  |
| CY7C361-100 | 200 | 150 | 200 | 150 | 100.0 | 100.0 | 3 | 3 | 19 | 19 |
| CY7C361-83 |  | 150 |  | 150 | 83.3 | 83.3 | 5 | 5 | 23 | 23 |
| CY7C361-66 |  | 150 |  | 150 | 66.6 | 66.6 | 5 | 5 | 25 | 25 |

## Product Characteristics (Continued)

In the CY7C361, the state information is contained in 32 macrocells sandwiched between the input and output arrays. The current state information is fed back in time to keep up with the 125 MHz operating frequency.
The output array performs an OR function over the state macrocell outputs. The signals from the output array are connected to 14 outputs; in addition they are connected to 3 groups of input macrocells to act as clock enables.

## Input Macrocells

The CY7C361 has 12 input macrocells. Each macrocell can be configured to have 0,1 or 2 registers in the path of the input data. In the configuration where there is no input register, the setup time requirement is largest. In the single register configuration, the setup time is less than half. The double register configuration is used for asynchronous inputs.


Figure 1. Input Macrocell

## Input Register Enables

The input macrocells are divided into 3 groups, each of which has a register clock enable signal coming from the output array. The purpose of the enable signal is to allow the inputs to be sampled at times controlled by the state of the device.
There is one enable signal per group of input macrocells. The assignment of enable signal node numbers to input macrocell groups is as follows:

| Input Nodes | Enable Node |
| :--- | :---: | :---: |
| $3,5,6,9$ | 29 |
| $10,11,12,13$ | 30 |
| $1,2,14,15$ | 31 |

When the enable node is true, data is clocked into the registers of the input macrocells on the rising edge of the internal global clock.

## Metastable Immunity

A high level of metastable immunity is afforded in the double register configuration. The CY7C361 input registers are of fast CMOS and resolve inputs in a minimal amount of time. With all inputs switching at the maximum frequency, one metastable event capable of violating the setup time window of the second input register occurs every 10 years. The probability of failure for the configured state machine is much lower than this calculation suggests, because there are more registers in the device and thus more decision time is allowed. No state machine failures due to metastable phenomena will be observed if the maximum frequency and double register operating mode are used.
The CY7C361 is thus a superior device for constructing state machines requiring arbitration.

## Input Array

The input array has 41 condition decoders: one global reset decoder, 8 local reset decoders, and 32 macrocell decoders.

The array has 44 true/complement inputs or 88 inputs in total; for speed reasons, the feedback signals are folded.
Folding or partitioning of the feedback part of the array reduces the number of inputs per decoder to 56. Because of the way the feedback signals are used, this array reduction has minimal impact on utility.
The CY7C361 condition decoder is shown in Figure 2. In a conventional PLA or PAL device, only PRODUCT 1 would be present in the first array and the output and feedback would be encoded by a second programmable or fixed OR array. The speed of state machines made from these conventional devices is limited mainly by the feedback path.


0165-4
Figure 2. Condition Decoder
The condition decoder of the CY7C361 forms a product of a product and a sum over the input field. Since there is immediate feedback information in the input field, multiway fork and join operations can be performed using this type of condition decoder. State transitions can be made in half the time because there is no "state encoding" delay.

## State Machine Macrocells



0165-5
Figure 3. CY7C361 Macrocell
The CY7C361 has 32 state macrocells. The state macrocells each have a single condition decode and share a common clock and global reset condition. For each 4 macrocell group there is a local reset condition.


Figure 4. Start Configuration

## Product Characteristics (Continued)

There are 3 macrocell configurations, named START, TERMINATE and TOGGLE. The purpose of the START configuration is to create a "token" based on a condition decode. The purpose of the TERMINATE configuration is to capture a token and maintain it until a particular condition is decoded, then terminate the token. The TOGGLE configuration is used to make counters.
The start configuration creates a token at the leading edge of the condition decode or C_IN. The token is represented by a true output on the macrocell register going to the output array and back as feedback to the input array. The CY7C361 consists of multiple machines or processes running concurrently, each with zero, one or more tokens active at a given time. As the output field is independent, the programmed pattern in the two arrays is one to one translatable to microcode. The microcode is concurrent in operation.
In addition to the main register going to the array, there is an R-S latch in the feedback path. The purpose of the R-S latch is to convert the input condition to a pulse.
In operation, the start macrocell starts from a reset condition (array input = FALSE). When a condition decode "fires" or a token carries in (C_IN), the register output (Q going to array) goes true for exactly one cycle. The OR of the condition decode and the C_IN signal must go FALSE before the start configuration can "fire" again.
Configuration bit C2 is used in all state macrocells to select C_IN to be active $(\mathrm{C} 2=0)$ or inactive $(\mathrm{C} 2=1)$.
For the topmost macrocell (N32), the C2 bit is used to specify a reset option. If the bit is ' 0 ', then for the cycle immediately following a reset, the C_IN for this macrocell will be true. At all other times, or if the C2 bit is ' 1 ', the C_IN signal will remain false. Note that this option facilitates efficient startup of state machines.

$\mathrm{C} 0, \mathrm{C} 1=1,0:$ TERMINATE
0165-7
Figure 5. Terminate Configuration
Figure 5 shows the terminate configuration which is used to maintain state tokens until a condition occurs.
In operation, the terminate configuration "captures" a token via C-IN and the OR gate. The condition decode is normally false or 0 so the token circulates and the register stays set. When the condition decode "fires", the register resets.
The third configuration, TOGGLE, is for counting and signalling. If the condition decode or the C_IN signal is true, then the register will toggle. The TOGGLE configuration is intended to make counters and state machines with simple control requirements.

$\mathrm{C} 0, \mathrm{C} 1=11$ : TOGGLE
0165-8

## Figure 6. Toggle Configuration

There is one local reset signal for each group of 4 macrocells. The local reset condition decoders will only work with TOGGLE configurations.

## The Output Section

There are 3 types of outputs: normal, bidirectional and Mealy. All 3 types can function as normal outputs, but two types-the bidirectional type and the Mealy type-can be used for other purposes. The bidirectional type can be used as an input and the Mealy type can be used as a fast combinational output.
The different types of output structures are shown in Figure 7. Note that the only output type that has configuration information to be programmed is the Mealy type.


0165-9
Figure 7. Output Types
A normal output signal from the device is a boolean sum of a subset of the macrocell outputs. The subset selection is programmed into the output array. The number of state machines in the device, and the output mappings of each are determined by the user. The architecture is thus "horizontally divisible" and offers advantages in coding efficiency and event response time over the non-divisible architectures found in most PLA and sequencer types.
A normal output pin is low asserted. The output gate performs an OR function over the flip-flop outputs of the state macrocells. The OR function includes only the outputs which are programmably connected to the OR line in the output array. When none of the connected state macrocell flip-flops are in the true or set condition, the output is high.

## Product Characteristics (Continued)

If any connected macrocell flip-flop is asserted (or true) then the OR gate function is true and the output pin is low. Forcing a false condition is easily accomplished by not connecting any state macrocells to the OR line. To force a true condition, line 33 (labelled $\mathrm{V}_{\mathrm{CC}}$ ) is included in the output array. Any OR line connected to line 33 will be permanently true which will cause a normal output to be low.
The bidirectional outputs are I/O pins which may be used as either inputs or outputs. Under state machine control, these pins may be tristated and used as inputs or outputs depending on how the OE term is programmed.
Each bidirectional output has an OE or output enable control and an associated input path to the first array. The OE control is an OR term from the output array which enables the output when the OR function is true. Thus, an OE
which has its OR term connected to line 33 will turn the output on permanently.
The Mealy outputs are designed to implement the fastest possible path between an input to the device and an output. Functions are available which combine the OR term and an input signal. These functions, XOR, AND, and OR, with true or negated assertion levels, are useful for data strobes and semaphore operations where signalling occurs depending on the state, but independent of a signal transition.
The AND and OR functions can be used to gate data strobe signals by the state. The XOR function can be used to implement 2 cycle signalling, which is used in self-timed systems to minimize signalling delays. If these functions are not needed, then the Mealy outputs can be configured as normal outputs.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (DIP Pins 7 or 22 to Pins 8, 21 or 23) | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Voltage Applied to Outputs in High Z State. . . . . . . . . . . . . . | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs During Programming | . 0.0 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| DC Programming Voltage | 13.0 V |

Output Current into Outputs (Low) . . . . . . . . . . . . . 8 mA
UV Exposure $.7258 \mathrm{Wsec} / \mathrm{cm}^{2}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015.2)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over Operating Range

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed HIGH Input, All Inputs ${ }^{[1]}$ |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed LOW Input, All Inputs ${ }^{\text {[1] }}$ |  |  | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  | $-10$ | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CC }}$ |  | -40 | 40 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[2]}$ |  | -30 | -110 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathbf{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ <br> Outputs Open, <br> Operating at $f=f_{\text {MAX }}$ | Commercial "L" |  | 150 | mA |
|  |  |  | Military "L" |  |  |  |
|  |  |  | Commercial |  | 200 | mA |
|  |  |  | Military |  |  |  |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
$=$

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT
OUTPUT $O-\underbrace{167 \Omega} \longrightarrow 1.73 \mathrm{~V}$
Figure 8b

0165-15

## Switching Characteristics ${ }^{\text {[7] }}$

| Parameters | Description | Commercial |  |  |  |  |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -125 |  | -100 |  | -83 |  | -66 |  | -100 |  | -83 |  | -66 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {PD } 11 ~}{ }^{[13]}$ | Input to Mealy Output Delay | 2 | 9 | 2 | 11 | 2 | 12 | 2 | 15 | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| $\mathrm{tPD} 2^{\text {[14] }}$ | Input to Mealy Output Delay | 2 | 8 | 2 | 10 | 2 | 11 | 2 | 14 | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| $\mathrm{t}_{\mathrm{CO1}}{ }^{[3,13]}$ | Clock to Output Delay | 5 | 15 | 5 | 19 | 5 | 23 | 5 | 25 | 5 | 19 | 5 | 23 | 5 | 25 | ns |
| $\mathrm{t}_{\mathrm{CO} 2}{ }^{[3,14]}$ | Clock to Output Delay | 5 | 14 | 5 | 18 | 5 | 22 | 5 | 24 | 5 | 18 | 5 | 22 | 5 | 24 | ns |
| $\mathrm{t}_{\mathrm{CM} 1}{ }^{[3,13]}$ | Clock to Mealy Output Delay | 5 | 17 | 5 | 20 | 5 | 25 | 5 | 28 | 5 | 21 | 5 | 25 | 5 | 28 | ns |
| $\mathrm{t}_{\mathrm{CM} 2}{ }^{[3,14]}$ | Clock to Mealy Output Delay | 5 | 16 | 5 | 19 | 5 | 24 | 5 | 27 | 5 | 20 | 5 | 24 | 5 | 27 | ns |
| $\mathrm{t}_{\text {IS }}{ }^{[3]}$ | Input Register Input Set Up Time | 2 |  | 3 |  | 5 |  | 5 |  | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathbf{H}}{ }^{[3]}$ | Input Register Input Hold Time | 3 |  | 4 |  | 5 |  | 5 |  | 4 |  | 5 |  | 5 |  | ns |
| $\mathrm{ts}^{[3,4]}$ | State Register Input Set Up Time | 7 |  | 9 |  | 12 |  | 14 |  | 9 |  | 12 |  | 14 |  | ns |
| $\mathrm{t}_{\mathbf{H}}{ }^{[3,4]}$ | State Register Input Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{twH}^{[6]}$ | Input Clock Pulse Width HIGH | 6 |  | 7 |  | 9 |  | 11 |  | 7 |  | 9 |  | 11 |  | ns |
| ${ }_{\text {twL }}{ }^{[6]}$ | Input Clock <br> Pulse Width LOW | 6 |  | 7 |  | 9 |  | 11 |  | 7 |  | 9 |  | 11 |  | ns |
| $\mathrm{tSO}^{13,11]}$ | Output Skew |  | 4 |  | 5 |  | 6 |  | 6 |  | 5 |  | 6 |  | 6 | ns |
| $\mathrm{tSO}_{2}{ }^{[3,12]}$ | Output Skew |  | 3 |  | 4 |  | 5 |  | 5 |  | 4 |  | 5 |  | 5 | ns |
| $\mathrm{t}_{\text {SM } 1}[3,15]$ | Mealy Output Skew |  | 4 |  | 5 |  | 6 |  | 6 |  | 5 |  | 6 |  | 6 | ns |
| $\mathrm{tSM} 2{ }^{\text {[ }}$, 16$]$ | Mealy Output Skew |  | 3 |  | 4 |  | 5 |  | 5 |  | 4 |  | 5 |  | 5 | ns |
| $\mathrm{f}_{\mathrm{MAX}}{ }^{[5]}$ | Output Maximum Frequency | 125.0 |  | 100.0 |  | 83.3 |  | 66.6 |  | 100.0 |  | 83.3 |  | 66.6 |  | MHz |
| $\mathrm{t}_{\text {CER }}{ }^{[3,7]}$ | Clock to Output Disable Delay |  | 16 |  | 20 |  | 22 |  | 25 |  | 20 |  | 22 |  | 25 | ns |
| $\mathrm{t}_{\text {CEA }}{ }^{[3,8,9]}$ | Clock to Output Enable Delay |  | 16 |  | 20 |  | 22 |  | 25 |  | 20 |  | 22 |  | 25 | ns |

## Notes:

3. Minimum clock pulse width 8 ns Commercial, 10 ns Military for measurement. Periodically sampled.
4. Input register bypassed.
5. Input clock frequency is $1 / 2$ f MAX when clock doubler is used.
6. The clock input is tested to accommodate a $60 / 40$ duty cycle waveform at the maximum frequency.
7. Output reference point on AC measurements is 1.5 V , except as noted in Figure 12:
$t_{\text {CER }}(-)$ negative going is measured at $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$.
$\mathbf{t}_{\mathrm{CER}}(+)$ positive going is measured at $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$.
8. R 1 is disconnected for $\mathrm{t}_{\mathrm{CEA}(+)}$ ) positive going (open circuited). (See Figures $8 a$ and $8 b$ ).
9. R2 is disconnected for tCEA(-) negative going (open circuited). (See Figures $8 a$ and $8 b$ ).
10. Figure $8 a$ test load is used for all parameters except $t_{\text {CEA }}$ and t CER . Figure $8 b$ test load is used for $\mathrm{t}_{\text {CEA }}$ and $\mathrm{t}_{\text {CER }}$.
11. This parameter specifies the maximum allowable $t_{C O}$ clock to output delay difference, or skew, between any two outputs triggered by the same clock edge with all other device outputs changing state within the same clock cycle
12. This parameter specifies the maximum allowable $t_{\text {CO }}$ clock to output delay difference, or skew, between any two outputs triggered by the same clock edge with only the two device outputs changing state within the same clock cycle.
13. This specification is guaranteed for the worst case programmed pattern for which all device outputs are changing state on a given access or clock cycle.
14. This specification is guaranteed for two or fewer outputs changing state in a given access or clock cycle.
15. This parameter specifies the maximum allowable tPD difference between any two mealy outputs triggered by the same or simultaneous input signals with all other device outputs changing state within the same access or clock cycle.
16. This parameter specifies the maximum allowable $t_{P D}$ difference between any two mealy outputs triggered by the same or simultaneous input signals with only the two device outputs changing state within the given access cycle.


0165-12
Figure 10. AC Timing Waveforms


Figure 11a. CY7C361 Block Diagram (Upper Half)


Figure 11b. CY7C361 Block Diagram (Lower Half)
Output Waveform—Measurement Level

Figure 12. Test Waveforms

## Ordering Information

| $\mathrm{I}_{\mathbf{C C}} \mathbf{m A}$ | $\mathrm{f}_{\text {MAX }} \mathbf{M H z}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 200 | 125.0 | CY7C361-125PC | P21 | Commercial |
|  |  | CY7C361-125WC | W22 |  |
|  |  | CY7C361-125JC | J64 |  |
|  |  | CY7C361-125HC | H64 |  |
| 150 | 125.0 | CY7C361L-125PC | P21 | Commercial |
|  |  | CY7C361L-125WC | W22 |  |
|  |  | CY7C361L-125JC | J64 |  |
|  |  | CY7C361L-125HC | H64 |  |
| 200 | 100.0 | CY7C361-100PC | P21 | Commercial |
|  |  | CY7C361-100WC | W22 |  |
|  |  | CY7C361-100JC | J64 |  |
|  |  | CY7C361-100HC | H64 |  |
| 150 | 100.0 | CY7C361L-100PC | P21 | Commercial |
|  |  | CY7C361L-100WC | W22 |  |
|  |  | CY7C361L-100JC | J64 |  |
|  |  | CY7C361L-100HC | H64 |  |
| 200 | 100.0 | CY7C361-100WMB | W22 | Military |
|  |  | CY7C361-100DMB | D22 |  |
|  |  | CY7C361-100QMB | Q64 |  |
|  |  | CY7C361-100LMB | L64 |  |
|  |  | CY7C361-100HMB | H64 |  |
| 150 | 100.0 | CY7C361L-100WMB | W22 | Military |
|  |  | CY7C361L-100DMB | D22 |  |
|  |  | CY7C361L-100QMB | Q64 |  |
|  |  | CY7C361L-100LMB | L64 |  |
|  |  | CY7C361L-100HMB | H64 |  |
| 150 | 83.3 | CY7C361L-83PC | P21 | Commercial |
|  |  | CY7C361L-83WC | W22 |  |
|  |  | CY7C361L-83JC | J64 |  |
|  |  | CY7C361L-83HC | H64 |  |
| 150 | 83.3 | CY7C361L-83WMB | W22 | Military |
|  |  | CY7C361L-83DMB | D22 |  |
|  |  | CY7C361L-83QMB | Q64 |  |
|  |  | CY7C361L-83LMB | L64 |  |
|  |  | CY7C361L-83HMB | H64 |  |
| 150 | 66.6 | CY7C361L-66PC | P21 | Commercial |
|  |  | CY7C361L-66WC | W22 |  |
|  |  | CY7C361L-66JC | J64 |  |
|  |  | CY7C361L-66HC | H64 |  |
| 150 | 66.6 | CY7C361L-66WMB | W22 | Military |
|  |  | CY7C361L-66DMB | D22 |  |
|  |  | CY7C361L-66QMB | Q64 |  |
|  |  | CY7C361L-66LMB | L64 |  |
|  |  | CY7C361L-6HMB | H64 |  |

Document \#: 38-00106-A

## Introduction

PLDs or Programmable Logic Devices provide an attractive alternative to logic implemented with discrete devices. Because the primary requirements for this logic has been to provide high performance and increased functional density, in the past all programmable logic functions have been implemented in a bipolar technology. Bipolar technology uses a fuse for the programming mechanism. The fuses are intact when the product is delivered to the user, and may be programmed once, then read and used indefinitely. The fuses are literally blown using a high current supplied by a programming system. Programming or blowing a fuse is a one time event; once blown, the fuse is forever open. Therefore, a fuse cannot be tested to see that it will blow or program properly before it is delivered to the user. This difficulty in testing fuses for programming results in less than $100 \%$ programming yield in the field. The failures can be placed into three categories.
A certain percentage of the product simply fails to program. These devices are easily identified, and may be returned for replacement. A small percentage of the product will program and verify correctly, but fail to function properly as a logic element. This can happen because, without programming each location, the connection between the programmed cell and the logic it is to control cannot be verified. Some programmers can test for this condition through the use of a set of test vectors for each unique code or part. Additional material will be lost, however, even if a structured set of test vectors is used due to the device functioning too slowly. This failure is much more subtle and can only be found by $100 \% \mathrm{AC}$ testing of the programmed device, or worse yet by troubleshooting an assembled board or system.
Cypress PLDs use an EPROM programming mechanism. This technology has been available since the early 1970's, however, as with most MOS technologies, the emphasis has been on density, not performance. CMOS at Cypress is as fast as or faster than Bipolar and, coupled with EPROM programming, offers a viable alternative to bipolar programmable logic from a performance point of view. In addition, CMOS EPROM technology offers other overwhelming advantages. EPROM cells are programmed by injecting charge on an electrically isolated gate which causes the transistor to be permanently turned off. This mechanism may be reversed by irradiating the cell with ultraviolet light. This feature totally changes the testing philosophy and provides a new feature for the user. All programmable cells may now be tested by the manufacturer prior to delivery to the customer. This provides an easy methodology to certify programming, functionality, and performance. With built in test arrays, functionality and performance may be tested even if the device is packaged in a non-windowed package. Devices packaged in a windowed package may be programmed and erased indefinitely, providing the designer a tool for the development of his logic without throwing away devices that are programmed incorrectly as the design proceeds.

## Programmable Technology

## EPROM Process Technology

EPROM technology employs a floating or isolated gate between the normal control gate and the source/drain region of a transistor. This gate may be charged with electrons during the programming operation, permanently turning off the transistor. The state of the floating gate, charged or uncharged, is permanent because the gate is isolated in an extremely pure oxide. The charge may be removed if the device is irradiated with ultraviolet energy in the form of light. This ultraviolet light allows the electrons on the gate to recombine and discharge the gate. This process is repeatable and therefore can be used during the processing of the device, repeatedly if necessary, to assure programming function and performance.

## Two Transistor Cells

In order to provide an EPROM cell that is as fast as the fuse technology employed in bipolar processes, Cypress uses a two transistor EPROM cell. One transistor is optimized for reliable programming, and one transistor is optimized for high speed. The floating gates are connected such that charge injected on the floating gate of the programming transistor is conducted to the read transistor biasing it off.

## Programming Algorithm <br> Byte Addressing and Programming

All Cypress Programmable Logic Devices are addressed and programmed on BYTE or EXTENDED BYTE basis where an EXTENDED BYTE is a field that is as wide as the output path of the device. Each device or family of devices has a unique address map which is available in the product data sheet. Each BYTE or EXTENDED BYTE is written into the addressed location from the pins that serve as the output pins in normal operation. To program a cell, a " 1 " or HIGH is placed on the input pin and a " 0 " or LOW is placed on pins corresponding to cells that are not to be programmed. Data is also read from these pins in parallel for verification after programming. A " 1 " or HIGH during program verify operation indicates an unprogrammed cell, while a " 0 " or LOW indicates that the cell accessed has been programmed.

## Blank Check

Before programming, all Programmable Logic Devices may be checked in a conventional manner to determine that they have not been previously programmed. This is accomplished in a program verify mode of operation by reading the contents of the array. During this operation, a " 1 " or HIGH output indicates that the addressed cell is unprogrammed, while a " 0 " or LOW indicates a programmed cell.

## Programming The Data Array

Programming is accomplished by applying a supervoltage to one pin of the device causing it to enter the programming mode of operation. This also provides the programming voltage for the cells to be programmed. In this mode of operation, the address lines of the device are used to address each location to be programmed, and the data is presented on the pins normally used for reading the contents of the device. Each device has a READ/WRITE pin in the programming mode. This signal causes a write operation when switched to a supervoltage, and a read operation when switched to a logic " 0 " or LOW. In the logic HIGH state " 1 " the device is in a program inhibit condition and the output pins are in a high impedance state. During a WRITE operation, the data on the output pins is written into the addressed array location. In a READ operation the contents of the addressed location are present on the output pins and may be verified. Programming therefore is accomplished by placing data on the output pins, and writing it into the addressed location. Verification of data is accomplished by examining the information on the output pins during a READ operation.
The timing for actual programming is supplied in the unique programming specification for each device.

## Phantom Operating Modes

All Cypress Programmable Logic Devices contain a PHANTOM ARRAY for post assembly testing. This array is accessed, programmed and operated in a special PHANTOM mode of operation. In this mode, the normal array is disconnected from control of the logic, and in its place the PHANTOM ARRAY is connected. In normal operation the PHANTOM ARRAY is disconnected and control is only via the normal array. This special feature allows every device to be tested for both functionality and performance after packaging and, if desired, by the user before programming and use. The PHANTOM modes are entered through the use of supervoltages and are unique for each device or family of devices. See specific data sheets for details.

## Special Features

Cypress Programmable Logic devices, depending on the device, have several special features. For example the security mechanism defeats the verify operation and therefore secures the contents of the device against unauthorized tampering or access. In advanced devices such as the PAL C 22V10, PLD C 20G10, and the CY7C330 the MACROCELLs are programmable through the use of the architecture bits. This allows the user to more effectively tailor the device architecture to his unique system requirements. These features are also programmed through the use of EPROM cells. Specific programming is detailed in the device data sheet.

## Programming Support

Programming support for Cypress CMOS Programmable Logic Devices is available from a number of programmer manufacturers, some of which are listed as follows. The hardware module version number listed is the earliest version qualified by Cypress. Any subsequent version is also qualified unless otherwise specifically noted.

Data I/O Corporation
10525 Willows Rd. N.E.
P.O. Box 97046

Redmond, WA
98073-9746
(206) 881-6444

| Data I/O 29B LOGICPAK VO4 |  |  |  | Adapters: |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | PT | Generic |
| Cypress Part Number | Generic Part Number | Family Code and Pinout |  | 303A-009 Revision | 303A-011A/B Revision |
| PALC16R8 | 16R8 | 28 | 24 | V03 | V01 |
| PALC16R6 | 16R6 | 28 | 24 | v03 | V01 |
| PALC16R4 | 16R4 | 28 | 24 | v03 | V01 |
| PALC16L8 | 16L8 | 28 | 17 | V03 | v01 |
| PALC22V10 | 22V10 | 28 | 28 | V04 | V01 |
| PLDC20G10 | 20G10 | 28 | 56 | V04 | V01 |
| PLDC20G10 | 20R4 | 28 | 65 | V04 | V02 |
| PLDC20G10 | 20R6 | 28 | 66 | V04 | V02 |
| PLDC20G10 | 20R8 | 28 | 27 | v04 | V02 |
| PLDC20G10 | 20L8 | 28 | 26 | v04 | v01 |
| PLDC20G10 | 20 L 10 | 28 | 6 | V04 | V01 |
| PLDC20G10 | 20L2 | 28 | 5 | V04 | v02 |
| PLDC20G10 | 18L4 | 28 | 4 | V04 | V01 |
| PLDC20G10 | 16L6 | 28 | 3 | V04 | V01 |
| PLDC20G10 | 14L8 | 28 | 2 | V04 | v01 |
| PLDC20G10 | 12L10 | 28 | 1 | V04 | v01 |
| CY7C330 | 7C330 | 28 | 1A | V06 | V01 |


| Data I/O Model 60A, 60H |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout | Revision |  |
| PALC16R8 | 16R8 | 28 | 24 | V05 |
| PALC16R6 | 16 R 6 | 28 | 24 | V05 |
| PALC16R4 | 16 R 4 | 28 | 24 | V05 |
| PALC16L8 | 1688 | 28 | 17 | V05 |
| PALC22V10 | 22V10 | 28 | 28 | V08 |
| PLDC20G10 | 20G10 | 28 | 56 | V08 |


| Data I/O Unisite |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout | Revision |  |
| PALC16R8 | 16R8 |  | 2.0 |  |
| PALC16R6 | 16R6 |  | 2.0 |  |
| PALC16R4 | 16R4 |  | 2.0 |  |
| PALC16L8 | $16 L 8$ |  | 2.0 |  |
| PALC2V10 | 22 V10 | Menu | 2.0 |  |
| PLDC20G10 | 20G10 | Driven | 2.0 |  |
| CY7C331 | 7 C331 |  | 2.71 |  |
| CY10E301 | $16 P 8$ |  | 2.5 |  |
| CY100E301 | $16 P 8$ |  | 2.5 |  |
| CY10E302 | $16 P 4$ |  | 2.5 |  |
| CY100E302 | $16 P 4$ |  | 2.5 |  |

Stag Microsystems
1600 Wyatt Dr.
Santa Clara, CA 95054
(408) 988-1118

STAG ZL32 Rev. 30A03

| STAG PPZ Zm2200 Rev. 18 <br> ZL32 Rev. 30A03 |  |  |
| :---: | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout |
| PALC16R8 | 16R8 |  |
| PALC16R6 | 16R6 | Menu |
| PALC16R4 | 16R4 | Driven |
| PALC16L8 | 16L8 |  |
| PALC22V10 | 22V10 |  |

Cypress Semiconductor Inc.
3901 North First Street
San Jose, CA 95134
(408) 943-2600

| Cypress CY3000 QuickPro Rev. PLD 2.8 |  |  |  |
| :--- | :---: | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout |  |
| PALC16R8 | 16R8 |  |  |
| PALC16R6 | 16R6 |  |  |
| PALC16R4 | 16R4 |  |  |
| PALC16L8 | 16L8 |  |  |
| PALC22V10 | 22V10 |  |  |
| PALC22V10B | 22V10 |  |  |
| PLDC20G10(B) | 20G10 |  |  |
| PLDC20G10(B) | 20R4 |  |  |
| PLDC20G10(B) | 20R6 |  |  |
| PLDC20G10(B) | 20R8 |  |  |
| PLDC20G10(B) | 20L8 |  |  |
| PLDC20G10(B) | 20L10 | Menu |  |
| PLDC20G10(B) | 20L2 | Driven |  |
| PLDC20G10(B) | 18L4 |  |  |
| PLDC20G10(B) | 16L6 |  |  |
| PLDC20G10(B) | 14L8 |  |  |
| PLDC20G10(B) | 12L10 |  |  |
| PLDC20RA10 | 20RA10 |  |  |
| CY7C330 | 7C330 |  |  |
| CY7C331 | 7C331 |  |  |
| CY7C332 | 7C332 |  |  |
| CY10E301 | 16P8 |  |  |
| CY100E301 | 16P8 |  |  |
| CY10E302 | 16P4 |  |  |
| CY100E302 | 16P4 |  |  |

Digelec Corporation
1602 Lawrence Ave.
Suite 113
Ocean, NJ 07712
(201) 493-2420

| DIGELEC 803 FAM-52 Rev. A-6.0 |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout | Adapter <br> Rev. A-3 |  |
| PALC16R8 | 16R8 |  | DA-53 |  |
| PALC16R6 | 16R6 | Menu | DA-53 |  |
| PALC16R4 | 16R4 | DA-53 |  |  |
| PALC16L8 | 16L8 | Driven | DA-53 |  |
| PALC22V10 | 22V10 |  | DA-53 |  |

Adams MacDonald Enterprises
800 Airport Rd.
Monterey, CA 93940
(408) 373-3607

| SMS Sprint Rev. 3.2i |  |  |
| :--- | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout |
| PALC16R8 | 16R8 |  |
| PALC16R6 | 16R6 |  |
| PALC16R4 | 16R4 |  |
| PALC16L8 | 16L8 |  |
| PALC22V10 | 22V10 |  |
| PALC22V10B | 22V10 |  |
| PLDC20G10(B) | 20G10 |  |
| PLDC20G10(B) | 20R4 |  |
| PLDC20G10(B) | 20R6 |  |
| PLDC20G10(B) | 20R8 | Menu |
| PLDC20G10(B) | 20L8 | Driven |
| PLDC20G10(B) | 20L10 |  |
| PLDC20G10(B) | 20L2 |  |
| PLDC20G10(B) | 18L4 |  |
| PLDC20G10(B) | 16L6 |  |
| PLDC20G10(B) | 14L8 |  |
| PLDC20G10(B) | 12L10 |  |
| PLDC20RA10 | 20RA10 |  |
| CY7C330 | 7C330 |  |
| CY7C331 | 7C331 |  |
| CY7C332 | 7C332 |  |

Logical Devices Inc.
1321 N.W. 65th Place
Ft. Lauderdale, FL 33309
(305) 974-0975

| Logical Devices ALLPRO Rev. V1.4 |  |  |
| :---: | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout |
| PALC16R8 | 16R8 |  |
| PALC16R6 | 16R6 | Menu |
| PALC16R4 | 16R4 | Driven |
| PALC16L8 | 16L8 |  |
| PALC22V10 | 22V10 |  |

Kontron Electronics
1230 Charleston Road
Mountain View, CA
94039-7230
(415) 965-7020

| Kontron EPP 80 UPM-P |  |  |
| :--- | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout |
| PALC16R8 | 16R8 |  |
| PALC16R6 | 16R6 |  |
| PALC16R4 | 16R4 | Menu |
| PALC16L8 | 16 L 8 | Driven |
| PALC22V10 | 22 V 10 |  |

Third Party Development Software ABELTM
Data I/O Corporation
10525 Willows Rd. N.E.
P.O. Box 97046

Redmond, WA
98073-9746
(206) 881-6444

CUPLTM
Assisted Technology
1290 Parkmoor Ave.
San Jose, CA 95126
(800) 523-5207
(800) 628-8748 CA

LOG/iCTM
ISDATA GmbH
Haid-und-Neu-Strasse 7
D-7500 Karlsruhe 1 West Germany
(0721) 693092

Supported Devices: PALC16R8
PALC16R6
PALC16R4
PALC16L8
PALC22V10
PLDC20G10
CY7C330
PALC16R8
PALC16R6
PALC16R4
PALC16L8
PALC22V10
CY7C330
PALC16R8
PALC16R6
PALC16R4
PALC16L8
PALC22V10
CY7C330
CY7C331
PRODUCT
INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND PROGRAMMING TOOLS
QUALITY AND
RELIABILITY
PACKAGES ..... 14
PRODUCT INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS
5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND
PROGRAMMING TOOLS
QUALITY ANDRELIABILITY
PACKAGES

## FIFOs

Device NumberCY3341CY7C401
CY7C402
CY7C403CY7C404CY7C408A
CY7C409A
CY7C420
CY7C421CY7C424CY7C425CY7C428CY7C429CY7C432
Description
$64 \times 4$ Serial Memory FIFO ..... 5-1
$64 \times 4$ Cascadeable FIFO ..... 5-6
$64 \times 5$ Cascadeable FIFO ..... 5-6
$64 \times 4$ Cascadeable FIFO with Output Enable ..... 5-6
$64 \times 5$ Cascadeable FIFO with Output Enable ..... 5-6
$64 \times 8$ Cascadeable FIFO ..... 5-16
$64 \times 9$ Cascadeable FIFO ..... 5-16
$512 \times 9$ Cascadeable FIFO ..... 5-30
$512 \times 9$ Cascadeable FIFO ..... 5-30
1024 x 9 Cascadeable FIFO ..... 5-30
1024 x 9 Cascadeable FIFO ..... 5-30
2048 x 9 Cascadeable FIFO ..... 5-30
2048 x 9 Cascadeable FIFO ..... 5-30
CY7C433
$4096 \times 9$ Cascadeable FIFO ..... 5-43
CY7C439
$4096 \times 9$ Cascadeable FIFO ..... 5-43
2048 x 9 Bedirectional FIFO ..... 5-53
CY7C441 $512 \times 9$ Synchronous FIFO ..... 5-65
CY7C4422K x 9 Synchronous FIFO5-65
CY7C443CY7C444
$512 \times 9$ Cascadeable Synchronous FIFO ..... 5-66
2K x 9 Cascadeable Synchronous FIFO ..... 5-66
CYM4210 Cascadeable 8K x 9 FIFO ..... 5-67
CYM4220 Cascadeable $16 \mathrm{~K} \times 9$ FIFO ..... 5-68

## Features

- $1.2 / 2 \mathrm{MHz}$ data rate
- Fully TTL compatible
- Independent asynchronous inputs and outputs
- Direct replacement for PMOS 3341
- Expandable in word length and width
- CMOS for optimum speed/ power
- Capable of withstanding greater than 2000 V electrostatic discharge


## Functional Description

The 3341 is a 64 -word $x$ 4-bit First-In First-Out (FIFO) Serial Memory. The inputs and outputs are completely independent (no common clocks) making the 3341 ideal for asynchronous buffer applications.

Control signals are provided for both vertical and horizontal expansion.
The 3341 is manufactured using Cypress CMOS technology and is available in both ceramic and plastic packages.

## Data Input

The four bits of data on the $D_{0}$ through $D_{3}$ inputs are entered into the first location when both Input Ready (IR) and Shift In (SI) are HIGH. This causes IR to go LOW but data will stay locked in the first bit location until both IR and SI are LOW. Then data will propagate to the second bit location, provided the location is empty. When data is transferred, IR will go HIGH indicating that the device is ready to accept new data. If the memory is full, IR will stay LOW.

## Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus, data will stack up at the end of the device while empty locations will "bubble" to the front. t $\mathrm{t}_{\mathrm{BT}}$ defines the time required for the first data to travel from the input to the output of a previously empty device, or for the first empty space to travel from the output to the input of a previously full device.

## Data Output

When data has been transferred into the last cell, Output Ready (OR) goes

HIGH , indicating the presence of valid data at the output pins $Q_{0}$ through $Q_{3}$. The transfer of data is initiated when both the Output Ready output from the device and the Shift Out (SO) input to the device are HIGH. This causes OR to go LOW; output data, however, is maintained until both OR and SO are LOW. Then the content of the adjacent (upstream) cell (provided it is full) will be transferred into the last cell, causing OR to go HIGH again. If the memory has been emptied, OR will stay LOW.
Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least $t_{B T}$ ) or completely empty (Output Ready stays LOW for at least $t_{B T}$ ).

## Reset

When Master Reset ( $\overline{\mathrm{MR}}$ ) goes LOW, the control logic is cleared, and the data outputs enter a LOW state. When MR returns HIGH, Output Ready (OR) stays LOW, and Input Ready (IR) goes HIGH if Shift In (SI) was LOW.

Pin Configuration


0004-2
*Internally not connected

0004-1

## Selection Guide

|  |  | $\mathbf{3 3 4 1}$ | $\mathbf{3 3 4 1 - 2}$ |
| :--- | :---: | :---: | :---: |
| Maximum Operating Frequency |  | 1.2 MHz | 2.0 MHz |
| Maximum Operating <br> Current (mA) | Commercial | 45 | 45 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| upply Voltage to Ground Potential in 16 to Pin 8) | -0.5 V to +7.0 V |
| C Voltage Applied to Outputs High Z State. | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Input Voltage | +7.0V |
|  |  |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883 Method 3015)
Latchup Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{S S}}$ | $\mathbf{V}_{\mathbf{D D}}$ | $\mathbf{V}_{\mathbf{G G}}{ }^{*}$ |
| :--- | :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ | GND | NC |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ | GND | NC |

*Internally Not Connected.

Electrical Characteristics Over the Operating Range[4]


## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 7 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}$ | 10 |  |

## Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. Tested initially and after any design or process changes that may affect these parameters.
3. $T_{A}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms



Equivalent to:
THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4,5]}$

| Parameters | Description | Test Conditions | 3341 |  | 3341-2 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAX }}$ | Operating Frequency | Note 6 |  | 1.2 |  | 2 | MHz |
| tPHSI | SI HIGH Time |  | 80 |  | 80 |  | ns |
| $\mathrm{t}_{\text {PLSI }}$ | SI LOW Time |  | 80 |  | 80 |  | ns |
| $t_{\text {DD }}$ | Data Setup to SI |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HSI}}$ | Data Hold from SI |  | 200 |  | 100 |  | ns |
| tir + | Delay, SI HIGH to IR LOW |  | 20 | 350 | 20 | 160 | ns |
| $\mathrm{t}_{\mathrm{IR}}$ - | Delay, SI LOW to IR HIGH |  | 20 | 450 | 20 | 200 | ns |
| tphiso | SO HIGH Time |  | 80 |  | 80 |  | ns |
| tPLSO | SO LOW Time |  | 80 |  | 80 |  | ns |
| tor + | Delay, SO HIGH to OR LOW |  | 20 | 370 | 20 | 160 | ns |
| tor - | Delay, SO LOW to OR HIGH |  | 20 | 450 | 20 | 200 | ns |
| $\mathrm{t}_{\mathrm{DA}}$ | Data Setup to OR HIGH |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {DH }}$ | Data Hold from OR LOW |  | 75 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{BT}}$ | Bubble through Time |  |  | 1000 |  | 500 | ns |
| $\mathrm{t}_{\text {MRW }}$ | $\overline{\text { MR Pulse Width }}$ |  | 400 |  | 200 |  | ns |
| tDSI | $\overline{\mathrm{MR}}$ HIGH to SI HIGH |  | 30 |  | 30 |  | ns |
| tDOR | $\overline{\text { MR }}$ LOW to OR LOW |  |  | 400 |  | 200 | ns |
| t ${ }_{\text {DIR }}$ | $\overline{\text { MR }}$ LOW to IR HIGH |  |  | 400 |  | 200 | ns |

Notes:

1. Test conditions assume signal transitions of 10 ns or less. Timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance.

## J̄witching Waveforms

## Jata In Timing Diagram



## Jata Out Timing Diagram



## Switching Waveforms (Continued)

Master Reset Timing Diagram


0004-8

## Ordering Information

| Ordering Code <br> (1.2 MHz) | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: |
| CY3341PC | P1 | Commercial |
| CY3341DC | D2 |  |
| CY3341DMB | D2 | Military |


| Ordering Code <br> (2 MHz) | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: |
| CY3341-2PC | P1 | Commercial |
| CY3341-2DC | D2 |  |
| CY3341-2DMB | D2 | Military |

## IFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathbf{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{DD}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{f}_{\text {MAX }}$ | $7,8,9,10,11$ |
| t $_{\text {PHSI }}$ | $7,8,9,10,11$ |
| t $_{\text {PLSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DD }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {HSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {IR }}+$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {IR }}-$ | $7,8,9,10,11$ |
| t $_{\text {PHSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {OR }}+$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {OR }}-$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DA }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DH }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {BT }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {MRW }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DOR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DIR }}$ | $7,8,9,10,11$ |

## Features

- $64 \times 4$ (CY7C401 and CY7C403) $64 \times 5$ (CY7C402 and CY7C404) High speed first-in first-out memory (FIFO)
- Processed with high-speed CMOS for optimum speed/power
- 25 MHz data rates
- 50 ns bubble-through time25 MHz
- Expandable in word width and/or length
- 5 volt power supply $\pm 10 \%$ tolerance both commercial and military
- Independent asynchronous inputs and outputs
- TTL compatible interface
- Output enable function available on CY7C403 and CY7C404
- Capable of withstanding greater than 2001V electrostatic discharge
- Pin compatible with MMI 67401A/67402A


## Functional Description

The CY7C401 and CY7C403 are asynchronous first-in first-out memories (FIFOs) organized as 64 four bit words. The CY7C402 and CY7C404 are similar FIFOs organized as 64 five bit words. Both the CY7C403 and CY7C404 have an Output Enable (OE) function.

The devices accept $4 / 5$ bit words at the data input $\left(\mathrm{DI}_{0}-\mathrm{DI}_{n}\right)$ under the control of the Shift In (SI) input. The stored words stack up at the output $\left(\mathrm{DO}_{0}-\mathrm{DO}_{n}\right.$ ) in the order they were entered. A read command on the Shift Out (SO) input causes the next to last word to move to the output and all data shifts down once in the stack. The Input Ready (IR) signal acts as a flag to indicate when the input is ready to accept new data (HIGH), to indicate when the FIFO is full (LOW), and to provide a signal for cascading. The

Output Ready (OR) signal is a flag to indicate the output contains valid data (HIGH), to indicate the FIFO is empty (LOW), and to provide a signal for cascading.
Parallel expansion for wider words is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.
Serial expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device.
The Input Ready (IR) pin of the receiving device is connected to the Shift Out (SO) pin of the sending device, and the Output Ready (OR) pin of the sending device is connected to the Shift In (SI) pin of the receiving device.
Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely differing operating frequencies. The 25 MHz operation makes these FIFOs ideal for high speed communication and controller applications.

## Logic Block Diagram



## Pin Configurations



## Selection Guide

|  |  | 7C401/2-5 | 7C40X-10 | 7C40X-15 | 7C40X-25 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Shift Rate (MHz) |  | $\mathbf{5}$ | 10 | 15 | 25 |
| Maximum Operating <br> Current (mA) | Commercial | 75 | 75 | 75 | 75 |
|  | Military | - | 90 | 90 | 90 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 W
Output Current, into Outputs (Low)
. . . . . . . . . . . . 20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001V
(per MIL-STD-883 Method 3015)
Latch-up Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range (Unless Otherwise Noted) ${ }^{[4]}$

| Parameters | Description | Test Conditions |  | $\text { 7C40X-10, 15, } 25$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}^{\mathrm{OH}}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}^{\text {cher }}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}{ }^{[1]}$ | Input Diode Clamp Voltage ${ }^{[1]}$ |  |  |  |  |  |
| IOZ | Output Leakage Current | $\begin{aligned} & \text { GND } \leq \text { VouT } \\ & \text { Output Disabled } \end{aligned}$ | $\begin{aligned} & =5.5 \mathrm{~V} \\ & \text { and CY7C404) } \end{aligned}$ | -50 | $+50$ | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current ${ }^{[2]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., V |  |  | -90 | mA |
| $\mathrm{I}_{\mathbf{C C}}$ | Power Supply Current | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathbf{M a x .} \\ & \mathbf{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 75 | mA |
|  |  |  | Military |  | 90 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 7 |  |

## Notes:

1. The CMOS process does not provide a clamp diode. However, the FIFO is insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
2. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Load and Waveform



Figure 1a
Equivalent to: THÉVENIN EQUIVALENT

OUTPUT O——


Figure 1b

ALL INPUT PULSES


0014-5

0014-4

0014-6
Switching Characteristics Over the Operating Range ${ }^{[4, ~ 6]}$

| Parameters | Description | Test Conditions | $\begin{aligned} & \text { 7C401-5 } \\ & 7 \mathrm{C} 402-5 \end{aligned}$ |  | 7C40X-10 |  | 7C40X-15 |  | 7C40X-25 [12] |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fo | Operating Frequency | Note 7 |  | 5 |  | 10 |  | 15 |  | 25 | MHz |
| tPHSI | SI HIGH Time |  | 20 |  | 20 |  | 20 |  | 11 |  | ns |
| tPLSI | SI LOW Time |  | 45 |  | 30 |  | 25 |  | 20 |  | ns |
| ${ }_{\text {tSSI }}$ | Data Setup to SI | Note 8 | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HSI}}$ | Data Hold from SI | Note 8 | 60 |  | 40 |  | 30 |  | 20 |  | ns |
| $t_{\text {DLIR }}$ | Delay, SI HIGH to IR LOW |  |  | 75 |  | 40 |  | 35 |  | 21/22 | ns |
| $t^{\text {DHIR }}$ | Delay, SI LOW to IR HIGH |  |  | 75 |  | 45 |  | 40 |  | 28/30 | ns |
| tPHSO | SO HIGH Time |  | 20 |  | 20 |  | 20 |  | 11 |  | ns |
| $\mathrm{t}_{\text {PLSO }}$ | SO LOW Time |  | 45 |  | 25 |  | 25 |  | 20 |  | ns |
| tDLOR | Delay, SO HIGH to OR LOW |  |  | 75 |  | 40 |  | 35 |  | 19/21 | ns |
| t ${ }_{\text {DHOR }}$ | Delay, SO LOW to OR HIGH |  |  | 80 |  | 55 |  | 40 |  | 34/37 | ns |
| ${ }^{\text {tSOR }}$ | Data Setup to OR HIGH |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HSO}}$ | Data Hold from SO LOW |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{BT}}$ | Bubble through Time |  |  | 200 | 10 | 95 | 10 | 65 | 10 | 50/60 | ns |
| tSIR | Data Setup to IR | Note 9 | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HIR }}$ | Data Hold from IR | Note 9 | 30 |  | 30 |  | 30 |  | 20 |  | ns |
| tPIR | Input Ready Pulse HIGH |  | 20 |  | 20 |  | 20 |  | 15 |  | ns |
| tPOR | Output Ready Pulse HIGH |  | 20 |  | 20 |  | 20 |  | 15 |  | ns |
| tPMR | MR Pulse Width |  | 40 |  | 30 |  | 25 |  | 25 |  | ns |
| t ${ }^{\text {DSI }}$ | MR HIGH to SI HIGH |  | 40 |  | 35 |  | 25 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{DOR}}$ | MR LOW to OR LOW |  |  | 85 |  | 40 |  | 35 |  | 35 | ns |
| t DIR | MR LOW to IR HIGH |  |  | 85 |  | 40 |  | 35 |  | 35 | ns |
| tLZMR | MR LOW to Output LOW | Note 10 |  | 50 |  | 40 |  | 35 |  | 25 | ns |
| tooe | Output Valid from OE LOW |  |  | - |  | 35 |  | 30 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | Output HIGH-Z from OE HIGH | Note 11 |  | - |  | 30 |  | 25 |  | 15 | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance, as in Figure la.
7. $\mathrm{I} / \mathrm{f}_{\mathrm{O}}>$ t $_{\text {PHSI }}+\mathrm{t}_{\text {DHIR }}, \mathrm{I} / \mathrm{f}_{\mathrm{O}}>\mathrm{t}_{\text {PHSO }}+\mathrm{t}_{\text {DHOR }}$
8. tSSI and tHSI apply when memory is not full.
9. tSIR and tHIR apply when memory is full, SI is high and minimum bubble through ( $\mathrm{t}_{\mathrm{BT}}$ ) conditions exist.
10. All data outputs will be at LOW level after reset goes high until data is entered into the FIFO.
11. HIGH-Z transitions are referenced to the steady-state $\mathrm{V}_{\mathrm{OH}}-500$ mV and $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ levels on the output. $\mathrm{t}_{\text {HZOE }}$ is tested with 5 pF load capacitance as in Figure 1 b.
12. Commercial/Military

## Operational Description

## CONCEPT

Unlike traditional FIFOs these devices are designed using a dual port memory, read and write pointer, and control logic. The read and write pointers are incremented by the Shift Out (SO) and Shift In (SI) respectively. The availability of an empty space to shift in data is indicated by the Input Ready (IR) signal, while the presence of data at the output is indicated by the Output Ready (OR) signal. The conventional concept of bubble through is absent. Instead, the delay for input data to appear at the output is the time required to move a pointer and propagate an Output Ready (OR) signal. The Output Enable ( $\overline{\mathrm{OE}}$ ) signal provides the capability to OR tie multiple FIFOs together on a common bus.

## RESETTING THE FIFO

Upon power up, the FIFO must be reset with a Master Reset (MR) signal. This causes the FIFO to enter an empty condition signified by the Output Ready (OR) signal being LOW at the same time the Input Ready (IR) signal is HIGH. In this condition, the data outputs $\mathrm{DO}_{0}-\mathrm{DO}_{n}$ ) will be in a LOW state.

## SHIFTING DATA IN

Data is shifted in on the rising edge of the Shift In (SI) signal. This loads input data into the first word location of the FIFO. On the falling edge of the Shift In (SI) signal, the write pointer is moved to the next word position and the Input Ready (IR) signal goes HIGH indicating the readiness to accept new data. If the FIFO is full, the Input Ready (IR) will remain LOW until a word of data is shifted out.

## SHIFTING DATA OUT

Data is shifted out of the FIFO on the falling edge of the Shift Out (SO) signal. This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and the Output Ready (OR) signal will go HIGH. If data is not present, the Output Ready (OR) signal will stay LOW indicating the FIFO is empty. Upon the rising edge of Shift Out (SO), the Output Ready (OR) signal goes LOW. The data outputs of the FIFO should be sampled with edge sensitive type D flip-flop (or equivalent), using the SO signal as the clock input to the flip-flop.

## BUBBLE THROUGH

Two bubble through conditions exist. The first is when the device is empty. After a word is shifted into an empty device, the data propagates to the output. After a delay, the Output Ready (OR) flag goes HIGH indicating valid data at the output.
The second bubble through condition occurs when the device is full. Shifting data out creates an empty location which propagates to the input. After a delay, the Input Ready (IR) flag goes HIGH. If the Shift In (SI) signal is HIGH at this time, data on the input will be shifted in.

## APPLICATION OF THE 7C403-25/7C404-25

## AT $25 \mathbf{M H z}$

Application of the CY7C403 or CY7C404 Cypress CMOS FIFO's requires attention to characteristics not easily spec-
ified in a Datasheet, but necessary for reliable operation under all conditions.
When an empty FIFO is filled with initial information, at maximum "shift in" SI frequency, followed by immediate shifting out of the data also at maximum "shift out" SO frequency, the designer must be aware of a window of time which follows the initial rising edge of the "output Ready" OR signal during which the SO signal is not recoginized. This condition exists only at high speed operation where more than one SO may be generated inside the prohibited window. This condition does not inhibit the operation of the FIFO at full frequency operation, but rather delays the full 25 MHz operation until after the window has passed.
There are several implementation techniques to manage the window so that all SO signals are recognized:

1. The first involves delaying SO operation such that it does not occur in the critical window. This can be accomplished by causing a fixed delay of 40 ns "initiated by the SI signal only when the FIFO is empty" to inhibit or gate the SO activity. This however requires that the SO operation at least temporarily be synchronized with the input SI operation. In synchronous applications this may well be possible and a valid solution.
2. Another solution not uncommon in synchronous applications is to only begin shifting data out of the FIFO when it is greater than half full. This is a common method of FIFO application, as earlier FIFOs could not be operated at maximum frequency when near full or empty. Although Cypress FIFOs do not have this limitation, any system designed in this manner will not encounter the window condition described above.
3. The window may also be managed by not allowing the first SO signal to occur until the window in question has passed. This can be accomplished by delaying the SO 40 ns from the rising edge of the initial OR "output ready" signal. This however involves the requirement that this only occurs on the first occurance of data being loaded into the FIFO from an empty condition and therefore requires the knowledge of "input ready" IR and SI conditions as well as SO.
4. Handshaking with the OR signal can be a third method of avoiding the window in question. With this technique the rising edge of SO, or the fact that the SO signal is HIGH, will cause the OR signal to go LOW. The SO signal is not taken low again, advancing the internal pointer to the next data, until the OR signal goes LOW. This assures that the SO pulse that is initiated in the window will be automatically extended sufficient time to be recognized.
5. There remains the decision as to what signal will be used to latch the data from the output of the FIFO into the receiving source. The leading edge of the SO signal is most appropriate because data is guaranteed to be stable prior to and after the SO leading edge for each FIFO. This is a solution for any number of FIFOs in parallel.
Any of the above solutions will provide a solution for correct operation of a Cypress FIFO at 25 MHz . The specific implementation is left to the designer and dependent on the specific application needs.

## Switching Waveforms

## Data In Timing Diagram



## Data Out Timing Diagram



Bubble Through, Data Out To Data In Diagram


## Note:

Interfacing to the FIFO-
Please refer to the Interfacing to the FIFO applications brief in the Applications Section at the back of this data book.

## Switching Waveforms (Continued)

Bubble Through, Data In To Data Out Diagram


Master Reset Timing Diagram


Output Enable Timing Diagram


## Typical DC and AC Characteristics






NORMALIZED FREQUENCY


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE




SEMICONDUCTOR

## FIFO Expansion

## $128 \times 4$ Application



0014-14
FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.
$192 \times 12$ Application


FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the variation of delays of the FIFOs.

## User Notes:

1. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word bubbles through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will ripple through the memory to the output. OR will go HIGH for one internal cycle (at least tORL) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the master reset is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the master reset goes HIGH then the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the master reset is ended, then IR will go HIGH, but the data on the inputs will not enter the memory until SI goes HIGH.
5. All Cypress FIFOs will cascade with other Cypress FIFOs. However, they may not cascade with pin-compatible FIFO's from other manufacturers.

Ordering Information

| Ordering Code ( 25 MHz ) | Package Type | Operating Range |
| :---: | :---: | :---: |
| CY7C401-25PC | P1 | Com. |
| CY7C402-25PC | P3 |  |
| CY7C403-25PC | P1 |  |
| CY7C404-25PC | P3 |  |
| CY7C401-25DC | D2 |  |
| CY7C402-25DC | D4 |  |
| CY7C403-25DC | D2 |  |
| CY7C404-25DC | D4 |  |
| CY7C401-25LC | L61 |  |
| CY7C402-25LC | L61 |  |
| CY7C403-25LC | L61 |  |
| CY7C404-25LC | L61 |  |
| CY7C401-25DMB | D2 | Mil. |
| CY7C402-25DMB | D4 |  |
| CY7C403-25DMB | D2 |  |
| CY7C404-25DMB | D4 |  |
| CY7C401-25LMB | L61 |  |
| CY7C402-25LMB | L61 |  |
| CY7C403-25LMB | L61 |  |
| CY7C404-25LMB | L61 |  |


| Ordering Code ( 15 MHz ) | $\begin{array}{\|c\|} \hline \text { Package } \\ \text { Type } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Operating } \\ \text { Range } \\ \hline \end{array}$ |
| :---: | :---: | :---: |
| CY7C401-15PC | P1 | Com. |
| CY7C402-15PC | P3 |  |
| CY7C403-15PC | P1 |  |
| CY7C404-15PC | P3 |  |
| CY7C401-15DC | D2 |  |
| CY7C402-15DC | D4 |  |
| CY7C403-15DC | D2 |  |
| CY7C404-15DC | D4 |  |
| CY7C401-15LC | L61 |  |
| CY7C402-15LC | L61 |  |
| CY7C403-15LC | L61 |  |
| CY7C404-15LC | L61 |  |
| CY7C401-15DMB | D2 | Mil. |
| CY7C402-15DMB | D4 |  |
| CY7C403-15DMB | D2 |  |
| CY7C404-15DMB | D4 |  |
| CY7C401-15LMB | L61 |  |
| CY7C402-15LMB | L61 |  |
| CY7C403-15LMB | L61 |  |
| CY7C404-15LMB | L61 |  |


| Ordering Code ( 10 MHz ) | Package Type | Operating Range |
| :---: | :---: | :---: |
| CY7C401-10PC | P1 | Com. |
| CY7C402-10PC | P3 |  |
| CY7C403-10PC | P1 |  |
| CY7C404-10PC | P3 |  |
| CY7C401-10DC | D2 |  |
| CY7C402-10DC | D4 |  |
| CY7C403-10DC | D2 |  |
| CY7C404-10DC | D4 |  |
| CY7C401-10LC | L61 |  |
| CY7C402-10LC | L61 |  |
| CY7C403-10LC | L61 |  |
| CY7C404-10LC | L61 |  |
| CY7C401-10DMB | D2 | Mil. |
| CY7C402-10DMB | D4 |  |
| CY7C403-10DMB | D2 |  |
| CY7C404-10DMB | D4 |  |
| CY7C401-10LMB | L61 |  |
| CY7C402-10LMB | L61 |  |
| CY7C403-10LMB | L61 |  |
| CY7C404-10LMB | L61 |  |


| Ordering Code <br> (5 MHz) | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: |
| CY7C401-5PC | P1 | Com. |
| CY7C402-5PC | P3 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{f}_{\mathrm{O}}$ | 7,8,9,10,11 |
| tPHSI | 7,8,9,10,11 |
| tPLSI | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SSI }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{HSI}}$ | 7,8,9,10,11 |
| $t_{\text {DLIR }}$ | 7,8,9,10,11 |
| tDHIR | 7,8,9,10,11 |
| tPHSO | 7,8,9,10,11 |
| tPLSO | 7,8,9,10,11 |
| tolor | 7,8,9,10,11 |
| $\mathrm{t}_{\text {DHOR }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SOR }}$ | 7,8,9,10,11 |
| thso | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{BT}}$ | 7,8,9,10,11 |
| tSIR | 7,8,9,10,11 |
| $\mathrm{t}_{\text {HIR }}$ | 7,8,9,10,11 |
| tPIR | 7,8,9,10,11 |
| tPOR | 7,8,9,10,11 |
| tPMR | 7,8,9,10,11 |
| $\mathrm{t}_{\text {DSI }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {DOR }}$ | 7,8,9,10,11 |
| til | 7,8,9,10,11 |
| tLZMR | 7,8,9,10,11 |


| Parameters | Subgroups |
| :--- | :--- |
| toOE $^{7,8,9,10,11}$ |  |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $7,8,9,10,11$ |

Document \#: 38-00040-D

## Features

- $64 \times 8$ and $64 \times 9$ first-in firstout (FIFO) buffer memory
- 35 MHz shift-in and shift-out rates
- Almost Full/Almost Empty and Half Full flags
- Dual port RAM architecture
- Fast, 50 ns, bubblethrough
- Independent asynchronous inputs and outputs
- Output Enable (CY7C408A)
- Expandable in word width and FIFO depth
- 5V $\pm 10 \%$ supply
- TTL compatible
- Capable of withstanding greater than 2000 V electrostatic discharge voltage
- 300 mil, 28-pin DIP


## Functional Description

The CY7C408A and CY7C409A are 64 -word deep by 8 - or 9 -bit wide firstin first-out (FIFO) buffer memories. In addition to the industry standard handshaking signals, Almost Full/Almost Empty (AFE) and Half Full (HF) flags are provided.

AFE is HIGH when the FIFO is almost full or almost empty, otherwise AFE is LOW. HF is HIGH when the FIFO is half full, otherwise HF is LOW.
The CY7C408A has an Output Enable (OE) function.
The memory accepts 8 - or 9 -bit parallel words at its inputs $\left(\mathrm{DI}_{0}-\mathrm{DI}_{8}\right)$ under the control of the Shift-In (SI) input when the Input-Ready (IR) control signal is HIGH. The data is output, in the same order as it was stored, on the $\mathrm{DO}_{0}-\mathrm{DO}_{8}$ output pins under the control of the Shift-Out (SO) input when the Output-Ready (OR) control signal is HIGH. If the FIFO is full (IR LOW), pulses at the SI input are ignored: if the FIFO is empty (OR LOW), pulses at the SO input are ignored.
The IR and OR signals are also used to connect the FIFO's in parallel to make a wider word, or in series to make a deeper buffer, or both.
Parallel expansion for wider words is implemented by logically ANDing the IR and OR outputs (respectively) of the individual FIFOs together (Figure 7). The AND operation insures that all of the FIFOs are either ready to accept
more data (IR HIGH) or are ready to output data (OR HIGH) and thus compensate for variations in propagation delay times between devices.
Serial expansion (cascading) for deeper buffer memories is accomplished by connecting the data outputs of the FIFO closest to the data source (upstream device) to the data inputs of the following (downstream) FIFO (Figure 6). In addition, to insure proper operation, the SO signal of the upstream FIFO must be connected to the IR output of the downstream FIFO and the SI signal of the downstream FIFO must be connected to the OR output of the upstream FIFO. In this serial expansion configuration, the IR and OR signals are used to pass data through the FIFOs.
Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely differing operating frequencies. The high shift-in and shift-out rates of these FIFOs, and their high throughput rate due to the fast bubblethrough time, which is due to their dual port RAM architecture, make them ideal for high speed communications and controllers.

## Logic Block Diagram



0065-1

| Flag Definitions |  |  |
| :---: | :---: | :---: |
| HF | AFE | Words Stored |
| L | H | $0-8$ |
| L | L | $9-31$ |
| H | L | $32-55$ |
| H | H | $56-64$ |

## Pin Configurations

 0065-2

## Selection Guide

|  |  | $\begin{aligned} & \text { 7C408A-15 } \\ & \text { 7C409A-15 } \end{aligned}$ | $\begin{aligned} & \text { 7C408A-25 } \\ & \text { 7C409A-25 } \end{aligned}$ | $\begin{aligned} & \text { 7C408A-35 } \\ & \text { 7C409A-35 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Shift Rate (MHz) |  | 15 | 25 | 35 |
| Maximum Operating Current (mA) ${ }^{[2]}$ | Commercial | 115 | 125 | 135 |
|  | Military | 140 | 150 | N/A |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C} \quad$ Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . $>$ 2001V
Ambient Temperature with
Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State (7C408A) . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 W
(per MIL-STD-883 Method 3015)
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[4]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Output Current, into Outputs (Low) . . . . . . . . . . . . 20 mA
Electrical Characteristics Over Operating Range (Unless Otherwise Noted) ${ }^{[5]}$

| Parameters | Description | Test Conditions |  | CY7C408A CY7C409A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=$ GND |  |  | -90 | mA |
| $\mathrm{I}_{\mathrm{CCQ}}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \text { IOUT }=0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ | Commercial |  | 100 | mA |
|  |  |  | Military |  | 125 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CCQ}}+1 \mathrm{~mA} / \mathrm{MHz} \times\left(\mathrm{f}_{\mathrm{SI}}+\mathrm{f}_{\mathrm{SO}}\right) / 2$ |  |  |  |  |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 7 |  |

## Notes:

1. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
2. $\mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CCQ}}+1 \mathrm{~mA} / \mathrm{MHz} \times\left(\mathrm{f}_{\mathrm{SI}}+\mathrm{f}_{\mathrm{SO}}\right) / 2$
3. Tested initially and after any design or process changes that may affect these parameters.
4. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
5. See the last page of this specification for Group A subgroup testing information.

## AC Test Load and Waveforms



Figure 1a


Figure 1b

Equivalent to:
THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[5, ~ 6]}$

| Parameters | Description | Test Conditions | CY7C408A-15 <br> CY7C409A-15 |  | CY7C408A-25CY7C409A-25 |  | CY7C408A-35 <br> CY7C409A-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\mathrm{O}}$ | Operating Frequency | Note 7 |  | 15 |  | 25 |  | 35 | MHz |
| tPHSI | SI HIGH Time | Note 7 | 23 |  | 11 |  | 9 |  | ns |
| tPLSI | SI LOW Time | Note 7 | 25 |  | 24 |  | 17 |  | ns |
| tSSI | Data Setup to SI | Note 8 | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HSI }}$ | Data Hold from SI | Note 8 | 30 |  | 20 |  | 12 |  | ns |
| $\mathrm{t}_{\text {DLIR }}$ | Delay, SI HIGH to IR LOW |  |  | 35 |  | 21 |  | 15 | ns |
| $\mathrm{t}_{\text {DHIR }}$ | Delay, SI LOW to IR HIGH |  |  | 40 |  | 23 |  | 16 | ns |
| tPHSO | SO HIGH Time | Note 7 | 23 |  | 11 |  | 9 |  | ns |
| tPLSO | SO LOW Time | Note 7 | 25 |  | 24 |  | 17 |  | ns |
| $\mathrm{t}_{\text {DLOR }}$ | Delay, SO HIGH to OR LOW |  |  | 35 |  | 21 |  | 15 | ns |
| tDHOR | Delay, SO LOW to OR HIGH |  |  | 40 |  | 23 |  | 16 | ns |
| tsor | Data Setup to OR HIGH |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathbf{t h S O}^{\text {H }}$ | Data Hold from SO LOW |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{B} T}$ | Fallthrough, Bubbleback Time |  | 10 | 65 | 10 | 60 | 10 | 50 | ns |
| tsir | Data Setup to IR | Note 9 | 5 |  | 5 |  | 5 |  | ns |
| thir | Data Hold from IR | Note 9 | 30 |  | 20 |  | 20 |  | ns |
| tPIR | Input Ready Pulse HIGH | Note 10 | 6 |  | 6 |  | 6 |  | ns |
| tPOR | Output Ready Pulse HIGH | Note 11 | 6 |  | 6 |  | 6 |  | ns |
| t ${ }^{\text {DLZOE }}$ | OE LOW to LOW Z (7C408) | Note 12 |  | 35 |  | 30 |  | 25 | ns |
| tDHZOE | OE HIGH to HIGH Z (7C408) | Note 12 |  | 35 |  | 30 |  | 25 | ns |
| $\mathrm{t}^{\text {DHHF }}$ | SI LOW to HF HIGH |  |  | 65 |  | 55 |  | 45 | ns |
| $\mathrm{t}_{\text {DLHF }}$ | SO LOW to HF LOW |  |  | 65 |  | 55 |  | 45 | ns |
| t DLAFE | SO or SI LOW to AFE LOW |  |  | 65 |  | 55 |  | 45 | ns |
| $\mathrm{t}_{\text {DHAFE }}$ | SO or SI LOW to AFE HIGH |  |  | 65 |  | 55 |  | 45 | ns |
| tPMR | $\overline{\text { MR Pulse Width }}$ |  | 55 |  | 45 |  | 35 |  | ns |
| $\mathrm{t}_{\text {DSI }}$ | $\overline{\text { MR }}$ HIGH to SI HIGH |  | 25 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {DOR }}$ | $\overline{M R}$ LOW to OR LOW |  |  | 55 |  | 45 |  | 35 | ns |
| tDIR | $\overline{\text { MR LOW to IR HIGH }}$ |  |  | 55 |  | 45 |  | 35 | ns |
| $t_{\text {LZMR }}$ | MR LOW to Output LOW | Note 13 |  | 55 |  | 45 |  | 35 | ns |
| taFE | $\overline{M R}$ LOW to AFE HIGH |  |  | 55 |  | 45 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HF}}$ | $\overline{M R}$ LOW to HF LOW |  |  | 55 |  | 45 |  | 35 | ns |
| tod | SO LOW to Next Data Out Valid |  |  | 28 |  | 20 |  | 16 | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance, as in Figure 1 .
7. $1 / \mathrm{f}_{0} \geq$ (tPHSI $\left.+\mathrm{t}_{\text {PLSI }}\right), 1 / \mathrm{fo}_{\mathrm{O}} \geq$ ( $\mathrm{t}_{\text {PHSO }}+\mathrm{t}_{\text {PLSO }}$ ).
8. $\mathrm{t}_{\mathrm{SSI}}$ and $\mathrm{t}_{\mathrm{HSI}}$ apply when memory is not full.
9. tSIR and thIR $^{2}$ apply when memory is full, SI is HIGH and minimum bubblethrough ( $\mathrm{t}_{\mathrm{BT}}$ ) conditions exist.
10. At any given operating condition trIR $\geq$ ( tpHSO required).

11 At any given operating condition tPOR $^{2}$ (tPHSI required).
12. $\mathrm{t}_{\text {DHZOE }}$ and $\mathrm{t}_{\text {DLZOE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in Figure $1 b$. ${ }^{\text {D DHZOE }}$ transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage. $t_{\text {DLZOE }}$ transition is measured $\pm 100 \mathrm{mV}$ from steady state voltage. These parameters are guaranteed and not $100 \%$ tested.
13. All data outputs will be at LOW level after reset goes HIGH until data is entered into the FIFO.

## Switching Waveforms

## Data In Timing Diagram



HF
(LOW)

## Data Out Timing Diagram



0065-8

## Switching Waveforms (Continued)

Data In Timing Diagram


## Data Out Timing Diagram



AFE
(LOW)
(4) FIFO Contains 32 Words

Output Enable (CY7C408A only)


## Switching Waveforms (Continued)

## Data In Timing Diagram



## Data Out Timing Diagram


(6) FIFO Contains 56 Words

Bubbleback, Data Out to Data In Diagram


## Switching Waveforms (Continued)

## Fallthrough, Data In to Data Out Diagram



Master Reset Timing Diagram


## Shifting Words In



Figure 3

## Shifting Words Out



## Architecture of the CY7C408A and CY7C409A

The CY7C408A and CY7C409A FIFOs consist of an array of 64 words of 8 - or 9 -bits each (which are implemented using a dual port RAM cell), a write pointer, a read pointer and the control logic necessary to generate the handshaking (SI/IR, SO/OR) signals as well as the Almost Full/Almost Empty (AFE) and the Half Full (HF) flags. The handshaking signals operate in a manner identical to those of the industry standard CY7C401/402/403/404 FIFOs.

## Dual Port RAM

The dual port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

## Fallthrough and Bubbleback

The time required for data to propagate from the input to the output of an initially empty FIFO is defined as the Fallthrough time.
The time required for an empty location to propagate from the output to the input of an initially full FIFO is defined as the Bubbleback time.
The maximum rate at which data can be passed through the FIFO (called the throughput) is limited by the fall-
through time when it is empty (or near empty) and by the bubbleback time when it is full (or near full).
The conventional definitions of fallthrough and bubbleback do not apply to the CY7C408A and CY7C409A FIFOs because the data is not physically propagated through the memory. The read and write pointers are incremented instead of moving the data. However, the parameter is specified because it does represent the worst case propagation delay for the control signals. That is, the time required to increment the write pointer and propagate a signal from the SI input to the OR output of an empty FIFO or the time required to increment the read pointer and propagate a signal from the SO input to the IR output of a full FIFO.

## Resetting the FIFO

Upon power up, the FIFO must be reset with a Master Reset (MR) signal. This causes the device to enter the empty condition, which is signified by the OR signal being LOW at the same time that the IR signal is HIGH. In this condition, the data outputs $\left(\mathrm{DO}_{0}-\mathrm{DO}_{8}\right)$ will be LOW. The AFE flag will be HIGH and the HF flag will be LOW.

## Shifting Data Into the FIFO

The availability of an empty location is indicated by the HIGH state of the Input Ready (IR) signal. When IR is HIGH a LOW to HIGH transition on the Shift-In (SI) pin will clock the data on the $\mathrm{DI}_{0}-\mathrm{DI}_{8}$ inputs into the FIFO. Data propagates through the device at the falling edge of SI.
The IR output will then go LOW, indicating that the data has been sampled. The HIGH to LOW transition of the SI signal initiates the LOW to HIGH transition of the IR signal if the FIFO is not full. If the FIFO is full, IR will remain LOW.

SEMICONDUCTOR

## Shifting Data Out of the FIFO

The availability of data at the outputs of the FIFO is indicated by the HIGH state of the Output Ready (OR) signal. After the FIFO is reset all data outputs $\left(\mathrm{DO}_{0}-\mathrm{DO}_{8}\right)$ will be in the LOW state. As long as the FIFO remains empty the OR signal will be LOW and all Shift Out (SO) pulses applied to it will be ignored. After data is shifted into the FIFO the OR signal will go HIGH. The external control logic (designed by the user) should use the HIGH state of the OR signal to generate a SO pulse. The data outputs of the FIFO should be sampled with edge sensitive type D flip-flops (or equivalent), using the SO signal as the clock input to the flip-flop.

## Interfacing to the FIFO Application Brief

See the application brief in the back of this databook for information regarding interfacing to the FIFO under asynchronous operating conditions.

## AFE and HF Flags

Two flags, Almost Full/Almost Empty (AFE) and Half Full (HF), describe how many words are stored in the FIFO. AFE is HIGH when there are eight or less, or 56 or more, words stored in the FIFO. Otherwise the AFE flag is LOW. HF is HIGH when there are 32 or more words stored in the FIFO, otherwise the HF flag is LOW. Flag transitions occur relative to the falling edges of SI and SO (Figures 3 and 4).
Due to the asynchronous nature of the SI and SO signals, it is possible to encounter specific timing relationships which may cause short pulses on the AFE and HF flags. These pulses are entirely due to the dynamic relationship of the SI and SO signals. The flags, however, will always settle to their correct state after the appropriate delay (tDHAFE, $\mathrm{t}_{\mathrm{DL}}$ LAFE, $\mathrm{t}_{\text {DHHF }}$ or $\mathrm{t}_{\text {DLHF }}$ ). Therefore, use of level-sensitive rather than edge-sensitive flag detection devices is recommended to avoid false flag encoding.

## Cascading the 7C408/9A-35 Above 25 MHz

If cascaded FIFOs are to be operated with an external clock rate greater than 25 MHz , the interface IR signal
must be inverted before being fed back to the interface SO pin (Figure 5). Two things should be noted when this configuration is implemented.
First, the capacity of N cascaded FIFOs is decreased from $\mathbf{N} \times 64$ to $(\mathbf{N} \times 63)+1$.
Secondly, the frequency at the cascade interface is less than the 35 MHz rate at which the external clocks may operate. Therefore, the first device has its data Shifted-In faster than it is Shifted-Out and eventually this device becomes momentarily full. When this occurs, the maximum sustainable external clock frequency changes from 35 MHz to the cascade interface frequency. 14 ]
When data packets ${ }^{[15]}$ are transmitted, this phenomenon does not occur unless more than three FIFOs are depth cascaded. For example, if two FIFOs are cascaded, a packet of $127(=2 \times 63+1)$ words may be shifted-in at up to 35 MHz and then the entire packet may be shifted-out at up to 35 MHz .
If data is to be shifted-out simultaneously with the data being shifted-in, the concept of "virtual capacity" is introduced. Virtual capacity is simply how large a packet of data can be shifted-in at a fixed frequency, e.g., 35 MHz , simultaneously with data being shifted-out at any given frequency. Figure 8 is a graph of packet size ${ }^{[16]}$ vs. shift-out frequency ( $\mathrm{fSOx}^{\text {) }}$ ) for two different values of Shift-In frequency ( $\mathrm{fSIx}^{\text {) when two FIFOs are cascaded. }}$
The exact complement of this occurs if the FIFOs initially contain data and a high Shift-Out frequency is to be maintained, i.e., a $35 \mathrm{MHz} \mathrm{fSOx}_{\mathrm{x}}$ can be sustained when reading data packets from devices cascaded two or three deep. If data is shifted-in simultaneously, Figure 8 applies with $\mathrm{fSIx}^{\mathrm{S}}$ and $\mathrm{fSOx}_{\mathrm{S}}$ interchanged.
Notes:
14. Because the data throughput in the cascade interface is dependent on the inverter delay, it is recommended that the fastest available inverter be used.
15. Transmission of data packets assumes that up to the maximum cumulative capacity of the FIFOs is Shifted-In without simultaneous Shift-Out clocks occurring. The complement of this holds when data is Shifted-Out as a packet.
16. These are typical packet sizes using an inverter whose delay is 4 ns .
17. Only devices with the same speed grade are specified to cascade together.


0065-22
Figure 5. Cascaded Configuration Above 25 MHz

## FIFO Expansion

## $128 \times 9$ Configuration



Figure 6. Cascaded Configuration at or below 25 MHz
FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

## User Notes referencing Figures 6 and 7:

1. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will fall through the memory to the output. OR will go HIGH for one internal cycle (at least $t_{\text {POR }}$ ) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the master reset is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW.

FIFO Expansion (Continued)
$192 \times 27$ Configuration


Figure 7. Depth and Width Expansion
FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the variation of delays of the FIFOs.


OUTPUT RATE ( $\mathrm{f}_{\text {sox }}$ ) OF BOTTOM FIFO ( MHz )
Figure 8. Virtual Capacity vs. Output Rate for Two FIFOs Cascaded Using an Inverter

## Typical DC and AC Characteristics



NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE


NORMALIZED FREQUENCY vs. SUPPLY VOLTAGE


NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZED FREQUENCY vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


## OUTPUT SINK CURRENT

vs. OUTPUT VOLTAGE




Ordering Information

| Frequency (MHz) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C408A-35PC | P21 | Commercial |
|  | CY7C408A-35DC | D22 |  |
|  | CY7C408A-35LC | L64 |  |
|  | CY7C408A-35VC | V21 |  |
| 25 | CY7C408A-25PC | P21 | Commercial |
|  | CY7C408A-25DC | D22 |  |
|  | CY7C408A-25LC | L64 |  |
|  | CY7C408A-25VC | V21 |  |
|  | CY7C408A-25DMB | D22 | Military |
|  | CY7C408A-25LMB | L64 |  |
|  | CY7C408A-25KMB | K74 |  |
| 15 | CY7C408A-15PC | P21 | Commercial |
|  | CY7C408A-15DC | D22 |  |
|  | CY7C408A-15LC | L64 |  |
|  | CY7C408A-15VC | V21 |  |
|  | CY7C408A-15DMB | D22 | Military |
|  | CY7C408A-15LMB | L64 |  |
|  | CY7C408A-15KMB | K74 |  |


| Frequency (MHz) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C409A-35PC | P21 | Commercial |
|  | CY7C409A-35DC | D22 |  |
|  | CY7C409A-35LC | L64 |  |
|  | CY7C409A-35VC | V21 |  |
| 25 | CY7C409A-25PC | P21 | Commercial |
|  | CY7C409A-25DC | D22 |  |
|  | CY7C409A-25LC | L64 |  |
|  | CY7C409A-25VC | V21 |  |
|  | CY7C409A-25DMB | D22 | Military |
|  | CY7C409A-25LMB | L64 |  |
|  | CY7C409A-25KMB | K74 |  |
| 15 | CY7C409A-15PC | P21 | Commercial |
|  | CY7C409A-15DC | D22 |  |
|  | CY7C409A-15LC | L64 |  |
|  | CY7C409A-15VC | V21 |  |
|  | CY7C409A-15DMB | D22 | Military |
|  | CY7C409A-15LMB | L64 |  |
|  | CY7C409A-15KMB | K74 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CCQ}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{f}_{0}$ | 7,8,9,10,11 |
| tPHSI | 7,8,9,10,11 |
| tPLSI | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SSI }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {HSI }}$ | 7,8,9,10,11 |
| tDLIR | 7,8,9,10,11 |
| $\mathrm{t}_{\text {DHIR }}$ | 7,8,9,10,11 |
| tPHSO | 7,8,9,10,11 |
| tPLSO | 7,8,9,10,11 |
| tDLOR | 7,8,9,10,11 |
| tDHOR | 7,8,9,10,11 |
| tsor | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{HSO}}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{BT}}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SIR }}$ | 7,8,9,10,11 |
| thir | 7,8,9,10,11 |
| tPIR | 7,8,9,10,11 |
| tPOR | 7,8,9,10,11 |
| tSIIR | 7,8,9,10,11 |
| tsOOR | 7,8,9,10,11 |
| tDLZOE | 7,8,9,10,11 |
| t DHZOE | 7,8,9,10,11 |
| $\mathrm{t}_{\text {DHHF }}$ | 7,8,9,10,11 |
| $t_{\text {DLHF }}$ | 7,8,9,10,11 |


| Parameters | Subgroups |
| :--- | :--- |
| $t_{\text {DLAFE }}$ | $7,8,9,10,11$ |
| $t_{\text {DHAFE }}$ | $7,8,9,10,11$ |
| $t_{\text {B }}$ | $7,8,9,10,11$ |
| $t_{\text {OD }}$ | $7,8,9,10,11$ |
| $t_{\text {PMR }}$ | $7,8,9,10,11$ |
| $t_{\text {DSI }}$ | $7,8,9,10,11$ |
| $t_{\text {DOR }}$ | $7,8,9,10,11$ |
| $t_{\text {DIR }}$ | $7,8,9,10,11$ |
| $t_{\text {LZMR }}$ | $7,8,9,10,11$ |
| $t_{\text {AFE }}$ | $7,8,9,10,11$ |
| $t_{\text {HF }}$ | $7,8,9,10,11$ |

Document \# : 38-00059-E

## Features

- $512 \times 9,1024 \times 9,2048 \times 9$ FIFO buffer memory
- Dual port RAM cell
- Asynchronous read/write
- High speed 33.3 MHz read/write independent of depth/width
- Low operating power $\mathbf{I}_{\mathrm{CC}}($ max. $)=\mathbf{1 4 2} \mathbf{~ m A}$ commercial $\mathbf{I}_{\text {CC }}$ (max.) $=147 \mathrm{~mA}$ military
- Half full flag in standalone
- Empty and full flags
- Retransmit in standalone
- Expandable in width and depth
- Parallel Cascade minimizes bubblethrough
- $5 \mathrm{~V} \pm 10 \%$ supply
- 300 mil DIP packaging
- 300 mil SOJ packaging
- TTL compatible
- Three-state outputs
- Pin compatible and functional equivalent to IDT7201, IDT7202 and IDT7203


## Functional Description

The (CY7C420, CY7C421,)
(CY7C424, CY7C425,) and (CY7C428, CY7C429) are, respectively, 512, 1024 and 2048 words by 9 -bit wide first-in first-out (FIFO) memories offered in 600 mil wide and 300 mil wide packages, respectively. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent over-run and under-run. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays so that throughput is not reduced. Data is steered in a similar manner.

The read and write operations may be asynchronous; each can occur at a rate of 33.3 MHz . The write operation occurs when the Write $(\overline{\mathrm{W}})$ signal is LOW. Read occurs when $\operatorname{Read}(\overline{\mathbf{R}})$
goes LOW. The 9 data outputs go to the high impedance state when $\bar{R}$ is HIGH.

A Half-Full ( $\overline{\mathrm{HF}}$ ) output flag is provided that is valid in the standalone and width expansion configurations. In the depth expansion configuration this pin provides the expansion out ( $\overline{\mathbf{X O}}$ ) information which is used to tell the next FIFO that it will be activated.

In the standalone and width expansion configurations a LOW on the Retransmit ( $\overline{\mathbf{R T}}$ ) input causes the FIFO's to retransmit the data. Read Enable ( $\overline{\mathbf{R}}$ ) and Write Enable (W) must both be HIGH during a retransmit cycle, and then $\overline{\mathrm{R}}$ is used to access the data.
The CY7C420, CY7C421, CY7C424, CY7C425, CY7C428 and CY7C429 are fabricated using an advanced 0.8 micron N -well CMOS technology. Input ESD protection is greater than 2000 V and latchup is prevented by careful layout, guard rings and a substrate bias generator.


## Selection Guide

|  |  | $\begin{aligned} & \text { 7C420-20, } 7 \mathrm{C} 421-20 \\ & \text { 7C424-20, 7C445-20 } \\ & \text { 7C428-20, } 7 \mathrm{C} 429-20 \end{aligned}$ | 7C420-25, 7C421-25 7C424-25, 7C425-25 7C428-25, 7C429-25 | $\begin{array}{\|l\|} \hline \text { 7C420-30, 7C421-30 } \\ \text { 7C424-30, 7C425-30 } \\ \text { 7C428-30, 7C429-30 } \\ \hline \end{array}$ | $\begin{array}{\|l} \text { 7C420-40, 7C421-40 } \\ \text { 7C424-40, 7C425-40 } \\ \text { 7C428-40, 7C429-40 } \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 7 \mathrm{C} 420-65,7 \mathrm{C} 421-65 \\ \text { 7C424-65, 7C425-65 } \\ \text { 7C428-65, 7C429-65 } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency (MHz) |  | 33.3 | 28.5 | 25 | 20 | 12.5 |
| Access Time (ns) |  | 20 | 25 | 30 | 40 | 65 |
| Maximum Operating Current (mA) | Commercial | 142 | 132 | 125 | 115 | 100 |
|  | Military |  | 147 | 140 | 130 | 115 |

## Maximum Ratings

'Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature
$\ldots . . . . . . . .{ }^{\circ}-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883 Method 3015)
Latch-up Current
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | V CC |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over Operating Range ${ }^{[4]}$

| Parameter | Description | Test Conditions |  | cy7c420-20cy7c421-20cryc424-20cryc425-20cr7c428-20cr7c429-20 |  | CY7C420-25 <br> CY7C421-25 <br> CY7C424-25 <br> CY7C425-25 <br> CY7C428-25 <br> CY7C429-25 |  | CY7C420-30 <br> CY7C421-0 <br> CY7C424-30 <br> CY7C425-30 <br> CY7C428-30 <br> CY7C429-30 |  | CY7C420-40 <br> CY7C42-40 <br> CY7C424-40 <br> CY7C425-40 <br> CY7C428-40 <br> CY7C429-40 |  | CY7C420-65 <br> CY7C421-65 <br> CY7C424-65 <br> CY7C425-65 <br> CY7C428-65 <br> CY7C429-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=$ | $-2 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=$ | 8.0 mA |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage |  | COM'L | 2.0 | Vcc | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  |  | MIL/IND |  |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\text {CC }}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 08 | -3.0 | 0.8 | -3.0 | 0.8 | $-3.0$ | 0.8 | -3.0 | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | $+10$ | -10 | +10 | -10 | +10 | -10 | + 10 | -10 | +10 | $\mu \mathrm{A}$ |
| [oz | Output Leakage Current | $\overline{\mathbf{R}} \geq \mathrm{V}_{\mathbf{I H}}, \mathrm{GND} \leq \mathrm{V}_{\mathbf{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | $+10$ | -10 | + 10 | -10 | +10 | -10 | + 10 | -10 | + 10 | $\mu \mathrm{A}$ |
| [CC | Operating Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ | COM'L ${ }^{\text {[5] }}$ |  | 142 |  | 132 |  | 125 |  | 115 |  | 100 | mA |
|  |  |  | MIL[6]/IND |  |  |  | 147 |  | 140 |  | 130 |  | 115 | mA |
| ${ }_{5} \mathrm{SB}_{1}$ | Standby Current | All Inputs $=\mathrm{V}_{\mathrm{IH}} \mathrm{Min}$. | COM'L |  | 30 |  | 25 |  | 25 |  | 25 |  | 25 | mA |
|  |  |  | MIL/IND |  |  |  | 30 |  | 30 |  | 30 |  | 30 | mA |
| ${ }_{\text {[ }}^{\text {SB2 }}$ | Power Down Current | All Inputs$\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | COM'L |  | 25 |  | 20 |  | 20 |  | 20 |  | 20 | mA |
|  |  |  | MIL/IND |  |  |  | 25 |  | 25 |  | 25 |  | 25 | mA |
| Los | Output Short Circuit Current ${ }^{[1]}$ | $\mathbf{V}_{\text {CC }}=$ Max., $\mathbf{V}_{\text {OUT }}=\mathbf{G N D}$ |  |  | -90 |  | -90 |  | -90 |  | -90 |  | -90 | mA |

Shaded area contains preliminary information.
Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 7 |  |

## Notes:

1. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
?. Tested initially and after any design or process changes that may affect these parameters.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. $\mathrm{I}_{\mathrm{CC}}($ commercial $)=100 \mathrm{~mA}+[(\mathrm{f}-12.5) * 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\mathrm{f} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
5. $\mathrm{I}_{\mathrm{CC}}$ (military) $=115 \mathrm{~mA}+[(\overline{\mathrm{f}}-12.5) * 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\overline{\mathrm{f}} \geq 12.5 \mathrm{MHz}$
where $\overline{\mathrm{f}}=$ the larger of the write or read operating frequency.

## AC Test Load and Waveform



0081-4


0081-5
Figure 2. All Input Pulses

0081-6
Switching Characteristics Over the Operating Range ${ }^{[1,4]}$

| Parameter | Description | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 420-20,7 \mathrm{~T} 421-20 \\ 7 \mathrm{C} 424-20,7 \mathrm{C} 425-20 \\ 7 \mathrm{C} 42 \mathrm{~s}-20,7 \mathrm{C} 429-20 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \text { 7C420-25, 7C421-25 } \\ \text { 7C424-25, 7C425-25 } \\ \text { 7C428-25, 7C429-25 } \\ \hline \end{array}$ |  | 7C420-30, 7C421-30 7C424-30, 7C425-30 7C428-30, 7C429-30 |  | $\begin{aligned} & \text { 7C420-40, 7C421-40 } \\ & \text { 7C424-40, 7C425-40 } \\ & \text { 7C428-40, 7C429-40 } \end{aligned}$ |  | $\begin{array}{l\|} \hline \text { 7C420-65, 7C421-65 } \\ \text { 7C424-65, 7C425-65 } \\ \text { 7C428-65, 7C429-65 } \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| trC | Read Cycle Time | 30 | $\underline{4}$ | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tA | Access Time | . | 20 |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| trR | Read Recovery Time | 10 | ) | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $t_{\text {tPR }}$ | Read Pulse Width | 20 | \% | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| ${ }_{\text {t }}{ }^{\text {LZR }}{ }^{[3]}$ | Read LOW to Low Z | 3 | + | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{tDVR}^{[2,3]}$ | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{tHZR}^{[2,3]}$ | Read HIGH to High Z |  | 115 |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| twc | Write Cycle Time | 30 |  | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tPW | Write Pulse Width | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| ${ }_{\text {thwZ }}{ }^{\text {[3] }}$ | Write HIGH to Low Z | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| twR | Write Recovery Time | 10 | , | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| tSD | Data Set-Up Time | 12 | H, | 15 |  | 18 |  | 20 |  | 30 |  | ns |
| tHD | Data Hold Time | 0 | $\because$ | 0 |  | 0 |  | 0 |  | 10 |  | ns |
| tMRSC | $\overline{\text { MR }}$ Cycle Time | 30 | . | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tPMR | $\overline{M R}$ Pulse Width | 20 | - | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| tRMR | $\overline{\text { MR Recovery Time }}$ | 10 |  | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| tRPW | Read HIGH to MR HIGH | 20 | \% | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| tWPW | Write HIGH to MR HIGH | 20 | + | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| tRTC | Retransmit Cycle Time | 30 |  | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tPRT | Retransmit Pulse Width | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| tRTR | Retransmit Recovery Time | 10 |  | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| EEFL | $\overline{\text { MR }}$ to EF LOW | [ | 30. |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{tHFH}^{\text {l }}$ | $\overline{\text { MR }}$ to $\overline{\text { HF HIGH }}$ |  | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| tFFH | $\overline{M R}$ to $\overline{\text { FF HIGH }}$ |  | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| tREF | Read LOW to EF LOW |  | 25 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| tRFF | Read HIGH to FF HIGH |  | 25 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| twef | Write HIGH to EF HIGH |  | 25 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| twFF | Write LOW to FF LOW |  | 25 |  | 25 |  | 30 |  | 35 |  | 60 | ns |

Shaded area contains preliminary information.

Switching Characteristics Over the Operating Range ${ }^{[1,4]}$ (Continued)

| Parameter | Description | $\left[\begin{array}{l} 7 \mathrm{C} 420-20,7 \mathrm{C} 421-20 \\ \text { 7C424-20, 7C425-20 } \\ \text { 7C420-20, } 7 \mathrm{C} 429-20 \end{array}\right]$ |  | $\begin{array}{\|l\|} \hline \text { 7C420-25, 7C421-25 } \\ \text { 7C424-25, 7C425-25 } \\ \text { 7C428-25, 7C429-25 } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { 7C420-30, 7C421-30 } \\ & \text { 7C424-30, 7C425-30 } \\ & 7 \mathrm{C} 428-30,7 \mathrm{C} 429-30 \end{aligned}$ |  | $\begin{array}{\|l} \text { 7C420-40, } 7 \mathrm{C} 421-40 \\ \text { 7C424-40, 7C425-40 } \\ \text { 7C428-40, 7C429-40 } \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} 7 \mathrm{C} 420-65,7 \mathrm{C} 421-65 \\ 7 \mathrm{C} 424-65,7 \mathrm{C} 425-65 \\ 7 \mathrm{C} 428-65,7 \mathrm{C} 429-65 \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| twhF | Write LOW to HF LOW | , | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| tRHF | Read HIGH to HF HIGH |  | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| trae | Effective Read from Write HIGH | $\pm$ | 20 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| trpe | Effective Read Pulse Width after EF HIGH | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| twaF | Effective Write from Read HIGH |  | 20 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| twPF | Effective Write Pulse Width after FF HIGH | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| ${ }^{\text {txOL }}$ | Expansion Out LOW Delay from Clock | " | 20 |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| ${ }^{\text {t }}$ OOH | Expansion Out HIGH Delay from Clock |  | 20 |  | 25 |  | 30 |  | 40 |  | 65 | ns |

Shaded area contains preliminary information.

## Notes:

1. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance, as in Figure Ia, unless otherwise specified.
2. $\mathrm{t}_{\mathrm{HZR}}$ and $\mathrm{t}_{\mathrm{DVR}}$ use capacitance loading as in Figure 1 b.
3. $t_{\mathrm{HZR}}$ transition is measured at +500 mV from $\mathrm{V}_{\mathrm{OL}}$ and -500 mV from $\mathrm{V}_{\mathrm{OH}} \cdot \mathrm{t}_{\mathrm{DVR}}$ transition is measured at the 1.5 V level. $\mathrm{t}_{\mathrm{HWZ}}$ and $\mathbf{t}_{\mathrm{LZR}}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.
4. See the last page of this specification for Group A subgroup testing information.

## Switching Waveforms

## Asynchronous Read and Write Timing Diagram



0081-7

## Master Reset Timing Diagram



Notes: 0081-8

1. $\mathrm{t}_{\mathrm{MRSC}}=\mathrm{t}_{\text {PMR }}+\mathrm{t}_{\text {RMR }}$.
2. $\overline{\mathrm{W}}$ and $\overline{\mathbf{R}}=\mathrm{V}_{\mathrm{IH}}$ around the rising edge of $\overline{\mathrm{MR}}$.

## Switching Waveforms (Continued)

## Half-Full Flag Timing Diagram



Last WRITE to First READ Full Flag Timing Diagram


0081-10

Last READ to First WRITE Empty Flag Timing Diagram


## Retransmit Timing Diagram



0081-12

[^24]2. $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at $\mathrm{t}_{\mathrm{F} . \mathrm{TC}}$.

## Switching Waveforms (Continued)

## Empty Flag and Read Bubble-Through Mode Timing Diagram



Full Flag and Write Bubble-Through Mode Timing Diagram


## Expansion Timing Diagrams



*Expansion Out of Device $1\left(\overline{\mathrm{XO}}_{1}\right)$ is connected to Expansion In of Device $2\left(\overline{\mathrm{XI}}_{2}\right)$.

## Architecture

The CY7C420/421/424/425/428/429 FIFOs consist of an array of $512 / 1024 / 2048$ words of 9 -bits each (implemented by an array of dual port RAM cells), a read pointer, a write pointer, control signals ( $\overline{\mathbf{W}}, \overline{\mathbf{R}}, \overline{\mathrm{XI}}, \overline{\mathrm{XO}}, \overline{\mathrm{FL}}, \overline{\mathbf{R T}}, \overline{\mathrm{MR}}$ ) and Full, Half Full, and Empty flags.

## Dual Port RAM

The dual port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

## Resetting the FIFO

Upon power up, the FIFO must be reset with a Master Reset ( $\overline{\mathrm{MR}}$ ) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag ( $\overline{\mathrm{EF}}$ ) being LOW, and both the Half-Full ( $\overline{\mathrm{HF}}$ ) and Full flag ( $\overline{\mathrm{FF}}$ ) resetting to HIGH. Read ( $\overline{\mathrm{R}}$ ) and Write ( $\overline{\mathrm{W}}$ ) must be HIGH $t_{\text {RPW }} /$ twPW before and $t_{R M R}$ after the rising edge of $\overline{M R}$ for a valid reset cycle.

## Writing Data to the FIFO

The availability of an empty location is indicated by the HIGH state of the Full flag ( $\overline{\mathrm{FF}}$ ). A falling edge of Write $(\overline{\mathbf{W}})$ initiates a write cycle. Data appearing at the inputs (D0-D8) $t_{\text {SD }}$ before and $t_{H D}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The Empty flag ( $\overline{\mathrm{EF}}$ ) LOW to HIGH transition occurs tWEF after the first LOW to HIGH transition on the write clock of an empty FIFO. The Half-Full flag ( $\overline{\mathrm{HF}}$ ) will go LOW on the falling edge of the write clock following the occurrence of half full. HF will remain LOW while less than one half of the total memory of this device is available for writing. The LOW to HIGH transition of the $\overline{\text { HF }}$ flag occurs on the rising edge of $\operatorname{Read}(\overline{\mathrm{R}}) . \overline{\mathrm{HF}}$ is available in Single Device Mode only. The Full flag ( $\overline{\mathrm{FF}}$ ) goes low on the falling edge of $\overline{\mathbb{W}}$ during the cycle in which the last available location in the FIFO is written, prohibiting overflow. $\overline{\mathrm{FF}}$ goes HIGH trFF after the completion of a valid read of a full FIFO.

## Reading Data from the FIFO

The falling edge of Read $(\overline{\mathrm{R}})$ initiates a read cycle if the Empty flag ( $\overline{\mathrm{EF}}$ ) is not LOW. Data outputs (Q0-Q8) are in a high impedance condition between read operations ( $\overline{\mathbf{R}}$ HIGH), when the FIFO is empty, or when the FIFO is in the Depth Expansion Mode but is not the active device.

The falling edge of $\bar{R}$ during the last read cycle before the empty condition triggers a HIGH to LOW transition of $\overline{\mathrm{EF}}$, prohibiting any further read operations until tWEF after a valid write.

## Retransmit

The Retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be interrogated by the receiver and retransmitted if necessary.
The Retransmit ( $\overline{\mathrm{RT}}$ ) input is active in the Single Device Mode only. The Retransmit feature is intended for use when 512/1024/2048 (corresponding to device depth) or less writes have occurred since the previous MR cycle. A LOW pulse on $\overline{\mathrm{RT}}$ resets the internal read pointer to the first physical location of the FIFO. The write pointer is unaffected. $\overline{\mathbf{R}}$ and $\overline{\mathbf{W}}$ must both be HIGH during a retransmit cycle. Full, Half Full and Empty flags are governed by the relative locations of the Read and Write pointers and will be updated by a retransmit operation.
After a retransmit cycle, previously read data may be reaccessed using $\overline{\mathbf{R}}$ to initiate standard read cycles beginning with the first physical location.

## Single Device/Width Expansion Modes

Single Device and Width Expansion Modes are entered by grounding XI. During these modes the $\overline{\mathrm{HF}}$ and $\overline{\mathrm{RT}}$ features are available. FIFOs can be expanded in width to provide word widths greater than 9 in increments of 9 . During Width Expansion Mode all control line inputs are common to all devices and flag outputs from any device can be monitored.

## Depth Expansion Mode (Figure 3)

Depth Expansion Mode is entered when, during a $\overline{\mathrm{MR}}$ cycle, Expansion Out (XO) of one device is connected to Expansion In ( $\overline{\mathrm{XI}}$ ) of the next device, with $\overline{\mathrm{XO}}$ of the last device connected to $\overline{\mathrm{XI}}$ of the first device. In the Depth Expansion Mode the First Load ( $\overline{\mathrm{FL}}$ ) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, $\overline{X O}$ is pulsed LOW when the last physical location of the previous FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time. All other devices are in standby.
FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9 . When expanding in depth, a composite $\overline{\mathrm{FF}}$ must be created by OR-ing the $\overline{\mathrm{FF}}$ s together. Likewise, a composite $\overline{\mathrm{EF}}$ is created by OR-ing the $\overline{\mathrm{EF}}$ s together. $\overline{\mathrm{HF}}$ and $\overline{\mathrm{RT}}$ functions are not available in Depth Expansion Mode.
trchitecture (Continued)


Figure 3. Depth Expansion

## Typical DC and AC Characteristics




OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


NORMALIZED $\mathrm{t}_{\mathrm{A}}$
vs. SUPPLY VOLTAGE


NORMALIZED $\mathfrak{t}_{\mathrm{A}}$
vs. AMBIENT TEMPERATURE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


TYPICAL $t_{A}$ CHANGE
vs. OUTPUT LOADING


NORMALIZED ICC vs. FREQUENCY


Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C420-20PC | P15 | Commercial |
|  | CY7C420-20DC | D16 |  |
| 25 | CY7C420-25PC | P15 | Commercial |
|  | CY7C420-25DC | D16 |  |
|  | CY7C420-25PI | P15 | Industrial |
|  | CY7C420-25DMB | D16 | Military |
|  | CY7C420-30PC | P15 | Commercial |
|  | CY7C420-30DC | D16 |  |
|  | CY7C420-30PI | P15 | Industrial |
|  | CY7C420-30DMB | D16 | Military |
| 40 | CY7C420-40PC | P15 | Commercial |
|  | CY7C420-40DC | D16 |  |
|  | CY7C420-40PI | P15 | Industrial |
|  | CY7C420-40DMB | D16 | Military |
| 65 | CY7C420-65PC | P15 | Commercial |
|  | CY7C420-65DC | D16 |  |
|  | CY7C420-65PI | P15 | Industrial |
|  | CY7C420-65DMB | D16 | Military |

shaded area contains preliminary information.

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C421-20PC | P21 | Commercial |
|  | CY7C421-20JC | J65 |  |
|  | CY7C421-20VC | V21 |  |
|  | CY7C421-20DC | D22 |  |
|  | CY7C421-20LC | LSs |  |
| 25 | CY7C421-25PC | P21 | Commercial |
|  | CY7C421-25JC | J65 |  |
|  | CY7C421-25VC | V21 |  |
|  | CY7C421-25DC | D22 |  |
|  | CY7C421-25LC | L55 |  |
|  | CY7C421-25PI | P21 | Industrial |
|  | CY7C421-25JI | J65 |  |
|  | CY7C421-25DMB | D22 | Military |
|  | CY7C421-25LMB | L55 |  |
|  | CY7C421-25KMB | K74 |  |
| 30 | CY7C421-30PC | P21 | Commercial |
|  | CY7C421-30JC | J65 |  |
|  | CY7C421-30VC | V21 |  |
|  | CY7C421-30DC | D22 |  |
|  | CY7C421-30LC | L55 |  |
|  | CY7C421-30PI | P21 | Industrial |
|  | CY7C421-30JI | J65 |  |
|  | CY7C421-30DMB | D22 | Military |
|  | CY7C421-30LMB | L55 |  |
|  | CY7C421-30KMB | K74 |  |
| 40 | CY7C421-40PC | P21 | Commercial |
|  | CY7C421-40JC | J65 |  |
|  | CY7C421-40VC | V21 |  |
|  | CY7C421-40DC | D22 |  |
|  | CY7C421-40LC | L55 |  |
|  | CY7C421-40PI | P21 | Industrial |
|  | CY7C421-40JI | J65 |  |
|  | CY7C421-40DMB | D22 | Military |
|  | CY7C421-40LMB | L55 |  |
|  | CY7C421-40KMB | K74 |  |
| 65 | CY7C421-65PC | P21 | Commercial |
|  | CY7C421-65JC | J65 |  |
|  | CY7C421-65VC | V21 |  |
|  | CY7C421-65DC | D22 |  |
|  | CY7C421-65LC | L55 |  |
|  | CY7C421-65PI | P21 | Industrial |
|  | CY7C421-65JI | J65 |  |
|  | CY7C421-65DMB | D22 | Military |
|  | CY7C421-65LMB | L55 |  |
|  | CY7C421-65KMB | K74 |  |

Ordering Information (Continued)

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| $20$ | CYIC424-20rc | P15 | Commercial |
|  | CI7C424-2010 | D16 |  |
| 25 | CY7C424-25PC | P15 | Commercial |
|  | CY7C424-25DC | D16 |  |
|  | CY7C424-25PI | P15 | Industrial |
|  | CY7C424-25DMB | D16 | Commercial |
| 30 | CY7C424-30PC | P15 | Commercial |
|  | CY7C424-30DC | D16 |  |
|  | CY7C424-30PI | P15 | Industrial |
|  | CY7C424-30DMB | D16 | Military |
| 40 | CY7C424-40PC | P15 | Commercial |
|  | CY7C424-40DC | D16 |  |
|  | CY7C424-40PI | P15 | Industrial |
|  | CY7C424-40DMB | D16 | Military |
| 65 | CY7C424-65PC | P15 | Commercial |
|  | CY7C424-65DC | D16 |  |
|  | CY7C424-65PI | P15 | Industrial |
|  | CY7C424-65DMB | D16 | Military |

Shaded area contains preliminary information.

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| $20$ | CY7C42S-20PC | P21 | Commercial |
|  | Cr7C425-20IC | J65. |  |
|  | CYTC425-20DC | D22. |  |
|  | Cr7C425-201C | 155 |  |
|  | CY7C425-20ve | V21 |  |
| 25 | CY7C425-25PC | P21 | Commercial |
|  | CY7C425-25JC | J65 |  |
|  | CY7C425-25DC | D22 |  |
|  | CY7C425-25LC | L55 |  |
|  | CY7C425-25VC | V21 |  |
|  | CY7C425-25PI | P21 | Industrial |
|  | CY7C425-25JI | J65 |  |
|  | CY7C425-25DMB | D22 | Military |
|  | CY7C425-25LMB | L55 |  |
|  | CY7C425-25KMB | K74 |  |
| 30 | CY7C425-30PC | P21 | Commercial |
|  | CY7C425-30JC | J65 |  |
|  | CY7C425-30DC | D22 |  |
|  | CY7C425-30LC | L55 |  |
|  | CY7C425-30VC | V21 |  |
|  | CY7C425-30PI | P21 | Industrial |
|  | CY7C425-30JI | J65 |  |
|  | CY7C425-30DMB | D22 | Military |
|  | CY7C425-30LMB | L55 |  |
|  | CY7C425-30KMB | K74 |  |
| 40 | CY7C425-40PC | P21 | Commercial |
|  | CY7C425-40JC | J65 |  |
|  | CY7C425-40DC | D22 |  |
|  | CY7C425-40LC | L55 |  |
|  | CY7C425-40VC | V21 |  |
|  | CY7C425-40PI | P21 | Industrial |
|  | CY7C425-40JI | J65 |  |
|  | CY7C425-40DMB | D22 | Military |
|  | CY7C425-40LMB | L55 |  |
|  | CY7C425-40KMB | K74 |  |
| 65 | CY7C425-65PC | P21 | Commercial |
|  | CY7C425-65JC | J65 |  |
|  | CY7C425-65DC | D22 |  |
|  | CY7C425-65LC | L55 |  |
|  | CY7C425-65VC | V21 |  |
|  | CY7C425-65PI | P21 | Industrial |
|  | CY7C425-65JI | J65 |  |
|  | CY7C425-65DMB | D22 | Military |
|  | CY7C425-65LMB | L55 |  |
|  | CY7C425-65KMB | K74 |  |

Ordering Information (Continued)

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| -20 | CY7C428-20PC. | P15 | Commercial |
|  | CY7C428-20DC | D16 |  |
| 25 | CY7C428-25PC | P15 | Commercial |
|  | CY7C428-25DC | D16 |  |
|  | CY7C428-25PI | P15 | Industrial |
|  | CY7C428-25DMB | D16 | Military |
| 30 | CY7C428-30PC | P15 | Commercial |
|  | CY7C428-30DC | D16 |  |
|  | CY7C428-30PI | P15 | Industrial |
|  | CY7C428-30DMB | D16 | Military |
| 40 | CY7C428-40PC | P15 | Commercial |
|  | CY7C428-40DC | D16 |  |
|  | CY7C428-40PI | P15 | Industrial |
|  | CY7C428-40DMB | D16 | Military |
| 65 | CY7C428-65PC | P15 | Commercial |
|  | CY7C428-65DC | D16 |  |
|  | CY7C428-65PI | P15 | Industrial |
|  | CY7C428-65DMB | D16 | Military |

Shaded area contains preliminary information.

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C429-20PC | P21 | Commercial |
|  | CY7C429-20JC | J65 |  |
|  | CY7C429-20DC | D22 |  |
|  | CY7C429-20LC | L55 |  |
|  | CY7C429-20vC | V21 |  |
| 25 | CY7C429-25PC | P21 | Commercial |
|  | CY7C429-25JC | J65 |  |
|  | CY7C429-25DC | D22 |  |
|  | CY7C429-25LC | L55 |  |
|  | CY7C429-25VC | V21 |  |
|  | CY7C429-25PI | P21 | Industrial |
|  | CY7C429-25JI | J65 |  |
|  | CY7C429-25DMB | D22 | Military |
|  | CY7C429-25LMB | L55 |  |
|  | CY7C429-25KMB | K74 |  |
| 30 | CY7C429-30PC | P21 | Commercial |
|  | CY7C429-30JC | J65 |  |
|  | CY7C429-30DC | D22 |  |
|  | CY7C429-30LC | L55 |  |
|  | CY7C429-30VC | V21 |  |
|  | CY7C429-30PI | P21 | Industrial |
|  | CY7C429-30JI | J65 |  |
|  | CY7C429-30DMB | D22 | Military |
|  | CY7C429-30LMB | L55 |  |
|  | CY7C429-30KMB | K74 |  |
| 40 | CY7C429-40PC | P21 | Commercial |
|  | CY7C429-40JC | J65 |  |
|  | CY7C429-40DC | D22 |  |
|  | CY7C429-40LC | L55 |  |
|  | CY7C429-40VC | V21 |  |
|  | CY7C429-40PI | P21 | Industrial |
|  | CY7C429-40JI | J65 |  |
|  | CY7C429-40DMB | D22 | Military |
|  | CY7C429-40LMB | L55 |  |
|  | CY7C429-40KMB | K74 |  |
| 65 | CY7C429-65PC | P21 | Commercial |
|  | CY7C429-65JC | J65 |  |
|  | CY7C429-65DC | D22 |  |
|  | CY7C429-65LC | L55 |  |
|  | CY7C429-65VC | V21 |  |
|  | CY7C429-65PI | P21 | Industrial |
|  | CY7C429-65JI | J65 |  |
|  | CY7C429-65DMB | D22 | Military |
|  | CY7C429-65LMB | L55 |  |
|  | CY7C429-65KMB | K74 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $t_{\text {RC }}$ | $9,10,11$ |
| $t_{\text {A }}$ | $9,10,11$ |
| $t_{\text {RR }}$ | $9,10,11$ |
| $t_{\text {PR }}$ | $9,10,11$ |
| $t_{\text {LZR }}$ | $9,10,11$ |
| $t_{\text {DVR }}$ | $9,10,11$ |
| $t_{\text {HZR }}$ | $9,10,11$ |
| $t_{\text {WC }}$ | $9,10,11$ |
| $t_{\text {PW }}$ | $9,10,11$ |
| $t_{\text {HWZ }}$ | $9,10,11$ |
| $t_{\text {WR }}$ | $9,10,11$ |
| $t_{\text {SD }}$ | $9,10,11$ |
| $t_{\text {HD }}$ | $9,10,11$ |
| $t_{\text {MRSC }}$ | $9,10,11$ |
| $t_{\text {PMR }}$ | $9,10,11$ |
| $t_{\text {RMR }}$ | $9,10,11$ |
| $t_{\text {RPW }}$ | $9,10,11$ |
| $t_{\text {WPW }}$ | $9,10,11$ |
| $t_{\text {RTC }}$ | $9,10,11$ |
| $t_{\text {PRT }}$ | $9,10,11$ |
| $t_{\text {RTR }}$ | $9,10,11$ |
| $t_{\text {EFL }}$ | $9,10,11$ |
| $t_{\text {HFH }}$ | $9,10,11$ |
| $t_{\text {FFH }}$ | $9,10,11$ |
|  |  |


| Parameters | Subgroups |
| :---: | :---: |
| tref | 9,10,11 |
| trfF | 9,10,11 |
| twEF | 9,10,11 |
| twFF | 9,10,11 |
| $\mathrm{t}_{\text {WHF }}$ | 9,10,11 |
| $\mathrm{t}_{\text {RHF }}$ | 9,10,11 |
| $\mathrm{t}_{\text {RAE }}$ | 9,10,11 |
| tr PE | 9,10,11 |
| twaF | 9,10,11 |
| twPF | 9,10,11 |
| $\mathrm{t}_{\mathrm{XOL}}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{XOH}}$ | 9,10,11 |

Document \#: 38-00079-F

## Features

- $4096 \times 9$ FIFO buffer memory
- Dual port RAM cell
- Asynchronous read/write
- High speed 28.5 MHz read/write independent of depth/width
- 25 ns access time
- Low operating power
$I_{C C}($ max. $)=142 \mathrm{~mA}$ commercial
$I_{C C}$ (max.) $=\mathbf{1 6 0} \mathbf{m A}$ military
- Half full flag in standalone
- Empty and full flags
- Retransmit in standalone
- Expandable in width and depth
- Parallel Cascade minimizes bubblethrough
- $5 \mathrm{~V} \pm 10 \%$ supply
- 300 mil DIP packaging
- 300 mil SOJ packaging
- TTL compatible
- Three-state outputs
- Pin compatible and functional equivalent to IDT7204


## Functional Description

The CY7C432 and CY7C433 are 4096 words by 9-bit wide first-in first-out (FIFO) memories offered in 600 mil wide and 300 mil wide packages, respectively. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and empty flags are provided to prevent over-run and under-run. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays so that throughput is not reduced. Data is steered in a similar manner.
The read and write operations may be asynchronous; each can occur at a rate of 28.5 MHz . The write operation occurs when the Write ( $\overline{\mathrm{W}}$ ) signal is LOW. Read occurs when Read ( $\overline{\mathrm{R}}$ ) goes LOW. The 9 data outputs go to
the high impedance state when $\overline{\mathrm{R}}$ is HIGH.
A Half-Full ( $\overline{\mathrm{HF}}$ ) output flag is provided that is valid in the standalone and width expansion configurations. In the depth expansion configuration this pin provides the expansion out ( $\overline{\mathrm{XO}}$ ) information which is used to tell the next FIFO that it will be activated.
In the standalone and width expansion configurations a LOW on the Retransmit ( $\overline{\mathrm{RT}}$ ) input causes the FIFO's to retransmit the data. Read Enable ( $\overline{\mathbf{R}}$ ) and Write Enable ( $\overline{\mathbf{W}}$ ) must both be HIGH during a retransmit cycle, and then $\overline{\mathrm{R}}$ is used to access the data.
The CY7C432 and CY7C433 are fabricated using an advanced 0.8 micron N-well CMOS technology. Input ESD protection is greater than 2000 V and latchup is prevented by careful layout, guard rings and a substrate bias generator.

## Logic Block Diagram



## Pin Configurations

| PLCC/LCC |
| :---: | :---: |
| Top View |

Top View

## Selection Guide

|  |  | $\begin{aligned} & \text { 7C432-25 } \\ & \text { 7C433-25 } \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{C} 432-30 \\ & \text { 7C433-30 } \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{C} 432-40 \\ & \text { 7C433-40 } \end{aligned}$ | $\begin{aligned} & \text { 7C432-65 } \\ & \text { 7C433-65 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency (MHz) |  | 28.5 | 25 | 20 | 12.5 |
| Access Time (ns) |  | 25 | 30 | 40 | 65 |
| Maximum Operating Current (mA) | Commercial | 142 | 135 | 125 | 110 |
|  | Military |  | 160 | 145 | 130 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Ambient Temperature with | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883 Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-up Curr |  | $>200 \mathrm{~mA}$ |
| Supply Voltage to Ground Potential . . . -0.5 V to +7.0 V | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State. . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0W | Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Output Current, into Outputs (Low) . . . . . . . . . . . . 20 mA | Military ${ }^{\text {[3] }}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range ${ }^{[4]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline \text { 7C432-25 } \\ & \text { 7C433-25 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 432-30 \\ & \text { 7C433-30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C432-40 } \\ & \text { 7C433-40 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C432-65 } \\ & \text { 7C433-65 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=$ | $-2 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8$ | 8.0 mA |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathbf{V I H}^{[7]}$ | Input HIGH Voltage |  | Commercial | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\text {CC }}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  |  | Military/Ind |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\text {I }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | $-10$ | + 10 | $-10$ | +10 | -10 | + 10 | $\mu \mathrm{A}$ |
| $\mathbf{I}_{\mathbf{O Z}}$ | Output Leakage Current | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}}$ | $\leq \mathrm{V}_{\mathrm{CC}}$ | $-10$ | +10 | -10 | + 10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial ${ }^{\text {[5] }}$ |  | 142 |  | 135 |  | 125 |  | 110 | mA |
|  |  |  | Military ${ }^{[6] / \text { Ind }}$ |  |  |  | 160 |  | 145 |  | 130 | mA |
| $\mathrm{ISB}_{1}$ | Standby Current | All Inputs $=\mathrm{V}_{\mathrm{IH}}$ Min. | Commercial |  | 25 |  | 25 |  | 25 |  | 25 | mA |
|  |  |  | Military/Ind |  |  |  | 30 |  | 30 |  | 30 | mA |
| $\mathrm{I}_{\mathrm{SB}_{2}}$ | Power Down Current | All Inputs$\mathrm{v}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | Commercial |  | 20 |  | 20 |  | 20 |  | 20 | mA |
|  |  |  | Military/Ind |  |  |  | 25 |  | 25 |  | 25 | mA |
| Ios | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Output Short Circuit } \\ \text { Current }[1] \end{array} \\ \hline \end{array}$ | $\mathrm{v}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  |  | -90 |  | -90 |  | -90 |  | -90 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 7 |  |

## Notes:

1. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
2. Tested initially and after any design or process changes that may affect these parameters.
3. $T_{A}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.
5. $\mathrm{I}_{\mathrm{CC}}($ commercial $)=110 \mathrm{~mA}+[(\mathrm{f}-12.5) * 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\bar{f} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
6. $\mathrm{I}_{\mathrm{CC}}($ military $)=130 \mathrm{~mA}+[(\mathrm{f}-12.5) * 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\stackrel{f}{f} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
7. $\overline{\text { XI must }}$ use CMOS levels with $\mathrm{V}_{\mathrm{IH}} \geq 3.5 \mathrm{~V}$.

## AC Test Load and Waveform



0169-4

## Figure 1a



0169-6
Figure 2. All Input Pulses

Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0-\underbrace{200 \Omega} \longrightarrow \mathbf{O V}
$$

0169-18
Switching Characteristics Over the Operating Range ${ }^{[1,4]}$

| Parameter | Description | $\begin{array}{r} \text { 7C432-25 } \\ \text { 7C433-25 } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { 7C432-30 } \\ & \text { 7C433-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C432-40 } \\ & \text { 7C433-40 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 432-65 \\ & 7 \mathrm{C} 433-65 \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| tPR | Read Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {LZR }}{ }^{[3]}$ | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {DVR }}{ }^{\text {[2, 3] }}$ | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZR}}{ }^{[2,3]}$ | Read HIGH to High Z |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| twc | Write Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tPW | Write Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{HWZ}}{ }^{\text {[3] }}$ | Write HIGH to Low Z | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{W}}$ | Write Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 15 |  | 18 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 10 |  | ns |
| $\mathrm{t}_{\text {MRSC }}$ | $\overline{\mathrm{MR}}$ Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tPMR | $\overline{M R}$ Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| trMR | $\overline{\text { MR Recovery Time }}$ | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| tRPW | Read HIGH to MR HIGH | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| twPW | Write HIGH to MR HIGH | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| trTC | Retransmit Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tpRT | Retransmit Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| triR | Retransmit Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{EFL}}$ | $\overline{\mathrm{MR}}$ to EF LOW |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\mathrm{HFH}}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{HF}} \mathrm{HIGH}$ |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| tFFH | $\overline{\text { MR }}$ to $\overline{\mathrm{FF}} \mathrm{HIGH}$ |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| treF | Read LOW to $\overline{\mathrm{EF}}$ LOW |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to $\overline{\mathrm{FF}}$ HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| twEF | Write HIGH to $\overline{\mathrm{EF}} \mathrm{HIGH}$ |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| tWFF | Write LOW to $\overline{\mathrm{FF}}$ LOW |  | 25 |  | 30 |  | 35 |  | 60 | ns |

Switching Characteristics Over the Operating Rangel ${ }^{[1,4]}$ (Continued)

| Parameter | Description | $\begin{aligned} & \text { 7C432-25 } \\ & \text { 7C433-25 } \end{aligned}$ |  | $\begin{array}{r} \text { 7C432-30 } \\ \text { 7C433-30 } \end{array}$ |  | $\begin{aligned} & \text { 7C432-40 } \\ & \text { 7C433-40 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C432-65 } \\ & \text { 7C433-65 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| twhF | Write LOW to $\overline{\mathrm{HF}}$ LOW |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| trHF | Read HIGH to $\overline{\mathrm{HF}} \mathrm{HIGH}$ |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| traE | Effective Read from Write HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $t_{\text {RPE }}$ | Effective Read Pulse <br> Width after EF HIGH | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| twaf | Effective Write from Read HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| twPF | Effective Write Pulse Width after $\overline{\text { FF HIGH }}$ | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| tXOL | Expansion Out LOW Delay from Clock |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| ${ }^{\text {t }} \mathrm{XOH}$ | Expansion Out HIGH Delay from Clock |  | 25 |  | 30 |  | 40 |  | 65 | ns |

## Notes:

1. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance, as in Figure Ia, unless otherwise specified.
2. $\mathrm{t}_{\mathrm{HZR}}$ and $\mathrm{t}_{\mathrm{DVR}}$ use capacitance loading as in Figure 1 b.
3. $t_{H Z R}$ transition is measured at +500 mV from VOL and -500 mV from $V_{O H} \cdot t_{D V R}$ transition is measured at the $1.5 V$ level. $t_{H W Z}$ and $\mathrm{t}_{\text {LZR }}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.
4. See the last page of this specification for Group A subgroup testing information.

## Switching Waveforms

## Asynchronous Read and Write Timing Diagram



## Master Reset Timing Diagram



Notes:

1. $\mathrm{t}_{\mathrm{MRSC}}=\mathrm{t}_{\mathrm{PMR}}+\mathrm{t}_{\mathrm{RMR}}$.
2. $\bar{W}$ and $\bar{R} \geq V_{I H}$ for at least twPW or $t_{R P R}$ before the rising edge of MR.

## Switching Waveforms (Continued)

## Half-Full Flag Timing Diagram



0169-9
Last WRITE to First READ Full Flag Timing Diagram


Last READ to First WRITE Empty Flag Timing Diagram


## Retransmit Timing Diagram



0169-12

## Notes:

1. $\mathrm{t}_{\mathrm{RTC}}=\mathrm{t}_{\mathrm{RT}}+\mathrm{t}_{\mathrm{RTR}}$.
2. $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at $\mathrm{t}_{\mathrm{R} T C}$.

## Switching Waveforms (Continued)

## Empty Flag and Read Bubble-Through Mode Timing Diagram



## Full Flag and Write Bubble-Through Mode Timing Diagram



## Expansion Timing Diagrams


*Expansion Out of Device $1\left(\overline{\mathrm{XO}}_{1}\right)$ is connected to Expansion In of Device $2\left(\overline{\mathrm{XI}}_{2}\right)$.

## Architecture

The CY7C432/33 FIFOs consist of an array of 4096 words of 9-bits each (implemented by an array of dual port RAM cells), a read pointer, a write pointer, control signals ( $\overline{\mathrm{W}}$, $\overline{\mathbf{R}}, \overline{\text { XI }}, \overline{\mathbf{X O}}, \overline{\mathrm{FL}}, \overline{\mathbf{R T}}, \overline{\mathrm{MR}}$ ) and Full, Half Full, and Empty flags.

## Dual Port RAM

The dual port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

## Resetting the FIFO

Upon power up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag ( $\overline{\mathrm{EF}}$ ) being LOW, and both the Half-Full ( $\overline{\mathrm{HF}}$ ) and Full flag ( $\overline{\mathrm{FF}})$ resetting to HIGH. Read ( $\overline{\mathrm{R}}$ ) and Write ( $\overline{\mathrm{W}}$ ) must be HIGH $t_{\text {RPW }} /$ twPW before and $t_{\text {RMR }}$ after the rising edge of $\overline{M R}$ for a valid reset cycle.

## Writing Data to the FIFO

The availability of an empty location is indicated by the HIGH state of the Full flag ( $\overline{\mathrm{FF}})$. A falling edge of Write (W) initiates a write cycle. Data appearing at the inputs (D0-D8) tsD before and $\mathrm{t}_{\mathrm{HD}}$ after the rising edge of $\overline{\mathrm{W}}$ will be stored sequentially in the FIFO.
The Empty flag ( $\overline{\mathrm{EF}}$ ) LOW to HIGH transition occurs tWEF after the first LOW to HIGH transition on the write clock of an empty FIFO. The Half-Full flag ( $\overline{\mathrm{HF}}$ ) will go LOW on the falling edge of the write clock following the occurrence of half full. HF will remain LOW while less than one half of the total memory of this device is available for writing. The LOW to HIGH transition of the HF flag occurs on the rising edge of $\operatorname{Read}(\overline{\mathrm{R}}) . \overline{\mathrm{HF}}$ is available in Single Device Mode only. The Full flag ( $\overline{\mathrm{FF}}$ ) goes low on the falling edge of $\bar{W}$ during the cycle in which the last available location in the FIFO is written, prohibiting overflow. $\overline{\mathrm{FF}}$ goes HIGH $\mathrm{t}_{\text {RFF }}$ after the completion of a valid read of a full FIFO.

## Reading Data from the FIFO

The falling edge of Read $(\overline{\mathbf{R}})$ initiates a read cycle if the Empty flag ( $\overline{\mathrm{EF}}$ ) is not LOW. Data outputs (Q0-Q8) are in a high impedance condition between read operations ( $\overline{\mathbf{R}}$ HIGH), when the FIFO is empty, or when the FIFO is in the Depth Expansion Mode but is not the active device.

The falling edge of $\overline{\mathrm{R}}$ during the last read cycle before the empty condition triggers a HIGH to LOW transition of $\overline{\mathrm{EF}}$, prohibiting any further read operations until twEF after a valid write.

## Retransmit

The Retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be interrogated by the receiver and retransmitted if necessary.
The Retransmit ( $\overline{\mathrm{RT}}$ ) input is active in the Single Device Mode only. The Retransmit feature is intended for use when 4096 or less writes have occurred since the previous $\overline{\mathrm{MR}}$ cycle. A LOW pulse on $\overline{\mathrm{RT}}$ resets the internal read pointer to the first physical location of the FIFO. The write pointer is unaffected. $\overline{\mathbf{R}}$ and $\bar{W}$ must both be HIGH during a retransmit cycle. Full, Half Full and Empty flags are governed by the relative locations of the Read and Write pointers and will be updated by a retransmit operation.
After a retransmit cycle, previously read data may be reaccessed using $\overline{\mathrm{R}}$ to initiate standard read cycles beginning with the first physical location.

## Single Device/Width Expansion Modes

Single Device and Width Expansion Modes are entered by connecting XI to ground prior to an $\overline{\mathrm{MR}}$ cycle. During these modes the $\overline{\mathrm{HF}}$ and $\overline{\mathrm{RT}}$ features are available. FIFOs can be expanded in width to provide word widths greater than 9 in increments of 9. During Width Expansion Mode all control line inputs are common to all devices and flag outputs from any device can be monitored.

## Depth Expansion Mode (Figure 3)

Depth Expansion Mode is entered when, during a $\overline{\mathrm{MR}}$ cycle, Expansion Out ( $\overline{\mathbf{X O}}$ ) of one device is connected to Expansion In ( $\overline{\mathrm{XI}}$ ) of the next device, with XO of the last device connected to XI of the first device. In the Depth Expansion Mode the First Load ( $\overline{\mathrm{FL}}$ ) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, XO is pulsed LOW when the last physical location of the previous FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time. All other devices are in standby.
FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9 . When expanding in depth, a composite $\overline{\mathrm{FF}}$ must be created by OR-ing the $\overline{\mathrm{FFs}}$ together. Likewise, a composite $\overline{\mathrm{EF}}$ is created by OR-ing the $\overline{\mathrm{EF}}$ together. $\overline{\mathrm{HF}}$ and $\overline{\mathrm{RT}}$ functions are not available in Depth Expansion Mode.

Architecture (Continued)


Figure 3. Depth Expansion

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C432-25PC | P15 | Commercial |
|  | CY7C432-25DC | D16 |  |
|  | CY7C432-25PI | P15 | Industrial |
|  | CY7C432-30PC | P15 | Commercial |
|  | CY7C432-30DC | D16 |  |
|  | CY7C432-30PI | P15 | Industrial |
|  | CY7C432-30DMB | D16 | Military |
| 40 | CY7C432-40PC | P15 | Commercial |
|  | CY7C432-40DC | D16 |  |
|  | CY7C432-40PI | P15 | Industrial |
|  | CY7C432-40DMB | D16 | Military |
| 65 | CY7C432-65PC | P15 | Commercial |
|  | CY7C432-65DC | D16 |  |
|  | CY7C432-65PI | P15 | Industrial |
|  | CY7C432-65DMB | D16 | Military |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C433-25PC | P21 | Commercial |
|  | CY7C433-25VC | V21 |  |
|  | CY7C433-25DC | D22 |  |
|  | CY7C433-25LC | L55 |  |
|  | CY7C433-25JC | J65 |  |
|  | CY7C433-25PI | P21 | Industrial |
|  | CY7C433-25JI | J65 |  |
| 30 | CY7C433-30PC | P21 | Commercial |
|  | CY7C433-30VC | V21 |  |
|  | CY7C433-30DC | D22 |  |
|  | CY7C433-30LC | L55 |  |
|  | CY7C433-30JC | J65 |  |
|  | CY7C433-30PI | P21 | Industrial |
|  | CY7C433-30JI | J65 |  |
|  | CY7C433-30DMB | D22 | Military |
|  | CY7C433-30LMB | L55 |  |
|  | CY7C433-30KMB | K74 |  |
| 40 | CY7C433-40PC | P21 | Commercial |
|  | CY7C433-40VC | V21 |  |
|  | CY7C433-40DC | D22 |  |
|  | CY7C433-40LC | L55 |  |
|  | CY7C433-40JC | J65 |  |
|  | CY7C433-40PI | P21 | Industrial |
|  | CY7C433-40JI | J65 |  |
|  | CY7C433-40DMB | D22 | Military |
|  | CY7C433-40LMB | L55 |  |
|  | CY7C433-40KMB | K74 |  |
| 65 | CY7C433-65PC | P21 | Commercial |
|  | CY7C433-65VC | V21 |  |
|  | CY7C433-65DC | D22 |  |
|  | CY7C433-65LC | L55 |  |
|  | CY7C433-65JC | J65 |  |
|  | CY7C433-65PI | P21 | Industrial |
|  | CY7C433-65JI | J65 |  |
|  | CY7C433-65DMB | D22 | Military |
|  | CY7C433-65LMB | L55 |  |
|  | CY7C433-65KMB | K74 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{A}}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{RR}}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{PR}}$ | 9,10,11 |
| $\mathrm{t}_{\text {LZR }}$ | 9,10,11 |
| tple | 9,10,11 |
| $\mathrm{t}_{\mathrm{HZR}}$ | 9,10,11 |
| twC | 9,10,11 |
| tpw | 9,10,11 |
| thwZ | 9,10,11 |
| $\mathrm{t}_{\text {WR }}$ | 9,10,11 |
| $\mathrm{t}_{\text {SD }}$ | 9,10,11 |
| thD | 9,10,11 |
| $\mathrm{t}_{\text {MRSC }}$ | 9,10,11 |
| tPMR | 9,10,11 |
| trMR | 9,10,11 |
| trPW | 9,10,11 |
| twPW | 9,10,11 |
| trTC | 9,10,11 |
| tPRT | 9,10,11 |
| trTR | 9,10,11 |
| teFL | 9,10,11 |
| $\mathrm{t}_{\mathrm{HFH}}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{FFH}}$ | 9,10,11 |


| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\text {REF }}$ | 9,10,11 |
| trFF | 9,10,11 |
| twEF | 9,10,11 |
| twFF | 9,10,11 |
| twhF | 9,10,11 |
| trHF | 9,10,11 |
| traE | 9,10,11 |
| trPE | 9,10,11 |
| twaF | 9,10,11 |
| twPF | 9,10,11 |
| $\mathrm{t}_{\mathrm{XOL}}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{XOH}}$ | 9,10,11 |

## Features

- $2048 \times 9$ FIFO buffer memory
- Bidirectional operation
- High-speed $25-\mathrm{MHz}$ asynchronous reads and writes
- Simple control interface
- Registered and transparent bypass modes
- Flags indicate empty, full and half full conditions
- $5 \mathrm{~V} \pm 10 \%$ supply
- Available in 300-mil DIP, PLCC, LCC, and SOJ packages
- TTL compatible


## Functional Description

The CY7C439 is a $2048 \times 9$ FIFO memory capable of bidirectional operation. As the term first-in first-out (FIFO) implies, data becomes available to the output port in the same order that it was presented to the input port. There are two pins that indicate the amount of data contained within the FIFO block- $\bar{E} / \mathbf{F}$ (empty/full) and HF (half full). These pins can be decoded to determine one of four states. Two 9 -bit data ports are provided. The direction selected for the FIFO determines the input and output ports. The FIFO direction can be programmed by the user at any time through the use of the reset pin (MR) and the bypass/direction pin ( $\overline{\mathrm{BYPA}}$ ). There are no control or status registers on the CY7C439, making the part simple to use while meeting the needs of the majority of bidirectional FIFO applications.

FIFO read and write operations may occur simultaneously, and each can occur at up to 25 MHz . The port designated as the write port drives its strobe pin (STBX, $\mathbf{X}=\mathbf{A}$ or B) LOW to initiate the write operation. The port designated as the read port drives its strobe pin LOW to initiate the read operation. Output port pins go to a high-impedance state when the associated strobe pin is HIGH. All normal FIFO operations require the bypass control pin ( $\overline{\mathbf{B Y P X}}, \mathrm{X}=\mathrm{A}$ or B ) to remain HIGH.
In addition to the FIFO, two other data paths are provided on the
CY7C439; registered bypass and transparent bypass. Registered bypass can be considered as a single-word FIFO in the reverse direction to the main FIFO. The bypass register provides a means of sending a 9-bit status or control word to the FIFO-write port. The bypass

## Logic Block Diagram



Pin Configurations


## Selection Guide

|  |  | 7C439-30 | 7C439-40 | 7C439-65 |
| :---: | :---: | :---: | :---: | :---: |
| Frequency (MHz) |  | 25 | 20 | 12.5 |
| Access Time (ns) |  | 30 | 40 | 65 |
| Maximum Operating Current (mA) | Commercial | 145 | 130 | 115 |
|  | Military | - | 165 | 145 |

## Functional Description (Continued)

data available pin ( $\overline{\mathrm{BDA}}$ ) indicates whether the bypass register is full or empty. The direction of the bypass register is always opposite to that of the main FIFO.
The port designated to write to the bypass register drives its bypass control pin (BYPX) LOW. The other port detects the presence of data by monitoring $\overline{\mathrm{BDA}}$, and reads the data by driving its bypass control pin (BYPX) LOW. Registered bypass operations require that the associated FIFO strobe pin (STBX) remains HIGH. Registered bypass operations do not affect data residing in the FIFO, or FIFO operations at the other port.
Transparent bypass provides a means of transferring a single word ( 9 bits) of data immediately in either direction. This feature allows the device to act as a simple 9-bit
bidirectional buffer. This is useful for allowing the controlling circuitry to access a dumb peripheral for control/programming information.
For transparent bypass, the port wishing to send immediate data to the other side side drives both its bypass and its strobe pins LOW simultaneously. This causes the buffered data to be driven out of the other port. On-chip circuitry detects conflicting use of the control pins and causes both data ports to enter a high-impedance state until the conflict is resolved.
The CY7C439 is fabricated using an advanced $0.8 \mu \mathrm{~N}$-well CMOS technology. Input ESD protection is greater than 2000 V , and latch-up is prevented by reliable layout techniques, guard rings, and a substrate bias generator.

Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . W
Output Current, into Outputs (Low) . . . . . . . . . . . . . 20 mA
Pin Definitions

| Signal <br> Name | I/O | Description |
| :---: | :---: | :--- |
| $\mathbf{A}_{(8-0)}$ | I/O | Data Port Associated with $\overline{\text { BYPA }}$ and $\overline{\text { STBA }}$ |
| $\mathbf{B}_{(8-0)}$ | I/O | Data Port Associated with $\overline{\text { BYPB }}$ and $\overline{\text { STBB }}$ |
| $\overline{\text { BYPA }}$ | I | Registered Bypass Mode Select for A Side |
| $\overline{\text { BYPB }}$ | I | Registered Bypass Mode Select for B Side |
| $\overline{\text { BDA }}$ | O | Bypass Data Available Flag |
| $\overline{\text { STBA }}$ | I | Data Strobe for A Side |
| $\overline{\text { STBB }}$ | I | Data Strobe for B Side |
| $\overline{\text { E/F }}$ | O | Encoded Empty/Full Flag |
| $\overline{\text { HF }}$ | O | Half Full Flag |
| $\overline{\text { MR }}$ | I | Master Reset |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001V (per MIL-STD-883 Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 7C439-30 |  | 7C439-40 |  | 7C439-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=$ | mA | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=$ | 0 mA |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage |  | Commercial | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{v}_{\mathrm{CC}}$ | V |
|  |  |  | Military | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | $-3.0$ | 0.8 | $-3.0$ | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {CC }}$ |  | $-10$ | + 10 | $-10$ | +10 | $-10$ | + 10 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | $\overline{\text { STBX }} \geq \mathrm{V}_{\mathrm{IH}}$, GND $\leq$ | $\mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $-10$ | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Current | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial ${ }^{[5]}$ |  | 145 |  | 130 |  | 115 | mA |
|  |  |  | Military ${ }^{[6]}$ |  |  |  | 165 |  | 145 | mA |
| $\mathrm{ISB}_{1}$ | Standby Current | All Inputs $=\mathrm{V}_{\mathrm{IH}} \mathrm{Min}$. | Commercial |  | 40 |  | 40 |  | 40 | mA |
|  |  |  | Military |  | 45 |  | 45 |  |  | mA |
| $\mathrm{ISB}_{2}$ | Power Down Current | All Inputs$\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | Commercial |  | 20 |  | 20 |  | 20 | mA |
|  |  |  | Military |  |  |  | 25 |  | 25 | mA |
| Ios | Output Short Circuit Current ${ }^{[3]}$ | $\mathbf{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -90 |  | -90 |  | -90 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| CoUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 7 |  |

## Notes:

1. $\mathbf{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.
5. $\mathrm{I}_{\mathrm{CC}}($ commercial $)=100 \mathrm{~mA}+[(\mathrm{f}-12.5) * 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\bar{f} \geq 12.5 \mathrm{MHz}$
where $\hat{f}=$ the larger of the write or read operating frequency.
6. $\mathrm{I}_{\mathrm{CC}}$ (military) $=115 \mathrm{~mA}+[(\mathrm{f}-12.5) * 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\overline{\mathrm{f}} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.

## AC Test Load and Waveform



Figure 1a


0178-5
Figure 1b

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[7,10]}$

| Parameter | Description | 7C439-30 |  | 7C439-40 |  | 7C439-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 30 |  | 40 |  | 65 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 |  | 10 |  | 15 |  | ns |
| tPR | Read Pulse Width | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {LZR }}{ }^{\text {[8, } 9]}$ | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {DVR }}{ }^{\text {[8, }}$ 9] | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZR}}{ }^{[8,9]}$ | Read HIGH to High Z |  | 20 |  | 25 |  | 30 | ns |
| twC | Write Cycle Time | 40 |  | 50 |  | 80 |  | ns |
| tPW | Write Pulse Width | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{HWZ}}{ }^{\text {[8, 9] }}$ | Write HIGH to Low Z | 10 |  | 10 |  | 10 |  | ns |
| twR | Write Recovery Time | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 18 |  | 20 |  | 30 |  | ns |
| thD | Data Hold Time | 0 |  | 0 |  | 10 |  | ns |
| $\mathrm{t}_{\text {MRSC }}$ | $\overline{M R}$ Cycle Time | 40 |  | 50 |  | 80 |  | ns |
| tPMR | $\overline{\text { MR Pulse Width }}$ | 30 |  | 40 |  | 65 |  | ns |
| trMR | $\overline{\text { MR Recovery Time }}$ | 10 |  | 10 |  | 15 |  | ns |
| trPs | STBX HIGH to $\overline{\text { MR }} \mathrm{HIGH}$ | 30 |  | 40 |  | 65 |  | ns |
| trPBS | $\overline{\text { BYPA }}$ to MR HIGH | 10 |  | 15 |  | 20 |  | ns |
| tr ${ }^{\text {PBH }}$ | $\overline{\text { BYPA }}$ Hold after $\overline{\text { MR }}$ HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {BDH }}$ | $\overline{\text { MR L L }}$ L to $\overline{\text { BDA }}$ HIGH |  | 40 |  | 50 |  | 80 | ns |
| tBSR | STBX HIGH to BYPX LOW | 10 |  | 10 |  | 15 |  | ns |
| tefL | $\overline{\text { MR }}$ to $\overline{\mathrm{E} / \mathrm{F}}$ LOW |  | 40 |  | 50 |  | 80 | ns |
| thFH | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{HF}} \mathrm{HIGH}$ |  | 40 |  | 50 |  | 80 | ns |
| tBRS | BYPX HIGH to STBX LOW | 10 |  | 10 |  | 15 |  | ns |
| treF | STBX LOW to E/F LOW (Read) |  | 30 |  | 35 |  | 60 | ns |
| trFF | STBX HIGH to E/F HIGH (Read) |  | 30 |  | 35 |  | 60 | ns |
| twEF | STBX HIGH to E/F HIGH (Write) |  | 30 |  | 35 |  | 60 | ns |
| twFF | $\overline{\text { STBX L L }}$ L to $\overline{\text { E/F }}$ LOW (Write) |  | 30 |  | 35 |  | 60 | ns |

Switching Characteristics Over the Operating Range ${ }^{[7,10]}$ (Continued)

| Parameter | Description | 7C439-30 |  | 7C439-40 |  | 7C439-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tBDA | $\overline{\text { BYPX }}$ HIGH to $\overline{\text { BDA }}$ LOW (Write) |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {BDB }}$ | $\overline{\text { BYPX }} \mathrm{HIGH}$ to $\overline{\text { BDA }}$ HIGH (Read) |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\mathrm{BA}}$ | BYPX LOW to Data Valid (Read) |  | 30 |  | 40 |  | 60 | ns |
| $\mathrm{t}_{\mathrm{BHZ}}{ }^{[8,9]}$ | BYPX HIGH to High Z (Read) |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {TSB }}$ | STBX HIGH to BYPX LOW Set-Up | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {TBS }}$ | STBX LOW after BYPX LOW | 0 | 5 | 0 | 10 | 0 | 15 | ns |
| $\mathrm{t}_{\text {TSN }}$ | STBX HIGH Recovery Time | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{tTSD}^{[8,9]}$ | STBX HIGH to Data High Z |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {TBN }}$ | $\overline{\text { BYPX }}$ HIGH Recovery Time | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {TBD }}{ }^{\text {[8, 9] }}$ | BYPX HIGH to Data High Z |  | 20 |  | 25 |  | 30 | ns |
| ${ }^{\text {t }}$ TPD | STBX LOW to Data Valid |  | 25 |  | 35 |  | 50 | ns |
| tDL | Transparent Propagation Delay |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{tESD}^{[8,9]}$ | STBX LOW to High Z |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {EBD }}{ }^{[8,9]}$ | BYPX LOW to High Z |  | 20 |  | 25 |  | 30 | ns |
| teds | STBX HIGH to Low Z |  | 20 |  | 25 |  | 30 | ns |
| tedB | BYPX HIGH to Low Z |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {BPW }}$ | $\overline{\text { BYPX Pulse Width (Trans.) }}$ | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {TSP }}$ | STBX Pulse Width (Trans.) | 25 |  | 30 |  | 50 |  | ns |
| $\mathrm{t}_{\text {BLZ }}{ }^{[8,9]}$ | $\overline{\text { BYPX LOW to Low Z (Read) }}$ | 5 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {BDV }}{ }^{[8,9]}$ | $\overline{\text { BYPX }}$ HIGH to Data Invalid (Read) | 3 |  | 3 |  | 3 |  | ns |
| twhF | $\overline{\text { STBX }}$ LOW to $\overline{\mathrm{HF}}$ LOW (Write) |  | 40 |  | 50 |  | 80 | ns |
| $t_{\text {RHF }}$ | STBX HIGH to HF HIGH (Read) |  | 40 |  | 50 |  | 80 | ns |
| traE | Effective Read from Write HIGH |  | 30 |  | 35 |  | 60 | ns |
| trpe | Effective Read Pulse Width after EF HIGH | 30 |  | 40 |  | 65 |  | ns |
| twaF | Effective Write from Read HIGH |  | 30 |  | 35 |  | 60 | ns |
| twpr | Effective Write Pulse Width after $\overline{\mathrm{FF}}$ HIGH | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {BSU }}$ | Bypass Data Set-Up Time | 18 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{BHL}}$ | Bypass Data Hold Time | 0 |  | 0 |  | 10 |  | ns |

## Notes:

7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance, as in Figure Ia, unless otherwise specified.
8. $\mathrm{t}_{\mathrm{DVR}}, \mathrm{t}_{\mathrm{BDV}}, \mathrm{t}_{\mathrm{HZR}}, \mathrm{t}_{\mathrm{TBD}}, \mathrm{t}_{\mathrm{BHZ}}, \mathrm{t}_{\mathrm{EBD}}, \mathrm{t}_{\mathrm{ESD}}, \mathrm{t}_{\mathrm{TSD}}, \mathrm{t}_{\mathrm{LZR}}, \mathrm{t}_{\mathrm{HWZ}}$, and $t_{\text {BLZ }}$ use capacitance loading as in Figure $1 b$.
9. $\mathrm{t}_{\mathrm{HZR}}, \mathrm{t}_{\mathrm{TBD}}, \mathrm{t}_{\mathrm{BHZ}}, \mathrm{t}_{\mathrm{EBD}}, \mathrm{t}_{\mathrm{ESD}}$, and $\mathrm{t}_{\mathrm{TSD}}$ transition is measured at +500 mV from $\mathrm{V}_{\mathrm{OL}}$ and -500 mV from $\mathrm{V}_{\mathrm{OH}}$. $\mathrm{t}_{\mathrm{DVR}}$ and $\mathrm{t}_{\mathrm{BDV}}$ transition is measured at the 1.5 V level. $\mathrm{t}_{\mathrm{LZR}}, \mathrm{t}_{\mathrm{HWZ}}$ and $\mathrm{t}_{\mathrm{BLZ}}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.
10. See the last page of this specification for Group A subgroup testing information.
11. Direction selected Port A to Port B.

## Switching Waveforms

## Asynchronous Read and Write Timing Diagram



## Master Reset Timing Diagram



0178-9
Half Full Flag Timing Diagram ${ }^{[12]}$


## Last WRITE to First READ Empty/Full Flag Timing Diagram ${ }^{[12]}$



Note:
12. Direction selected as A to B.

## Switching Waveforms (Continued)

Last READ to First WRITE Empty/Full Flag Timing Diagram ${ }^{[12]}$


Empty/Full Flag and Read Bubble-Through Mode Timing Diagram ${ }^{[12]}$


Empty/Full Flag and Write Bubble-Through Mode Timing Diagram ${ }^{[12]}$


Note:
12. Direction selected as A to B.

SEMICONDUCTOR
$\overline{\overline{m s ~(C o n t i n u e d) ~}}$

## Switching Waveforms (Continued)

## Registered Bypass Read Timing Diagram [13]



## Registered Bypass Write Timing Diagram ${ }^{[14]}$



0178-16

## Transparent Bypass Timing Diagram ${ }^{[15]}$



## Notes:

13. PORT B selected to read bypass register (FIFO direction PORT B to PORT A).
14. Diagram shows transparent bypass initiated by PORT A. Times are identical if initiated by PORT B.
15. PORT A selected to write bypass register (FIFO direction PORT B to PORT A).

SEMICONDUCTOR

## Switching Waveforms (Continued)

## Exception Condition Timing Diagram ${ }^{[15]}$



Note:
15. Diagram shows transparent bypass initiated by PORT A. Times are identical if initiated by PORT B.

## Architecture

The CY7C439 consists of a $2048 \times 9$-bit dual-ported RAM array, a read pointer, a write pointer, data switching circuitry, buffers, a bypass register, control signals (STBA, STBB, $\overline{B Y P A}, \overline{B Y P B}, \overline{M R}$ ), and flags (E/F, $\overline{\mathrm{HF}}, \overline{\mathrm{BDA}}$ ).

## Operation at Power-On

Automatic power-on reset is provided; the FIFO is cleared, $\overline{\mathrm{BDA}}$ and $\overline{\mathrm{HF}}$ go HIGH, $\overline{\mathrm{E} / \mathrm{F}}$ goes LOW, FIFO direction is port A to port $\mathbf{B}$. At power-on the user can initialize the device by choosing the direction of FIFO operation (Table 1 ), and pulsing MR LOW. There is a minimum low period for $\overline{M R}$, but no maximum time. The state of $\overline{B Y P A}$ is latched internally by the rising edge of $\overline{\mathrm{MR}}$ and used to determine the direction of subsequent data operations.

## Resetting the FIFO

During the time $\overline{\mathrm{MR}}$ is low, the FIFO tristates the data ports, sets $\overline{\mathrm{BDA}}$ and $\overline{\mathrm{HF}} \mathrm{HIGH}, \overline{\mathrm{E} / \mathrm{F}}$ LOW, and ignores the state of BYPA/B and STBA/B. The bypass registers are initialized to zero. During this time the user is expected to set the direction of the FIFO by driving BYPA HIGH or LOW, and BYPB, STBA, and STBB HIGH. Following the rising edge of $\overline{M R}$ the FIFO memory is cleared. If $\overline{\text { BYPA }}$ is LOW (selecting direction B $>$ A), the FIFO will then remain in a reset condition until the user terminates the reset operation by driving BYPA HIGH. If BYPA is HIGH (selecting direction A>B), the reset condition terminates after the rising edge of $\overline{\mathrm{MR}}$. The entire reset phase can be accomplished in one cycle time of $\mathrm{t}_{\mathrm{RC}}$.

## FIFO Operation

The operation of the FIFO requires only one control pin per port ( $\overline{\text { STBX }}$ ). The user determines the direction of the FIFO data flow by initiating an MR cycle (see Table 1), which clears the FIFO and bypass register, and sets the data path and control signal multiplexers. The bypass register is configured in the opposite direction to the FIFO data flow. The FIFO direction can be reversed at any time by initiating another $\overline{\text { MR }}$ cycle. Data is written into the FIFO on the rising edge of the input, STBX, and read from the FIFO by a low level at the output, STBX. The two
ports are asynchronous and independent. If the user attempts to read the FIFO when it is empty, no action takes place (the read pointer is not incremented) until the other port writes to the FIFO. Then a "bubble-through" read takes place, in which the read strobe is generated internally and the data becomes available at the read port shortly thereafter, if the read strobe (STBX) is still LOW. Similarly, for an attempted write operation when the FIFO is full, no internal operation takes place until the other port performs a read operation, at which time the "bubblethrough" write is performed, if the write strobe (STBX) is still LOW.

## Registered Bypass Operation

The registered bypass feature provides a means of transferring one 9 -bit word of data in the opposite direction to normal data flow without affecting either the FIFO contents, or the FIFO write operations at the other port. The bypass register is configured during reset to provide a data path in the opposite direction to that of the FIFO (see Table 1). For example, if port A is writing data to the FIFO (hence port B is reading data from the FIFO) then $\overline{\text { BYPB }}$ is used to write to the bypass register at port B, and $\overline{B Y P A}$ is used to read a single word from the bypass register at port A. The bypass data available flag ( $\overline{\mathrm{BDA}}$ ) is generated to notify port A that bypass data is available. BDA goes true on the trailing edge of the BYPX write operation, and false upon the trailing edge of the BYPX read operation.
Data is written on the rising edge of BYPX into the bypass register for later retrieval by the other port, irrespective of the state of $\overline{\mathrm{BDA}}$. The bypass register is read by a low level at BYPX, irrespective of the state of BDA.

## Transparent Bypass Operation

The transparent bypass feature provides a means of sending immediate data "around" the FIFO in either direction. The FIFO contents are not affected by the use of transparent bypass, but the control signals for transparent bypass are shared with those of the normal FIFO operation. Hence there are limitations on the use of transparent

If a transparent bypass sequence is successfully accom－ plished，data presented to the initiating port（port A in the above discussion）will be buffered to the other（port B） after $\mathrm{t}_{\mathrm{DL}}$ ．Either port can initiate a transparent bypass op－ eration at any time，but if the control signals（STBA／B， $\overline{\text { BYPA／B }}$ ）are in conflict（exception condition），internal circuitry will switch both ports to high impedance until the conflict is resolved．

## Flag Operation

There are two flags，empty／full $(\overline{\mathrm{E} / \mathrm{F}})$ and half full（ $\overline{\mathrm{HF}})$ ， which are used to decode four FIFO states（see Table 3）． The states are empty，1－1024 locations full，1025－2047 locations full，and full．Note that two conditions cause the E／F pin to go low，empty and full，hence both flag pins must be used to resolve the two conditions．

Table 1．FIFO Direction Select Truth Table

| $\overline{\mathbf{M R}}$ | $\overline{\mathbf{B Y P A}}$ | $\overline{\mathbf{B Y P B}}$ | $\overline{\mathbf{S T B A}}$ | $\overline{\mathbf{S T B B}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | Action |
| $\Gamma$ | 1 | 1 | 1 | 1 | Normal Operation |
| $\Gamma$ | 0 | 1 | 1 | 1 | FIFO Direction A to B，Registered Bypass Direction B to A |
| 0 | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | Internal Reset |

$\mathrm{X}=$ Don＇t Care $\quad \Gamma=$ Rising Edge
Table 2．Bypass Operation Truth Table

| Direction | $\overline{\text { STBA }}$ | $\overline{\text { BYPA }}$ | $\overline{\text { STBB }}$ | $\overline{\text { BYPB }}$ | Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}>\mathrm{B}$ | い | 1 | Ч | 1 | Normal FIFO Operations，Write at A，Read at B |
| $\mathrm{A}>\mathrm{B}$ | 1 | い | ป | 1 | Normal FIFO Read at B，Bypass Register Read at A |
| $\mathrm{A}>\mathrm{B}$ | $\square$ | 1 | 1 | U | Normal FIFO Write at A，Bypass Register Write at B |
| $\mathrm{B}>\mathrm{A}$ | 75 | 1 | Ч | 1 | Normal FIFO Operations，Write at B，Read at A |
| B $>\mathrm{A}$ | 1 | ப | ป | 1 | Normal FIFO Write at B，Bypass Register Write at A |
| $B>A$ | い | 1 | 1 | V | Normal FIFO Read at A，Bypass Register Read at B |
| X | 0 | 0 | 1 | 1 | No FIFO Operations，Transparent Data A to B |
| X | 1 | 1 | 0 | 0 | No FIFO Operations，Transparent Data B to A |

Exception Conditions：Operation Not Defined

| Direction | $\overline{\mathbf{S T B A}}$ | $\overline{\mathbf{B Y P A}}$ | $\overline{\mathbf{S T B B}}$ | $\overline{\text { BYPB}}$ | Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X}$ | 0 | 1 | 0 | 0 | Data Buses High Impedance |
| $\mathbf{X}$ | 1 | 0 | 0 | 0 | Data Buses High Impedance |
| $\mathbf{X}$ | 0 | 0 | 0 | 0 | Data Buses High Impedance |
| $\mathbf{X}$ | 0 | 0 | 1 | 0 | Data Buses High Impedance |
| $\mathbf{X}$ | 0 | 0 | 0 | 1 | Data Buses High Impedance |

$\mathrm{X}=$ Either Direction
U＝Low Pulse
Table 3．Flag Truth Table

| $\overline{\mathbf{E} / \mathbf{F}}$ | $\overline{\mathbf{H F}}$ | State |
| :---: | :---: | :--- |
| 0 | 1 | Empty |
| 1 | 1 | $1-1024$ Locations Full |
| 1 | 0 | $1025-2047$ Locations Full |
| 0 | 0 | Full |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 30 | CY7C439-30PC | P21 | Commercial |
|  | CY7C439-30JC | J65 |  |
|  | CY7C439-30VC | V21 |  |
|  | CY7C439-30DC | D22 |  |
|  | CY7C439-30LC | L55 |  |
| 40 | CY7C439-40PC | P21 | Commercial |
|  | CY7C439-40JC | J65 |  |
|  | CY7C439-40VC | V21 |  |
|  | CY7C439-40DC | D22 |  |
|  | CY7C439-40LC | L55 |  |
|  | CY7C439-40DMB | D22 | Military |
|  | CY7C439-40LMB | L55 |  |
|  | CY7C439-40KMB | K74 |  |
| 65 | CY7C439-65PC | P21 | Commercial |
|  | CY7C439-65JC | J65 |  |
|  | CY7C439-65VC | V21 |  |
|  | CY7C439-65DC | D22 |  |
|  | CY7C439-65LC | L55 |  |
|  | CY7C439-65DMB | D22 | Military |
|  | CY7C439-65LMB | L55 |  |
|  | CY7C439-65KMB | K74 |  |

SEMICONDUCTOR
MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $t_{\text {RC }}$ | $9,10,11$ |
| $t_{\text {A }}$ | $9,10,11$ |
| $t_{\text {RR }}$ | $9,10,11$ |
| $t_{\text {PR }}$ | $9,10,11$ |
| $t_{\text {LZR }}$ | $9,10,11$ |
| $t_{\text {DVR }}$ | $9,10,11$ |
| $t_{\text {HZR }}$ | $9,10,11$ |
| $t_{\text {WC }}$ | $9,10,11$ |
| $t_{\text {PW }}$ | $9,10,11$ |
| $t_{\text {HWZ }}$ | $9,10,11$ |
| $t_{\text {WR }}$ | $9,10,11$ |
| $t_{\text {SD }}$ | $9,10,11$ |
| $t_{\text {HD }}$ | $9,10,11$ |
| $t_{\text {MRSC }}$ | $9,10,11$ |
| $t_{\text {PMR }}$ | $9,10,11$ |
| $t_{\text {RMR }}$ | $9,10,11$ |
| $t_{\text {RPS }}$ | $9,10,11$ |
| $t_{\text {RPBS }}$ | $9,10,11$ |
| $t_{\text {RPBH }}$ | $9,10,11$ |
| $t_{\text {BDH }}$ | $9,10,11$ |
| $t_{\text {BSR }}$ | $9,10,11$ |
| $t_{\text {EFL }}$ | $9,10,11$ |
| $t_{\text {HFH }}$ | $9,10,11$ |
| $t_{\text {BRS }}$ | $9,10,11$ |


| Parameters | Subgroups |
| :---: | :---: |
| treF | 9,10,11 |
| trfF | 9,10,11 |
| twEF | 9,10,11 |
| twFF | 9,10,11 |
| twhF | 9,10,11 |
| $\mathrm{t}_{\text {RHF }}$ | 9,10,11 |
| $t_{\text {RAE }}$ | 9,10,11 |
| $\mathrm{t}_{\text {RPE }}$ | 9,10,11 |
| twAF | 9,10,11 |
| twPF | 9,10,11 |
| $\mathrm{t}_{\text {BSU }}$ | 9,10,11 |
| $\mathrm{t}_{\text {BHL }}$ | 9,10,11 |
| $t_{\text {BDA }}$ | 9,10,11 |
| $\mathrm{t}_{\text {BDB }}$ | 9,10,11 |
| $\mathrm{t}_{\text {BA }}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{BHZ}}$ | 9,10,11 |
| $\mathrm{t}_{\text {TSB }}$ | 9,10,11 |
| $t_{\text {TBS }}$ | 9,10,11 |
| $\mathrm{t}_{\text {TSN }}$ | 9,10,11 |
| $\mathrm{t}_{\text {TSD }}$ | 9,10,11 |
| $t_{\text {TBN }}$ | 9,10,11 |
| $\mathrm{t}_{\text {TBD }}$ | 9,10,11 |
| $\mathrm{t}_{\text {TPD }}$ | 9,10,11 |
| $t_{\text {DL }}$ | 9,10,11 |


| Parameters | Subgroups |
| :--- | :--- |
| $t_{\text {ESD }}$ | $9,10,11$ |
| $t_{\text {EBD }}$ | $9,10,11$ |
| $t_{\text {EDS }}$ | $9,10,11$ |
| $t_{\text {EDB }}$ | $9,10,11$ |
| $t_{\text {BPW }}$ | $9,10,11$ |
| $t_{\text {tSP }}$ | $9,10,11$ |
| $t_{\text {BLZ }}$ | $9,10,11$ |
| $t_{\text {BDV }}$ | $9,10,11$ |

Document \#: 38-00126

## Features

- $512 \times 9$ (CY7C441) and $2 \mathrm{~K} \times 9$ (CY7C442) FIFO buffer memory
- Ultra-high-speed $70 \mathbf{M H z}$ operation
- Supports free-running $\mathbf{5 0 \%}$ ( $\pm \mathbf{1 0 \%}$ ) duty cycle clock inputs
- Empty, almost empty, and almost full status flags
- Width-expandable
- Fully asynchronous and simultaneous read and write operation
- Rising-edge triggered clock inputs
- Independent read and write enable pins
- Registered data inputs and outputs
- Available in 300-mil 28 -pin DIP, PLCC, LCC, and SOJ packages
- Center power and ground pins for reduced noise
- Dual-port RAM cell
- Proprietary $0.8 \mu$ CMOS technology
- TTL compatible


## Functional Description

The CY7C441 and CY7C442 are ultra-high-speed low-power first-in first-out (FIFO) memories with registered (synchronous) interfaces and status flags. The CY7C441 has a $512 \times 9$-bit memory array, while the CY7C442 has a $2048 \times 9$-bit wide array. These devices provide solutions for a wide variety of data buffering needs, including highspeed data acquisition, multiprocessor interfaces and communications buffering.
Both FIFOs have 9-bit input and output ports. The input port is controlled by a free-running $50 \%( \pm 10 \%)$ dutycycle clock (CKW) and a write enable

# Synchronous $512 \times 9$ FIFO Synchronous 2K x 9 FIFO 

## Logic Block Diagram


pin ( $\overline{\mathrm{ENW}}$ ). When $\overline{\mathrm{ENW}}$ is low, data is written into the synchronous FIFO on the rising edge of CKW. The output port is controlled in a similar manner by a free-running read clock (CKR) and the read enable pin (ENR). The read (CKR) and write (CKW) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write operations. Clock frequencies up to 70 MHz are acceptable.
The synchronous FIFOs have two fixed status flags, F1 and F2, which indicate empty, almost empty, and almost full states. The empty and almost empty status is updated exclusively by RCK while almost full is updated exclusively by WCK. This architecture guarantees that the flags maintain their status for a minimum of one clock cycle.

# Cascadeable Synchronous FIFO $512 \times 9,2 \mathrm{~K} \times 9$ 

## Features

- $512 \times 9$ (CY7C443) and $2 \mathrm{~K} \times 9$ (CY7C444) FIFO buffer memory
- Ultra-high-speed 70 MHz operation
- Supports free-running $\mathbf{5 0 \%}$ ( $\pm 10 \%$ ) duty cycle clock inputs
- Programmable parity generate/check
- Empty/full and half full status flags
- Programmable almost empty/full status flags
- Depth and width expandable
- Fully asynchronous and simultaneous read and write operation
- Rising-edge triggered clock inputs
- Independent read and write enable pins
- Retransmit function
- Registered data inputs and outputs
- Three-state outputs (with output enable)
- Available in 300-mil 32-pin DIP, PLCC, LCC, and SOJ packages
- Center power and ground pins for reduced noise
- Dual-port RAM cell
- Proprietary 0.8 $\mu$ CMOS technology
- TTL compatible


## Functional Description

The CY7C443 and CY7C444 are ultra-high-speed low-power first-in first-out (FIFO) memories with registered (synchronous) interfaces, programmable status flags, and parity generate/check features. The CY7C443 has a $512 \times$ 9-bit memory array, while the CY7C444 has a $2048 \times 9$-bit wide array. These devices provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces and communications buffering.

Both FIFOs have 9-bit input and output ports. The input port is controlled by a free-running $50 \%$ ( $\pm 10 \%$ ) dutycycle clock (CKW) and the write enable pin (ENW). When $\overline{\mathrm{ENW}}$ is low, data is written into the synchronous FIFO on the rising edge of CKW. The output port is controlled in a similar
manner by a free-running read clock (CKR) and the read enable pin ( $\overline{\mathrm{ENR}}$ ). The read (CKR) and the write (CKW) clocks may be tied together for singleclock operation or the two clocks may be run independently for asynchronous read/write operations. Clock frequencies up to 70 MHz are acceptable.
The synchronous FIFOs have three status flags, $\overline{\mathrm{E} / \mathrm{F}}, \overline{\mathrm{PAFE}}$, and $\overline{\mathrm{HF}}$, which indicate empty, almost empty, half full, almost full, and full conditions. The empty and almost empty status is updated exclusively by RCK while the full, almost full, and half full conditions are updated exclusively by WCK. This architecture guarantees that the flags maintain their status for a minimum of one clock cycle. The programmable almost full/empty flag ( $\overline{\mathrm{PAFE}}$ ) and the retransmit function are available in width expansion and single device mode only.
Parity generate/check and the programmable flags are configured by loading a register during the master reset cycle. The $\overline{\mathrm{XI}}$ and $\overline{\mathrm{XO}}$ pins provide FIFO depth expansion using a daisychain technique.

## Logic Block Diagram



Pin Configurations


DIP Top View


0177-3

## ieatures

8K x 9 FIFO buffer memory
Asynchronous read/write
High-speed 20-MHz read/write
Pin-compatible with 7C42X series of monolithic FIFOs
Low operating power
$-I_{\text {CC }}($ max. $)=350 \mathrm{~mA}$
600-mil DIP package
Empty, full flags
Small PCB footprint
-0.84 sq. in.
Expandable in depth and width

## Functional Description

The CYM4210 is a first-in first-out (FIFO) memory module that is 8,192 words by 9 bits wide. It is offered in a 600 -mil-wide DIP package. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and empty flags are provided to prevent over-run and under-run. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation
delays so that throughput is not reduced. Data is steered in a similar manner.
The read and write operations may be asynchronous; each can occur at a rate of 20 MHz . The write operation occurs when the write $(\overline{\mathrm{W}})$ signal is LOW. Read occurs when read $(\overline{\mathrm{R}})$ goes LOW. The 9 data outputs go to the high-impedance state when $\overline{\mathrm{R}}$ is HIGH.
In the depth expansion configuration the ( $\overline{\mathrm{XO}}$ ) pin provides the expansion out information that is used to tell the next FIFO that it will be activated.

Logic Block Diagram


4210-1
Package Diagram


Jocument \#: 38-M-00032

## Features

- $16 \mathrm{~K} \times 9$ FIFO buffer memory
- Asynchronous read/write
- High-speed $20-\mathrm{MHz}$ read/write
- Pin-compatible with 7C42X series of monolithic FIFOs
- Low operating power
$-I_{C C}($ max. $)=400 \mathrm{~mA}$
- 600-mil DIP package
- Empty and full flags
- Small PCB footprint
-0.84 sq. in.
- Expandable in depth and width


## Functional Description

The CYM4220 is a first-in first-out (FIFO) memory module that is 16,384 words by 9 bits wide. It is offered in a 600 -mil-wide DIP package. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent over-run and under-run. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays so that throughput is not reduced. Data is steered in a similar manner.

The read and write operations may be asynchronous; each can occur at a rate of 20 MHz . The write operation occurs wher the Write $(\overline{\mathrm{W}})$ signal is LOW. Read occurs when Read $(\overline{\mathrm{R}})$ goes LOW. The 9 data outputs go to the high-impedance state when $\overline{\mathrm{R}}$ is HIGH.
A Half-Full ( $\overline{\mathrm{HF}}$ ) output flag is provided that is valid in the standalone and width expansion configurations. In the depth expansion configuration the ( $\overline{\mathrm{XO}})$ pin provides the expansion out information whicl is used to tell the next FIFO that it will bs activated.


Document \#: 38-M-00033
PRODUCT
INFORMATION


LOGIC
8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND12
PROGRAMMING TOOLSRELIABILITY
PACKAGES14

## LOGIC

Device Number<br>CY2901C<br>CY2909A<br>CY2911A<br>CY2910A<br>CY7C510<br>CY7C516<br>CY7C517<br>CY7C901<br>CY7C909<br>CY7C911<br>CY7C910<br>CY7C9101<br>CY7C9115<br>CY7C9116<br>CY7C9117

## Description

CMOS 4-Bit Slice
6-1
CMOS Microprogram Sequencers ......................................................... 6-9
CMOS Microprogram Sequencers .......................................................... . 6-9
CMOS Microprogram Controller ......................................................... 6-14
16x 16 Multiplier Accumulator ............................................................ . 6-19 . . . .
16x 16 Multipliers ......................................................................... 6-31
$16 \times 16$ Multipliers ......................................................................... 6-31
CMOS 4-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-43
CMOS Microprogram Sequencers ........................................................................ 6
CMOS Microprogram Sequencers ......................................................... 6-58
CMOS Microprogram Controller ........................................................... . . 6-69
CMOS 16-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-80
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-97
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-97
CMOS 16-Bit Microprogrammed ALU ....................................................... 6-97

## Features

- Pin compatible and functional equivalent to AMD AM2901C
- Low power
- VCC margin
- 5V $\pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- Eight function ALU Performs eight operations on two 4-bit operands
- Expandable

Infinitely expandable in 4-bit increments

- Four status flags Carry, overflow, negative, zero
- ESD protection

Capable of withstanding greater than 2000 V static discharge voltage

## Functional Description

The CY2901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY2901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.
The CY2901, as illustrated in the block diagram, consists of a 16 -word by 4 -bit dual-port RAM register file, a 4-bit ALU and the required data manipulation and control logic.

The operation performed is determined by nine input control lines ( $\mathrm{I}_{0}$ to $\mathrm{I}_{8}$ ) that are usually inputs from an instruction register.
The CY2901 is expandable in 4-bit increments, has three-state data outputs as well as flag outputs, and can use either a full-look ahead carry or a ripple carry.
The CY2901 is a pin compatible, functional equivalent, improved performance replacement for the AM2901.
The CY2901 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection over 2000 V and achieves superior performance at a low power dissipation.

## Logic Block Diagram



## Pin Configuration

|  | Top View |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}_{3}$ | 1 | 40 | 万可 |
| $A_{2}$ | 2 | 39 | $\mathrm{r}_{3}$ |
| $\mathrm{A}_{1}$ | 3 | 38 | $\mathrm{r}_{2}$ |
| $\mathrm{A}_{0}$ | 4 | 37 | $\mathrm{V}_{1}$ |
| $\mathrm{i}_{6}$ | 5 | 36 | $\mathrm{r}_{0}$ |
| 18 | 6 | 35 | $\square^{\bar{p}}$ |
| 17. | 7 | 34 | Jovr |
| $\mathrm{Ram}_{3} \mathrm{\square}$ | 8 | 33 | $\mathrm{c}_{\mathrm{n}}+4$ |
| $\mathrm{AAM}_{0} \mathrm{O}$ | 9 | 32 | $\square \bar{\square}$ |
| $\mathrm{v}_{\mathrm{cc}}$ | 10 | 31 | $\mathrm{F}_{3}$ |
| $\mathrm{F}=0$ | 11 | 30 | GNO |
| 10 | 12 | 29 | $\mathrm{c}_{n}$ |
| 1. | 13 | 28 | $\mathrm{l}_{4}$ |
| 12 | 14 | 27 | $\mathrm{l}_{5}$ |
| ${ }^{\text {CP }}$ | 15 | 26 | $\mathrm{l}_{3}$ |
| $\mathrm{O}_{3}$ | 16 | 25 | $\mathrm{D}_{0}$ |
| $B_{0} \square$ | 17 | 24 | $\mathrm{D}_{1}$ |
| $8_{1}$ | 18 | 23 | $\mathrm{D}_{2}$ |
| $\mathrm{B}_{2}$ | 19 | 22 | $\mathrm{D}_{3}$ |
| $\mathrm{B}_{3}$ - | 20 | 21 | $\mathrm{l}_{0}$ |

0007-2

0007-1
Selection Guide See last page for ordering information.

| Read Modify-Write Cycle (Min.) in ns | Operating ICC (Max.) in mA | Operating Range | Part Number |
| :---: | :---: | :---: | :---: |
| 31 | 140 | Commercial | CY2901C |
| 32 | 180 | Military | CY2901C |

SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 10 to Pin 30). | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Voltage Applied to Outputs in High Z State. | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 30 mA |

## Pin Definitions

| Signal <br> Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | I | These 4 address lines select one of the registers in the stack and output its contents on the (internal) A port. |
| $\mathrm{B}_{0}-\mathrm{B}_{3}$ | 1 | These 4 address lines select one of the registers in the stack and output is contents on the (internal) B port. This can also be the destination address when data is written back into the register file. |
| $\mathrm{I}_{0}-\mathrm{I}_{8}$ | 1 | These 9 instruction lines select the ALU data sources ( $I_{0,1}, 2$ ), the operation to be performed ( $I_{3,4}, 5$ ) and what data is to be written into either the $Q$ register or the register file $\left(I_{6,7,8}\right)$. |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | I | These are 4 data input lines that may be selected by the $\mathrm{I}_{0,1,2}$ lines as inputs to the ALU. |
| $\mathrm{Y}_{0}-\mathrm{Y}_{3}$ | 0 | These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the $\mathrm{I}_{6,7,8}$ lines. |
| $\overline{\mathrm{OE}}$ | I | Output Enable. This is an active LOW input that controls the $\mathrm{Y}_{0}-\mathrm{Y}_{3}$ outputs. When this signal is LOW the $Y$ outputs are enabled and when it is HIGH they are in the high impedance state. |
| CP |  | Clock Input. The LOW level of the clock writes data to the $16 \times 4$ RAM. The HIGH level of the clock writes data from the RAM to the A-port and B-port latches. The operation of the Q register is similar. Data is entered into the master latch on the LOW level of the clock and transferred from master to slave when the clock is HIGH. |
| $\mathrm{Q}_{3}$ <br> $\mathrm{RAM}_{3}$ | I/O | These two lines are bidirectional and are controlled by the $\mathbf{I}_{6,7,8}$ inputs. Electrically they are three-state output drivers connected to the TTL compatible CMOS inputs. |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . > 2001 V
(Per MIL-STD-883 Method 3015)
Latchup Current (Outputs) . . . . . . . . . . . . . . . . . . > 200 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Note:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## Signal

Name I/O Description
Q3 I/O Outputs: When the destination code on lines
$\mathrm{RAM}_{3} \quad \mathrm{I}_{6,7,8}$ indicates a shift left (UP) operation the
(Cont.) three-state outputs are enabled and the MSB of the $Q$ register is output on the $Q_{3}$ pin and the MSB of the ALU output ( $\mathrm{F}_{3}$ ) is output on the RAM 3 pin.
Inputs: When the destination code indicates a shift right (DOWN) the pins are the data inputs to the MSB of the Q register and the MSB of the RAM.
Qo I/O These two lines are bidirectional and function in a
RAM $_{0} \quad$ manner similar to the $\mathrm{Q}_{3}$ and $\mathrm{RAM}_{3}$ lines, except that they are the LSB of the $Q$ register and RAM.
$C_{n} \quad I \quad$ The carry-in to the internal ALU.
$C_{n}+4 \quad$ O The carry-out from the internal ALU.
$\overline{\mathrm{G}}, \overline{\mathbf{P}} \quad \mathrm{O}$ The carry generate and the carry propagate outputs of the ALU, which may be used to perform a carry look-ahead operation over the 4 bits of the ALU.
OVR O Overflow. This signal is logically the exclusiveOR of the carry-in and the carry-out of the MSB of the ALU. This pin indicates that the result of the ALU operation has exceeded the capacity of the machine. It is valid only for the sign bit and assumes two's complement coding for negative numbers.
$\mathrm{F}=0 \quad \mathrm{O}$ Open collector output that goes HIGH if the data on the ALU outputs ( $\mathrm{F}_{0,1,2,3 \text { ) are all LOW. It }}$ indicates that the result of an ALU operation is zero (positive logic).
$\mathrm{F}_{3} \quad \mathrm{O}$ The most significant bit of the ALU output.

Electrical Characteristics Over Commercial and Military Operating Range [3]
$\mathrm{V}_{\mathrm{CC}}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ Max. $=5.5 \mathrm{~V}$


Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 |  |  |

## Notes:

1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
2. Tested initially and after any design or process changes that may affect these parameters.
3. See the last page of this specification for Group A subgroup testing information.

## Output Loads used for AC Performance Characteristics



0007-3

## All outputs except open drain



0007-4
Open drain $(\mathbf{F}=\mathbf{0})$

## Notes:

1. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitance.
2. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.
3. Loads shown above are for commercial $(20 \mathrm{~mA}) \mathrm{I}_{\mathrm{OL}}$ specifications only.

|  | Commercial | Military |
| :--- | :---: | :---: |
| $\mathrm{R}_{1}$ | $203 \Omega$ | $252 \Omega$ |
| $\mathrm{R}_{2}$ | $148 \Omega$ | $174 \Omega$ |

## Cycle Time and Clock Characteristics

## CY2901C Guaranteed Commercial Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads. See previous page for loading circuit information.
This data applies to parts with the following numbers: CY2901CPC CY2901CDC CY2901CLC

| CY2901- | C |
| :--- | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to <br> end of cycle). | 31 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I $=432$ or 632) | 32 MHz |
| Minimum Clock LOW Time | 15 ns |
| Minimum Clock HIGH Time | 15 ns |
| Minimum Clock Period | 31 ns |

For faster performance see CY7C901-23 specification.

## Combinational Propagation Delays. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| $\begin{gathered} \hline \text { To Output } \\ \hline \text { From Input } \\ \hline \end{gathered}$ | Y | $\mathrm{F}_{3}$ | $C_{n}+4$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | $\mathbf{F}=\mathbf{0}$ | OVR | $\begin{aligned} & \mathbf{R A M}_{\mathbf{0}} \\ & \mathbf{R A M}_{3} \end{aligned}$ | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{3} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A, B Address | 40 | 40 | 40 | 37 | 40 | 40 | 40 | - |
| D | 30 | 30 | 30 | 30 | 38 | 30 | 30 | - |
| $\mathrm{C}_{\mathrm{n}}$ | 22 | 22 | 20 | - | 25 | 22 | 25 | - |
| $\mathrm{I}_{012}$ | 35 | 35 | 35 | 37 | 37 | 35 | 35 | - |
| $\mathrm{I}_{345}$ | 35 | 35 | 35 | 35 | 38 | 35 | 35 | - |
| I 678 | 25 | - | - | - | - | - | 26 | 26 |
| A Bypass ALU $(I=2 X X)$ | 35 | - | - | - | - | - | - | - |
| Clock - $T$ | 35 | 35 | 35 | 35 | 35 | 35 | 35 | 28 |

## Set-up and Hold Times Relative to Clock (CP) Input

| Input |  | Hold Time After $\mathbf{H} \rightarrow \mathbf{L}$ |  | Hold Time After $L \rightarrow \mathbf{H}$ |
| :---: | :---: | :---: | :---: | :---: |
| A, B Source Address | 15 | $\begin{gathered} 1 \\ \text { (Note 3) } \end{gathered}$ | $\begin{gathered} 30,15+\text { tpWL } \\ \text { (Note 4) } \\ \hline \end{gathered}$ | 1 |
| B Destination Address | 15 | $\leftarrow \quad$ Do Not | Change $\rightarrow$ | 1 |
| D | - | - | 25 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | 20 | 0 |
| $\mathrm{I}_{012}$ | - | - | 30 | 0 |
| $\mathrm{I}_{345}$ | - | - | 30 | 0 |
| $\mathrm{I}_{678}$ | 10 | $\leftarrow \quad$ Do Not | t Change $\rightarrow$ | 0 |
| $\mathrm{RAM}_{0,3,}, \mathrm{Q}_{0,3}$ | - | - | 12 | 0 |

## Output Enable/Disable Times

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY2901C | $\overline{\text { OE }}$ | Y | 23 | 23 |

## Notes:

1. A dash indicates a propagation delay path or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
3. Source addresses must be stable prior to the clock $\mathbf{H} \rightarrow \mathrm{L}$ transition to allow time to access the source data before the latches close. The A address may then be changed. The $B$ address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.

CY2901C
SEMICONDUCTOR

Cycle Time and Clock Characteristics ${ }^{5}$ 5]

## CY2901C Guaranteed Military Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" of this data sheet for loading circuit information.
This data applies to parts with the following numbers:

| CY2901- | C |
| :--- | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to <br> end of cycle). | 32 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I $=432$ or 632 ) | 31 MHz |
| Minimum Clock LOW Time | 15 ns |
| Minimum Clock HIGH Time | 15 ns |
| Minimum Clock Period | 32 ns |

For faster performance see CY7C901-27 specification.

## CY2901CDMB

Combinational Propagation Delays $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}^{[5]}$

| To Output <br> From Input | Y | F3 | $\mathrm{C}_{\mathrm{n}}+4$ | $\overline{\mathbf{G}}, \stackrel{\text { P }}{ }$ | $\mathbf{F}=0$ | OVR | $\underset{\mathbf{R A M}_{\mathbf{0}}}{\mathbf{R A M}_{3}}$ | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{3} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A, B Address | 48 | 48 | 48 | 44 | 48 | 48 | 48 | - |
| D | 37 | 37 | 37 | 34 | 40 | 37 | 37 | - |
| $\mathrm{C}_{\mathrm{n}}$ | 25 | 25 | 21 | - | 28 | 25 | 28 | - |
| $\mathrm{I}_{012}$ | 40 | 40 | 40 | 44 | 44 | 40 | 40 | - |
| I 345 | 40 | 40 | 40 | 40 | 40 | 40 | 40 | - |
| $\mathrm{I}_{678}$ | 29 | - | - | - | - | - | 29 | 29 |
| $\begin{aligned} & \text { A Bypass ALU } \\ & (\mathrm{I}=2 \mathrm{XX}) \end{aligned}$ | 40 | - | - | - | - | - | - | - |
| Clock $-T$ | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 33 |

## Set-up and Hold Times Relative to Clock (CP) Input ${ }^{[5]}$

| Input | CP: |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Set-up Time Before H $\rightarrow$ L | Hold Time After $\mathbf{H} \rightarrow \mathbf{L}$ | Set-up Time Before L $\rightarrow \mathbf{H}$ | $\underset{\text { Hold Time }}{ } \rightarrow \mathbf{H}$ |
| A, B Source Address | 15 | $\begin{gathered} 2 \\ (\text { Note } 3) \\ \hline \end{gathered}$ | $\begin{aligned} & \text { 30, } 15+\text { tpWL } \\ & \text { (Note } 4 \text { ) } \end{aligned}$ | 2 |
| B Destination Address | 15 | $\leftarrow \quad$ Do Not | Change $\rightarrow$ | 2 |
| D | - | - | 25 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | 20 | 0 |
| $\mathrm{I}_{012}$ | - | - | 30 | 0 |
| I345 | - | - | 30 | 0 |
| $\mathrm{I}_{678}$ | 10 | $\leftarrow \quad$ Do Not | t Change $\rightarrow$ | 0 |
| $\mathrm{RAM}_{0,3}, \mathrm{Q}_{0,3}$ | - | - | 12 | 0 |

## Output Enable/Disable Times ${ }^{[5]}$

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY2901C | $\overline{\mathrm{OE}}$ | Y | 25 | 25 |

## Notes:

1. A dash indicates a propagation delay path or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
3. Source addresses must be stable prior to the clock $\mathrm{H} \rightarrow \mathrm{L}$ transition to allow time to access the source data before the latches close. The A address may then be changed. The $B$ address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.
5. See the last page of this specification for Group A subgroup testing information.

## Ordering Information

| Read <br> Modify- <br> Write <br> Cycle (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 31 | CY2901CPC | P17 | Commercial |
| 31 | CY2901CDC | D18 | Commercial |
| 32 | CY2901CDMB | D18 | Military |

IFICATIONS
MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Cycle Time and Clock Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| Minimum Clock LOW Time | $7,8,9,10,11$ |
| Minimum Clock HIGH Time | $7,8,9,10,11$ |

Combinational Propagation Delays

| Parameters | Subgroups |
| :--- | :---: |
| From A, B Address to Y | $7,8,9,10,11$ |
| From A, B Address to F3 | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| From A, B Address to $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | $7,8,9,10,11$ |
| From A, B Address to $\mathbf{F}=0$ | $7,8,9,10,11$ |
| From A, B Address to OVR | $7,8,9,10,11$ |
| From A, B Address to RAM 0,3 | $7,8,9,10,11$ |
| From D to Y | $7,8,9,10,11$ |
| From D to $\mathrm{F}_{3}$ | $7,8,9,10,11$ |
| From D to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| From D to $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ | $7,8,9,10,11$ |
| From D to $\mathbf{F}=0$ | $7,8,9,10,11$ |
| From D to OVR | $7,8,9,10,11$ |
| From D to RAM | $7,8,9,10,11$ |

Combinational Propagation Delays (Continued)

| Parameters | Subgroups |
| :---: | :---: |
| From $\mathrm{C}_{\mathrm{n}}$ to Y | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to F3 | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}}+4$ | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to OVR | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}_{3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{C}_{\mathrm{n}}+4$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to OVR | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}_{3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{C}_{\mathrm{n}}+4$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to OVR | 7,8,9,10,11 |
| From $\mathbf{I}_{345}$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to $\mathrm{Q}_{0,3}$ | 7,8,9,10,11 |
| From A Bypass ALU to Y $(I=2 X X)$ | 7,8,9,10,11 |
| From Clock $\sim$ to Y | 7,8,9,10,11 |
| From Clock $\rightarrow$ to $\mathrm{F}_{3}$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\mathrm{C}_{\mathrm{n}}+4$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7,8,9,10,11 |
| From Clock $\rightarrow$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From Clock $\sim$ to OVR | 7,8,9,10,11 |
| From Clock - to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\mathrm{Q}_{0,3}$ | 7,8,9,10,11 |

Set-up and Hold Times Relative to Clock (CP) Input

| Parameters | Subgroups |
| :---: | :---: |
| A, B Source Address <br> Set-up Time Before $\mathbf{H} \rightarrow \mathbf{L}$ | 7,8,9,10,11 |
| A, B Source Address <br> Hold Time After H $\rightarrow$ L | 7,8,9,10,11 |
| A, B Source Address <br> Set-up Time Before L $\rightarrow \mathbf{H}$ | 7,8,9,10,11 |
| A, B Source Address <br> Hold Time After L $\rightarrow$ H | 7,8,9,10,11 |
| B Destination Address <br> Set-up Time Before H $\rightarrow$ L | 7,8,9,10,11 |
| B Destination Address <br> Hold Time After H $\rightarrow$ L | 7,8,9,10,11 |
| B Destination Address <br> Set-up Time Before L $\rightarrow \mathbf{H}$ | 7,8,9,10,11 |
| B Destination Address <br> Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| D Set-up Time Before L $\rightarrow$ H | 7,8,9,10,11 |


| Parameters | Subgroups |
| :---: | :---: |
| D Hold Time After L $\rightarrow$ H | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{n}}$ Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{n}}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{012}$ Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{012}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{345}$ Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{345}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Set-up Time Before H $\rightarrow$ L | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Hold Time After H $\rightarrow$ L | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{RAM}_{0}, \mathrm{RAM}_{3}, \mathrm{Q}_{0}, \mathrm{Q}_{3}$ <br> Set-up Time Before $\mathbf{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{RAM}_{0}, \mathrm{RAM}_{3}, \mathrm{Q}_{0}, \mathrm{Q}_{3}$ <br> Hold Time After L $\rightarrow$ H | 7,8,9,10,11 |

Document \# : 38-00008-B

## Features

## - Fast

- CY2909A/11A has a 40 ns (min.) clock to output cycle time; commercial
- CY2909/11 has a 40 ns (min.) clock to output cycle time; military
- Low power
- ICC (max.) $=70 \mathrm{~mA}$ commercial
$-I_{C C}($ max. $)=90 \mathrm{~mA}$ military
- VCC margin
- 5V $\pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- Expandable

Infinitely expandable in 4-bit increments

- ESD protection

Capable of withstanding greater than 2000 V static discharge voltage

- Pin compatible and functional equivalent to AMD AM2909A/AM2911A


## Description

The CY2909A and CY2911A are highspeed, four-bit wide address sequencers intended for controlling the sequence of execution of microinstructions contained in microprogram memory. They may be connected in parallel to expand the address width in 4 bit increments. Both devices are implemented in high performance CMOS for optimum speed and power.
The CY2909A can select an address from any of four sources. They are:

## CMOS Micro Program Sequencers

1) a set of four external direct inputs $\left(\mathbf{D}_{\mathrm{i}}\right) ; 2$ ) external data stored in an internal register ( $\mathrm{R}_{\mathrm{i}}$ ); 3) a four word deep push/pop stack; or 4) a program counter register (which usually contains the last address plus one). The push/pop stack includes control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs $\left(Y_{i}\right)$ can be OR'ed with an external input for conditional skip or branch instructions. A ZERO input line forces the outputs to all zeros. The outputs are three state, controlled by the Output Enable ( $\overline{\mathrm{OE} \text { ) input. }}$
The CY2911A is an identical circuit to the CY2909A, except the four OR inputs are removed and the $D$ and $R$ inputs are tied together. The CY2911A is available in a 20 -pin, 300 -mil package. The CY2909 is available in a 28 -pin, 600-mil package.

## Logic Block Diagram



## Pin Configurations



0066-2


0066-4
0066-5
0066-1

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied $\qquad$ $\ldots . . . . . . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ..-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current, into Outputs (Low) . . . . . . . . . . . . . 30 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883 Method 3015)
Latch-Up Current . . . . . . . . . . . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | VCC $_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[3]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range[4]

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ (Comm.) |  | 2.4 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ (Mil.) |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | $-2.0$ | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled |  | -20 | +20 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max | $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ | $-30$ | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 70 | mA |
|  |  |  | Military |  | 90 |  |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  |  |

## Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. Tested initially and after any design or process changes that may affect these parameters.
3. $T_{A}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms



Figure 1a



0066-7

Figure 2

|  | Commercial | Military |
| :---: | :---: | :---: |
| $\mathrm{R}_{1}$ | $254 \Omega$ | $258 \Omega$ |
| $\mathrm{R}_{2}$ | $187 \Omega$ | $216 \Omega$ |

Switching Characteristics Over Operating Range ${ }^{[4]}$

|  | 2909A <br> 2911A | 2909A <br> 2911A | Units |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Commercial | Military |  |  |  |  |
| Minimum Clock Low Time | 20 | 20 | ns |  |  |  |
| Minimum Clock High Time |  |  |  |  |  |  |
| MAXIMUM COMBINATIONAL PROPAGATION DELAYS |  |  |  |  | 20 | ns |


| From Input To: | Y | $\mathrm{C}_{\mathrm{N}}+4$ | Y | $\mathrm{C}_{\mathrm{N}}+4$ | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{i}}$ | 17 | 22 | 20 | 25 | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | 29 | 34 | 29 | 34 | ns |
| OR ${ }_{\mathbf{i}} \mathrm{CY} 2909 \mathrm{~A}$ | 17 | 22 | 20 | 25 | ns |
| $\mathrm{C}_{\mathrm{N}}$ | - | 14 | - | 16 | ns |
| ZERO | 29 | 34 | 30 | 35 | ns |
| $\overline{\mathrm{OE}}$ Low to Output | 25 | - | 25 | - | ns |
| $\overline{\text { OE High to High }{ }^{[5]}}$ | 25 | - | 25 | - | ns |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LH}$ | 39 | 44 | 45 | 50 | ns |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LL}$ | 39 | 44 | 45 | 50 | ns |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{HL}$ | 44 | 49 | 53 | 58 | ns |

MINIMUM SET-UP AND HOLD TIMES (All Times Relative to Clock LOW to HIGH Transition)

| From Input | Set-up | Hold | Set-up | Hold |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RE}}$ | 19 | 4 | 19 | 5 | ns |
| $\mathrm{R}_{\mathrm{i}}[6]$ | 10 | 4 | 12 | 5 | ns |
| Push/Pop | 25 | 4 | 27 | 5 | ns |
| FE | 25 | 4 | 27 | 5 | ns |
| $\mathrm{C}_{\mathrm{N}}$ | 18 | 4 | 18 | 5 | ns |
| $\mathrm{D}_{\mathrm{i}}$ | 25 | 0 | 25 | 0 | ns |
| OR $_{\mathrm{i}}(C Y 2909 \mathrm{~A})$ | 25 | 0 | 25 | 0 | ns |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | 25 | 0 | 29 | 0 | ns |
| $\overline{Z E R O}$ | 25 | 0 | 29 | 0 | ns |

## Notes:

5. Output Loading as in Figure Ib. $\quad$ 6. $\mathbf{R}_{\mathrm{i}}$ and $\mathrm{D}_{\mathrm{i}}$ are internally connected on the CY2911A. Use $\mathrm{R}_{\mathrm{i}}$ set-up

## Switching Waveforms



## Ordering Information

| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY2909APC | P15 | Commercial |
| CY2909ADC | D16 |  |
| CY2909ALC | L64 |  |
| CY2909ADMB | D16 | Military |
| CY2909ALMB | L64 |  |


| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY2911APC | P5 | Commercial |
| CY2911ADC | D6 |  |
| CY2911ALC | L61 |  |
| CY2911ADMB | D6 | Military |
| CY2911ALMB | L61 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| Minimum Clock Low Time | 7,8,9,10,11 |
| Minimum Clock High Time | 7,8,9,10,11 |
| MAXIMUM COMBINATIONAL PROPAGATION DELAYS |  |
| $\mathrm{D}_{\mathrm{i}}$ to Y | 7,8,9,10,11 |
| $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| $\mathrm{S}_{0}, S_{1}$ to Y | 7,8,9,10,11 |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ to | 7,8,9,10,11 |
| $\mathrm{OR}_{\mathrm{i}}$ (CY2909A) | 7,8,9,10,11 |
| $\mathrm{OR}_{\mathrm{i}}$ (CY2909A) to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{N}}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| $\overline{\text { ZERO }}$ to $\mathrm{C}_{\mathrm{N}+}$ | 7,8,9,10,11 |
| $\begin{aligned} & \text { Clock High, } \mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LH} \\ & \text { to Y } \end{aligned}$ | 7,8,9,10,11 |
| $\begin{aligned} & \begin{array}{l} \text { Clock High, } \mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LH} \\ \text { to } \mathrm{C}_{\mathrm{N}}+4 \end{array} \\ & \hline \end{aligned}$ | 7,8,9,10,11 |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LL}$ to Y | 7,8,9,10,11 |
| $\begin{aligned} & \text { Clock High, } S_{0}, S_{1}=\mathrm{LL} \\ & \text { to } \mathrm{C}_{\mathrm{N}+4} \end{aligned}$ | 7,8,9,10,11 |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{HL}$ to Y | 7,8,9,10,11 |
| $\text { Clock High, } \mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{HL}$ $\text { to } \mathrm{C}_{\mathrm{N}}+4$ | 7,8,9,10,11 |


| Parameters | Subgroups |
| :---: | :---: |
| MINIMUM SET-UP <br> AND HOLD TIMES |  |
| $\overline{\mathrm{RE}}$ Set-up Time | 7,8,9,10,11 |
| $\overline{\mathrm{RE}}$ Hold Time | 7,8,9,10,11 |
| Push/Pop Set-up Time | 7,8,9,10,11 |
| Push/Pop Hold Time | 7,8,9,10,11 |
| FE Set-up Time | 7,8,9,10,11 |
| FE Hold Time | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{N}}$ Set-up Time | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{N}}$ Hold Time | 7,8,9,10,11 |
| $\mathrm{D}_{\mathrm{i}}$ Set-up Time | 7,8,9,10,11 |
| $\mathrm{D}_{\mathrm{i}}$ Hold Time | 7,8,9,10,11 |
| OR $_{\mathrm{i}}$ (CY2909A) Set-up Time | 7,8,9,10,11 |
| $\mathrm{OR}_{\mathrm{i}}$ (CY2909A) <br> Hold Time | 7,8,9,10,11 |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ Set-up Time | 7,8,9,10,11 |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ Hold Time | 7,8,9,10,11 |
| ZERO Set-up Time | 7,8,9,10,11 |
| ZERO Hold Time | 7,8,9,10,11 |

## CMOS Microprogram Controller

## Features

- Fast
- CY2910AC has a 50 ns (min.) clock cycle; commercial
- CY2910AM has a 51 ns (min.) clock cycle; military
- Low power
$-I_{C C}$ (max.) $=170 \mathrm{~mA}$
- VCC Margin 5V $\pm \mathbf{1 0 \%}$ commercial and military
- Sixteen powerful microinstructions
- Three output enable controls for three-way branch
- Twelve-bit address word
- Four sources for addresses: microprogram counter (MPC), branch address bus, 9 -word stack, internal holding register
- Internal 9 -word by $\mathbf{1 2 - b i t}$ stack The internal stack can be used for subroutine return address or data storage
- 12-bit Internal loop counter
- ESD protection Capable of withstanding over 2000 volts static discharge voltage
- Pin compatible and functional equivalent to Am2910A


## Functional Description

The CY2910A is a stand-alone microprogram controller that selects, stores, retrieves, manipulates and tests addresses that control the sequence of execution of instructions stored in an external memory. All addresses are 12-bit binary values that designate an absolute memory location.
The CY2910A, as illustrated in the block diagram, consists of a 9 -word by 12-bit LIFO (Last-In-First-Out) stack and SP (Stack Pointer), a 12-bit RC (Register/Counter), a 12-bit MPC (Microprogram Counter) and incrementer, a 12 -bit wide by 4 -input multiplexer
and the required data manipulation and control logic.
The operation performed is determined by four input instruction lines ( $10-13$ ) that in turn select the (internal) source of the next micro-instruction to be fetched. This address is output on the Y0-Y11 pins. Two additional inputs ( $\overline{\mathrm{CC}}$ and $\overline{\mathrm{CCEN}}$ ) are provided that are examined during certain instructions and enable the user to make the execution of the instruction either unconditional or dependent upon an external test.
The CY2910A is a pin compatible, functional equivalent, improved performance replacement for the Am2910A.
The CY2910A is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection of over 2000 volts and achieves superior performance and low power dissipation.

## Logic Block Diagram



Pin Configuration


Top View

## Selection Guide

| Clock Cycle (Min.) in ns | Stack Depth | Operating Range | Part Number |
| :---: | :---: | :---: | :---: |
| 50 | 9 words | Commercial | CY2910AC |
| 51 | 9 words | Military | CY2910AM |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| $\begin{aligned} & \text { Storage Temperature } \ldots \ldots \ldots \ldots .-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ & \text { Ambient Temperature with } \end{aligned}$ | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V (Per MIL-STD-883 Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latchup Cu | puts) | $>200 \mathrm{~mA}$ |
| Supply Voltage to Ground Potential <br>  | Operating Range |  |  |
| DC Voltage Applied to Outputs in High Z State. . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V C C}_{\text {C }}$ |
| DC Input Voltage . . . . . . . . . . . . . . . . - 3.0 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Output Current into Outputs (Low) . . . . . . . . . . . 30 mA | Military ${ }^{\text {[3] }}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Commercial and Military Operating Range[4]
$\mathrm{V}_{\mathrm{CC}}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ Max. $=5.5 \mathrm{~V}$

| Parameter | Description | Test Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | -10 | $\mu \mathrm{A}$ |
| IOH | Output HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {IH }}=2.4 \mathrm{~V}$ | $-1.6$ |  | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | 8 |  | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.} . \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} / \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | -40 | +40 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. |  | 170 | mA |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |
| CouT Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |  |

## Notes:

1. Not more than one output should be tested at a time. Duration of the short circuit should not exceed one second.
2. Tested initially and after any design or process changes that may affect these parameters.

## Output Load for AC Performance Characteristics



[^25]3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.

Switching Waveforms

R

## Guaranteed AC Performance Characteristics

The tables below specify the guaranteed AC performance of the CY2910A over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and the military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) temperature ranges with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels.

The inputs switch between 0 V and 3 V with signal transition rates of 1 Volt per nanosecond. All outputs have maximum DC current loads.

## Clock Requirements ${ }^{[1,4]}$

|  | Commercial | Military |
| :--- | :---: | :---: |
| Minimum Clock LOW | 20 | 25 |
| Minimum Clock HIGH | 20 | 25 |
| Minimum Clock Period I $=14$ | 50 | 51 |
| Minimum Clock Period <br> $\mathrm{I}=8,9,15$ (Note 2) | 50 | 50 |

Combinational Propagation Delays. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}{ }^{[4]}$

| To Output | Commercial |  |  | Military |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Y | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ | $\overline{\text { FULL }}$ | Y | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ | $\overline{\text { FULL }}$ |
| D0-D11 | 20 | - | - | 25 | - | - |
| I0-I3 | 35 | 30 | - | 40 | 35 | - |
| $\overline{\text { CC }}$ | 30 | - | - | 36 | - | - |
| $\overline{\text { CCEN }}$ | 30 | - | - | 36 | - | - |
| CP |  |  | 31 | - | - | 35 |
| I=8, 9, 15 | 40 | - |  |  |  |  |
| (Note 2) |  |  | 31 | 46 | - | 35 |
| CP | 40 | - | - | 25 |  | - |
| All Other I |  |  |  | - | - |  |
| $\overline{\text { OE }}$ | 25 | - |  |  |  |  |
| (Note 3) | 27 | - |  |  |  |  |

Minimum Set-up and Hold Times Relative to clock LOW to HIGH Transition. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}{ }^{[4]}$

|  | Commercial |  | Military |  |
| :--- | :---: | :---: | :---: | :---: |
| Input | Set-up | Hold | Set-up | Hold |
| DI $\rightarrow$ RC | 16 | 0 | 16 | 0 |
| DI $\rightarrow$ MPC | 30 | 0 | 30 | 0 |
| I0-I3 | 35 | 0 | 38 | 0 |
| $\overline{\text { CC }}$ | 24 | 0 | 35 | 0 |
| $\overline{\text { CCEN }}$ | 24 | 0 | 35 | 0 |
| CI | 18 | 0 | 18 | 0 |
| $\overline{\text { RLD }}$ | 19 | 0 | 20 | 0 |

## Notes:

1. A dash indicates that a propagation delay path or set-up time does not exist.
2. These instructions are dependent upon the register/counter. Use the shorter delay times if the previous instruction either does not change the register/counter or could only decrement it. Use the longer delay if the instruction prior to the clock was 4 or 12 or if RLD was LOW.
3. The enable/disable times are measured to a 0.5 Volt change on the output voltage level with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.
4. See the last page of this specification for Group A subgroup testing information.

Table of Instructions

| $\mathrm{I}_{3}-\mathrm{I}_{0}$ | MNEMONIC | NAME | $\begin{aligned} & \text { REG// } \\ & \text { CNTR } \\ & \text { CON- } \\ & \text { TENTS } \end{aligned}$ | RESULT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\stackrel{\text { FAIL }}{ } \overline{\mathbf{C C E N}}=\mathbf{L} \text { and } \overline{\mathrm{CC}}=\mathbf{H}$ |  | $\begin{gathered} \text { PASS } \\ \overline{\text { CCEN }}=\mathbf{H} \text { or } \overline{\mathrm{CC}}=\mathbf{L} \end{gathered}$ |  | $\begin{aligned} & \text { REG/ } \\ & \text { CNTR } \end{aligned}$ | ENABLE |
|  |  |  |  | Y | STACK | Y | STACK |  |  |
| 0 | JZ | Jump Zero | X | 0 | Clear | 0 | Clear | Hold | PL |
| 1 | CJS | Cond JSB PL | X | PC | Hold | D | Push | Hold | PL |
| 2 | JMAP | Jump Map | X | D | Hold | D | Hold | Hold | Map |
| 3 | CJP | Cond Jump PL | X | PC | Hold | D | Hold | Hold | PL |
| 4 | PUSH | Push/Cond LD CNTR | X | PC | Push | PC | Push | (Note 1) | PL |
| 5 | JSRP | Cond JSB R/PL | X | R | Push | D | Push | Hold | PL |
| 6 | CJV | Cond Jump Vector | X | PC | Hold | D | Hold | Hold | Vect |
| 7 | JRP | Cond Jump R/PL | X | R | Hold | D | Hold | Hold | PL |
| 8 | RFCT | Repeat Loop,$\text { CNTR } \neq 0$ | $\neq 0$ | F | Hold | F | Hold | Dec | PL |
|  |  |  | =0 | PC | POP | PC | Pop | Hold | PL |
| 9 | RPCT | $\begin{aligned} & \text { Repeat PL, } \\ & \text { CNTR } \neq 0 \end{aligned}$ | $\neq 0$ | D | Hold | D | Hold | Dec | PL |
|  |  |  | =0 | PC | Hold | PC | Hold | Hold | PL |
| 10 | CRTN | Cond RTN | X | PC | Hold | F | Pop | Hold | PL |
| 11 | CJPP | Cond Jump PL \& Pop | X | PC | Hold | D | Pop | Hold | PL |
| 12 | LDCT | LD Cntr \& Continue | X | PC | Hold | PC | Hold | Load | PL |
| 13 | LOOP | Test End Loop | X | F | Hold | PC | Pop | Hold | PL |
| 14 | CONT | Continue | X | PC | Hold | PC | Hold | Hold | PL |
| 15 | TWB | Three-Way Branch | $\neq 0$ | F | Hold | PC | Pop | Dec | PL |
|  |  |  | =0 | D | Pop | PC | Pop | Hold | PL |

Notes:

1. If $\overline{\mathrm{CCEN}}=\mathrm{L}$ and $\overline{\mathrm{CC}}=\mathrm{H}$, hold; else load.
$\mathrm{H}=\mathrm{HIGH}$
$\mathbf{L}=$ LOW
$\mathrm{X}=$ Don't Care

## Ordering Information

| Clock <br> Cycle <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 50 | CY2910ADC | D18 |  |
|  | CY2910AJC | J67 |  |
|  | CY2910ALC | L67 |  |
|  | CY2910APC | P17 |  |
| 51 | CY2910ADMB | D18 |  |
|  | CY2910ALMB | L67 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathbf{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathbf{V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathbf{S C}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Clock Requirements

| Parameters | Subgroups |
| :---: | :---: |
| Minimum Clock LOW | $7,8,9,10,11$ |

## Combinational Propagation Delays

| Parameters | Subgroups |
| :--- | :---: |
| From D0-D11 to Y | $7,8,9,10,11$ |
| From I0-I3 to Y | $7,8,9,10,11$ |
| From I0-I3 to $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ | $7,8,9,10,11$ |
| From $\overline{\text { CC }}$ to Y | $7,8,9,10,11$ |
| From $\overline{\text { CCEN to Y }}$ | $7,8,9,10,11$ |
| From CP (I $=8,9,15$ ) to $\overline{\text { FULL }}$ | $7,8,9,10,11$ |
| From CP (All Other I) to Y | $7,8,9,10,11$ |
| From CP (All Other I) to $\overline{\text { FULL }}$ | $7,8,9,10,11$ |

Document \#: 38-00010-B

## Minimum Set-up and Hold Times

| Parameters | Subgroups |
| :--- | :---: |
| DI $\rightarrow$ RC Set-up Time | $7,8,9,10,11$ |
| DI $\rightarrow$ RC Hold Time | $7,8,9,10,11$ |
| DI $\rightarrow$ MPC Set-up Time | $7,8,9,10,11$ |
| DI $\rightarrow$ MPC Hold Time | $7,8,9,10,11$ |
| I0-I3 Set-up Time | $7,8,9,10,11$ |
| I0-I3 Hold Time | $7,8,9,10,11$ |
| $\overline{\text { CC Set-up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { CC }}$ Hold Time | $7,8,9,10,11$ |
| $\overline{\text { CCEN Set-up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { CCEN Hold Time }}$ | $7,8,9,10,11$ |
| CI Set-up Time | $7,8,9,10,11$ |
| CI Hold Time | $7,8,9,10,11$ |
| $\overline{\text { RLD Set-up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { RLD Hold Time }}$ | $7,8,9,10,11$ |

## Features

- Fast
- CY7C510-45 has a 45 ns (max.) clock cycle (commercial)
- CY7C510-55 has a 55 ns (max.) clock cycle (military)
- Low Power
- ICC (max. at 10 MHz$)=$ 100 mA (commercial)
$-I_{C C}(\max$. at 10 MHz$)=$ 110 mA (military)
- VCC Margin
$-5 V \pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- $16 \times 16$ bit parallel multiplication with accumulation to 35-bit result
- Two's complement or unsigned magnitude operation
- ESD Protection
- Capable of withstanding greater than 2000V static discharge voltage
- Pin compatible and functionally equivalent to Am29510 and TMC2110


## Functional Description

The CY7C510 is a high-speed $16 \times 16$ parallel multiplier accumulator which operates at 45 ns clocked multiply accumulate (MAC) time ( 22 MHz multiply accumulate rate). The operands may be specified as either two's complement or unsigned magnitude 16-bit numbers. The accumulator functions
include loading the accumulator with the current product, adding or subtracting the accumulator contents and the current product, or preloading the accumulator from the external world.
All inputs (data and instructions) and outputs are registered. These independently clocked registers are positive edge triggered D-type flip-flops. The 35-bit accumulator/output register is divided into a 3-bit extended product (XTP), a 16 -bit most significant product (MSP), and a 16 -bit least significant product (LSP). The XTP and MSP have dedicated ports for threestate output; the LSP is multiplexed with the Y-input. The 35-bit accumulator/output register may be preloaded through the bidirectional output ports.

## Logic Block Diagram



0057-1

## Selection Guide

|  |  | 7C510-45 | 7C510-55 | 7C510-65 | 7C510-75 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Multiply- <br> Accumulate Time (ns) | Commercial | 45 | 55 | 65 | 75 |
|  | Military |  | 55 | 65 | 75 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Ambient Temperature Under Bias $\ldots-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential .... -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs $\ldots . .-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ Max.
Output Current, into Outputs (low) .10 mA
Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883 Method 3015)

## Pin Configurations



## Operating Range

| Range | Temperature | V CC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Note:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

0057-3


## Pin Configurations (Continued)

Pin Configuration for 68-Pin Grid Array

|  |  | $\underbrace{x 15}_{50}$ | $\underbrace{R N D}_{48}$ | $\underbrace{}_{46}$ | $\underbrace{C L K Y}_{44}$ | $\mathrm{T}_{42}$ | $\underbrace{\text { PREL }}_{40}$ | $\underbrace{C L K P}_{38}$ | $\underbrace{P 33}_{36}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x_{53}$ |  | $\underbrace{}_{49}$ | $\underbrace{}_{47}$ | $\underbrace{C L K X}_{45}$ | $\underbrace{}_{43}$ | $\mathrm{S}_{41}$ |  |  | $\underbrace{}_{35}$ |  |
| $\underbrace{x 11}_{55}$ |  |  |  |  |  |  |  |  | $\underbrace{\text { P30 }}_{32}$ |  |
|  |  |  |  |  |  |  |  |  | $\underbrace{P 28}_{30}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
| $\underbrace{\mathrm{YO}, \mathrm{PO}}_{67}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\underbrace{\mathrm{Y} 1, \mathrm{P} 1}_{1}$ | $\underbrace{\mathrm{Y} 3, \mathrm{P} 3}_{3}$ | $\underbrace{Y 5, P 5}_{5}$ | $\underbrace{Y 7, P 7}_{7}$ | $\underbrace{\mathrm{YB}, \mathrm{P} 8}_{9}$ | $\underbrace{\text { Y10,P10 }}_{11}$ | $\underbrace{Y 12, P 12}_{13}$ | $\underbrace{(r 14, P 14}_{15}$ |  | $\underbrace{\text { P17 }}_{19}$ |
|  | $\underbrace{}_{2}$ | $\underbrace{\mathrm{Y} 4, \mathrm{P} 4}_{4}$ | $\underbrace{}_{6}$ | $\underbrace{\text { GND }}_{8}$ | $\underbrace{\mathrm{Yq}, \mathrm{Pg}}_{10}$ | $\underbrace{21, P 11}_{12}$ | $\underbrace{\text { r13.p13 }}_{14}$ | $\underbrace{\text { r15, } 15}_{16}$ | N.C. |  |

## Pin Definitions

| Signal <br> Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{X}_{15-0}$ | I | X-Input Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude. |
| $\begin{aligned} & \mathbf{Y}_{15-0} \\ & \left(\mathbf{P}_{15-0}\right) \end{aligned}$ | I/O | Y-Input Data/LSP Output Data. When this port is used to input a Y value, the 16-bit number may be interpreted as two's complement or unsigned magnitude. This bidirectional port is multiplexed with the LSP output ( $\mathrm{P}_{15-0}$ ), and can also be used to preload the LSP register. |
| $\mathbf{P}_{34-32}$ | I/O | Extended Product (XTP) Output Data. This port is bidirectional. The extended product emerges through this port. The XTP register may also be preloaded through this port. |
| $\mathbf{P}_{31-16}$ | I/O | MSP Output Data. This port is bidirectional. The most significant product emerges through this port. The MSP register may also be preloaded through this port. |
| $\mathbf{P}_{15-0}$ | I/O | LSP Output Data. This port is bidirectional. The least significant product emerges through this port. The LSP register may also be preloaded through this port. |
| CLKX | I | X-Register Clock. X-Input Data are latched into the X -register at the rising edge of CLKX. |
| CLKY | I | Y-Register Clock. Y-Input Data are latched into the Y-register at the rising edge of CLKY. |
| CLKP | I | Product Register Clock. XTP, MSP, and LSP are latched into their respective registers at the rising edge of CLKP. If preload is selected, these registers are loaded with the preload data at the output pins via the bidirectional ports. If preload is not selected, these registers are loaded with the current accumulated product. |
| $\overline{\text { OEX }}$ | I | Output Enable Extended. When LOW, the extended product bidirectional port is enabled for output. When HIGH, the outputs drivers are disabled (high impedance) and the XTP port may be used for preloading. See Preload Function Table. |
| $\overline{\text { OEM }}$ | I | Output Enable Most. When LOW, the MSP bidirectional port is enabled for output. When HIGH, the output drivers are disabled (high impedance) and the MSP port may be used for preloading. See Preload Function Table. |


| Signal <br> Name | 1/0 | Description |
| :---: | :---: | :---: |
| OEL | I | Output Enable Least. When LOW, the LSP bidirectional port is enabled for output. When HIGH, the output drivers are disabled (high impedance) and the MSP port may be used for preloading. See Preload Function Table. |
| PREL | I | Preload. When HIGH, the three bidirectional ports may be used to preload data into the accumulator register at the rising edge of CLKP. The three-state controls ( $\overline{\mathrm{OEX}}, \overline{\mathrm{OEM}}, \overline{\mathrm{OEL}}$ ) must be HIGH to preload data. When LOW, the accumulated product is loaded into the accumulator/output register at the rising edge of CLKP. The output drivers must be enabled (OEX, $\overline{\mathrm{OEM}}, \overline{\mathrm{OEL}}$ must be LOW) for the accumulated product to be output. Ordinarily, PREL, $\overline{O E X}, \overline{O E M}$, and $\overline{O E L}$ are tied together. See accumulator function table. |
| TC | I | Two's Complement Control. When HIGH, the 7C510 is in two's complement mode, where the input and output data are interpreted as two's complement numbers. The device is in unsigned magnitude mode when TC is LOW. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. |
| RND | I | Round Control. When HIGH, rounding is enabled and a " 1 " is added to the MSB of the LSB $\left(\mathrm{P}_{15}\right)$. When LOW, the product is unchanged. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. |
| ACC | I | Accumulate Control. When HIGH, the accumulator/output register contents are added to or subtracted from the current product (XY) and this result is stored back into the accumulator/output register. When LOW, the product is loaded into the accumulator register, overwriting the current contents. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. See accumulator function table. |
| SUB | I | Subtract Control. When both ACC and SUB are HIGH, the accumulator register contents are subtracted from the current product XY and this result is written back into the accumulator register. When ACC is HIGH and SUB is LOW, the accumulator register contents and current product are summed, then written back to the accumulator register. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. See accumulator function table. |

## Functional Description

The CY7C510 is a high-speed $16 \times 16$-bit multiplier accumulator (MAC). It comprises a 16 -bit parallel multiplier followed by a 35 -bit accumulator. All inputs (data and instructions) and outputs are registered. The 7C510 is divided into four sections: the input section, the $16 \times 16$ asynchronous multiplier array, the accumulator, and the output/preload section.
The input section has two 16 -bit operand input registers for the $X$ and $Y$ operands, clocked by the rising edge of CLKX and CLKY, respectively. The four-bit instruction register (TC, RND, ACC, SUB) is clocked by the rising edge of the logical OR of CLKX, CLKY.
The $16 \times 16$ asynchronous multiplier array produces the 32-bit product of the input operands. Either two's complement or unsigned magnitude operation is selected, based on control TC. If rounding is selected, (RND = 1), a " 1 " is added to the MSB of the LSP (position $\mathrm{P}_{15}$ ). The 32-bit product is zero-filled or sign-extended as appropriate and passed as a 35 -bit number to the accumulator section.
The accumulator function is controlled by ACC, SUB, and PREL. Four functions may be selected: the accumulator may be loaded with the current product; the product may be added to the accumulator contents; the accumulator contents may be subtracted from the current product; or the accumulator may be preloaded from the bidirectional ports.
The output/preload section contains the accumulator/output register and the bidirectional ports. This section is controlled by the signals PREL, OEX, OEM, and OEL. When PREL is HIGH, the output buffers are in high impedance state. When the controls $\overline{O E X}, \overline{O E M}$, and $\overline{\text { OEL }}$ are also high, data present at the output pins will be preloaded into the appropriate accumulator register at the rising edge of CLKP. When PREL is LOW, the signals OEX, OEM, and OEL are enable controls for their respective three-state output ports.

Preload Function Table

| PREL | OEX | $\overline{\text { OEM }}$ | $\overline{\text { OEL }}$ | Output Register |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | XTP | MSP | LSP |
| 0 | 0 | 0 | 0 | Q | Q | Q |
| 0 | 0 | 0 | 1 | Q | Q | Z |
| 0 | 0 | 1 | 0 | Q | Z | Q |
| 0 | 0 | 1 | 1 | Q | Z | Z |
| 0 | 1 | 0 | 0 | Z | Q | Q |
| 0 | 1 | 0 | 1 | Z | Q | Z |
| 0 | 1 | 1 | 0 | Z | Z | Q |
| 0 | 1 | 1 | 1 | Z | Z | Z |
| 1 | 0 | 0 | 0 | Z | Z | Z |
| 1 | 0 | 0 | 1 | Z | Z | PL |
| 1 | 0 | 1 | 0 | Z | PL | Z |
| 1 | 0 | 1 | 1 | Z | PL | PL |
| 1 | 1 | 0 | 0 | PL | Z | Z |
| 1 | 1 | 0 | 1 | PL | Z | PL |
| 1 | 1 | 1 | 0 | PL | PL | Z |
| 1 | 1 | 1 | 1 | PL | PL | PL |

$\mathbf{Z}=$ Output buffers at High impedance (disabled.)
Q = Output buffers at Low impedance. Contents of output register available through output ports.
PL $=$ Output disabled. Preload data supplied to the output pins will be loaded into the output register at the rising edge of CLKP.

Accumulator Function Table

| PREL | ACC | SUB | P | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| L | L | X | Q | Load |
| L | H | L | Q | Add |
| L | H | H | Q | Subtract |
| H | X | X | PL | Preload |

## CY7C510 <br> Input Formats

## Fractional Two's Complement Input



## Integer Two's Complement Input



## Unsigned Fractional Input

| $\mathrm{X}_{\text {IN }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\mathbf{Y}_{\text {IN }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 2 -1 | 2-2 | 2-3 | 2-4 | 2-5 | 2-6 | $2^{-7}$ | 2-8 | 2-9 | 2-10 | 2-11 | 2 -12 | 2-13 | 2-14 | -15 | 2-16 | $2^{-1}$ | 2-2 | 2-3 | 2-4 | 2-5 | 2-6 | 2-7 | 2-8 | 2-9 | 2-10 | 2-11 | 2-12 | 2-1 | -1 | 2-15 |  |

Unsigned Integer Input

| $\mathrm{XI}_{\text {IN }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\mathbf{Y}_{\text {IN }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 21 | $2{ }^{14}$ | 213 | 212 | 211 | 210 | $2^{9}$ | 28 | 27 | 26 | $2^{5}$ | 24 | $2^{3}$ | 22 | 21 | 20 | 215 | 214 | 213 | 212 | 211 | 210 | $2^{9}$ | $2^{8}$ | 27 | 26 | 25 | 24 | 23 | $2{ }^{2}$ | 21 | $2^{0}$ |

## CY7C510

## Output Formats

Two's Complement Fractional Output


Two's Complement Integer Output
XTP MSP


## Unsigned Fractional Output



## Unsigned Integer Output



## Electrical Characteristics Over Operating Range ${ }^{[4]}$

| Parameters | Description |  | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | Output HIGH Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | -0.4 |  | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 4.0 |  | mA |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Leakage Current |  | GND $\leq \mathrm{V}_{\text {I }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| II | Input Current, Max. Input Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  | 10 | mA |
| $\mathrm{IOS}^{\text {[1] }}$ | Output Short Circuit Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  | -3 | $-30$ | mA |
| $\mathrm{I}_{\text {OZL }}$ | Output OFF (Hi-Z) Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |  |  | -25 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | Output OFF (Hi-Z) Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |  | 25 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{Q} 1)^{[2]}$ | Supply Current (Quiescent) |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\mathrm{IN}}=\left[\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{IL}}\right] \text { or }\left[\mathrm{V}_{\mathrm{IH}} \text { to } \mathrm{V}_{\mathrm{CC}}\right] \end{aligned}$ |  |  | 30 | mA |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{Q} 2)^{[2]}$ | Supply Current (Quiescent) |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ | Commercial |  | 20 |  |
|  |  |  | $\begin{aligned} & V_{\mathrm{CC}} \geq V_{\text {IN }} \geq 3.85 \mathrm{~V} \\ & 0.4 \mathrm{~V} \geq \mathrm{V}_{\text {IN }} \geq \text { GND } \end{aligned}$ | Military |  | 25 | mA |
| $\mathrm{I}_{\text {CC }}$ (Max. ${ }^{\text {[2] }}$ | Supply Current | Commercial | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz}$ |  |  | 100 | mA |
|  |  | Military |  |  |  | 110 |  |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 |  |

## Notes:

l. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
!. For $\mathrm{I}_{\mathrm{CC}}$ measurements, the outputs are three-stated. Two quiescent figures are given for different input voltage ranges. To calculate $I_{\mathrm{CC}}$ at any given clock frequency, use $30 \mathrm{~mA}+\mathrm{I}_{\mathrm{CC}}$ (A.C.), where $\mathrm{I}_{\mathrm{CC}}$ $(A . C)=.(7 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for the Commercial temperature range. $\mathrm{I}_{\mathrm{CC}}(\mathrm{A} . \mathrm{C})=.(8 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for Military temperature range.
3. Tested initially and after any design or process changes that may affect these parameters.
4. See the last page of this specification for Group A subgroup testing information.

## Dutput Loads Used for A.C. Performance Characteristics

## Normal Load (Load 1)



0057-4
iquivalent to: THÉVENIN EQUIVALENT

Switching Characteristics Over Operating Range ${ }^{[3]}$

| Parameters | Description |  | 7C510-45 |  | 7C510-55 |  | 7C510-65 |  | 7C510-75 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {MA }}$ | Multiply Accumulate Time |  |  | 45 |  | 55 |  | 65 |  | 75 | ns |
| ts | Setup Time |  | 20 |  | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| tPW | Clock Pulse Width |  | 25 |  | 25 |  | 30 |  | 30 |  | ns |
| tPDP | Output Clock to P |  |  | 30 |  | 30 |  | 35 |  | 35 | ns |
| tPDY | Output Clock to Y |  |  | 30 |  | 30 |  | 35 |  | 35 | ns |
| tPHZ | $\overline{\text { OEX, }} \overline{\mathrm{OEM}}$ to P ; $\overline{O E L}$ to $Y$ (Disable Time) | HIGH to Z |  | 25 |  | 25 |  | 30 |  | 30 | ns |
| tPLZ |  | LOW to Z |  | 25 |  | 25 |  | 30 |  | 30 | ns |
| tPZH | $\overline{\mathrm{OEX}}, \overline{\mathrm{OEM}}$ to P ; <br> OEL to Y (Enable Time) | Z to HIGH |  | 30 |  | 30 |  | 35 |  | 35 | ns |
| tPZL |  | Z to LOW |  | 30 |  | 30 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HCL}}$ | Relative Hold Time |  | 0 |  | 0 |  | 0 |  |  |  | ns |

## Test Waveforms

| TEST | $V_{\mathrm{X}}$ | OUTPUT WAVEFORM - MEASUREMENT LEVEL |
| :--- | :--- | :--- |
| $\mathrm{ALL}^{t_{\mathrm{PD}} ' \mathrm{~s}}$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{t}_{\mathrm{PHZ}}$ |
| 0.0 V | $\mathrm{~V}_{\mathrm{OH}}$ |  |
| $\mathrm{t}_{\mathrm{PLZ}}$ | 2.6 V | $\mathrm{~V}_{\mathrm{OL}}$ |
| $\mathrm{t}_{\mathrm{PZH}}$ | 0.0 V | 0.0 V |
| $\mathrm{t}_{\mathrm{PZL}}$ | 2.6 V | 2.6 V |

0057-7

## Setup and Hold Time



0057-8

## Notes:

1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

Pulse Width


0057-9
3. See the last page of this specification for Group A subgroup testing information.
$\qquad$

## CY7C510 Timing Diagram



0057-10
Preload Timing Diagram


## [hree-State Timing Diagram



0057-12

## Typical AC and DC Characteristics



NORMALIZED SUPPLY CURRENT
vs. SUPPLY VOLTAGE


NORMALIZED FREQUENCY vs. SUPPLY VOLTAGE


NORMALIZED SUPPLY CURRENT


NORMALIZED FREQUENCY vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE



NORMALIZED OUTPUT DELAY vs. OUTPUT LOADING

NORMALIZED ICC
vs. FREQUENCY


## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 45 | CY7C510-45 PC <br> CY7C510-45 LC <br> CY7C510-45 JC <br> CY7C510-45 DC <br> CY7C510-45 GC | P29 <br> L81 <br> J81 <br> D30 <br> G68 | Commercial |
| 55 | CY7C510-55 PC <br> CY7C510-55 LC <br> CY7C510-55 JC <br> CY7C510-55 DC <br> CY7C510-55 GC | $\begin{aligned} & \text { P29 } \\ & \text { L81 } \\ & \text { J81 } \\ & \text { D30 } \\ & \text { G68 } \end{aligned}$ | Commercial |
|  | CY7C510-55 LMB CY7C510-55 DMB CY7C510-55 GMB | $\begin{aligned} & \text { L81 } \\ & \text { D30 } \\ & \text { G68 } \end{aligned}$ | Military |
| 65 | CY7C510-65 PC CY7C510-65 LC CY7C510-65 JC CY7C510-65 DC CY7C510-65 GC | $\begin{aligned} & \text { P29 } \\ & \text { L81 } \\ & \text { J81 } \\ & \text { D30 } \\ & \text { G68 } \end{aligned}$ | Commercial |
|  | CY7C510-65 LMB CY7C510-65 DMB CY7C510-65 GMB | $\begin{aligned} & \text { L81 } \\ & \text { D30 } \\ & \text { G68 } \end{aligned}$ | Military |
| 75 | CY7C510-75 PC <br> CY7C510-75 LC <br> CY7C510-75 JC <br> CY7C510-75 DC <br> CY7C510-75 GC | $\begin{aligned} & \text { P29 } \\ & \text { L81 } \\ & \text { J81 } \\ & \text { D30 } \\ & \text { G68 } \end{aligned}$ | Commercial |
|  | CY7C510-75 LMB CY7C510-75 DMB CY7C510-75 GMB | $\begin{aligned} & \text { L81 } \\ & \text { D30 } \\ & \text { G68 } \end{aligned}$ | Military |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{I}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | $1,2,3$ |


| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{I}_{\mathrm{CC}}$ (Q1) | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ (Q2) | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ (Max.) | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\text {MA }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathbf{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PW }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PDP }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PDY }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PHZ }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLZ }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PZH }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PZL }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HCL}}$ | $7,8,9,10,11$ |

Document \# : 38-00014-B

CY7C516 CY7C517

## Features

- Fast
- 38 ns clock cycle (commercial)
- 42 ns clock cycle (military)
- Low Power
- ICC (max. at 10 MHz ) $=$ 100 mA (commercial)
- ICC (max. at 10 MHz$)=$ 110 mA (military)
- VCC Margin
- 5V $\pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- $16 \times 16$ bit parallel multiplication with full precision 32-bit product output
- Two's complement, unsigned magnitude, or mixed mode multiplication
- CY7C516 pin compatible and functionally equivalent to Am29516, MPY016K, MPY016H
- CY7C517 pin compatible and functionally equivalent to Am 29517


## Functional Description

The CY7C516/517 are high-speed 16 x 16 parallel multipliers which operate at 38 ns clocked multiply times ( 26 MHz multiplication rate). The two input operands may be independently specified
as either two's complement or unsigned magnitude numbers. Controls are provided for rounding and format adjustment of the full precision 32-bit product.
On the 7C516, individually clocked input and output registers are provided to maximize throughput and to simplify bus interfacing. On the 7C517, a single clock (CLK) is provided, along with three register enables. This facilitates the use of the 7C517 in microprogrammed systems. The input and output registers are positive edge triggered D-type flip-flops. The output register may be made transparent for asynchronous output.

Logic Block Diagrams

CY7C516


CY7C517


## Selection Guide

|  |  | 7C516-38 | 7C516-42 | 7C516-45 | 7C516-55 | 7C516-75 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | 7C517-38 | 7C517-42 | 7C517-45 | 7C517-55 | 7C517-75 |
| Maximum Multiply Time (ns) <br> Clocked/Unclocked | Commercial | $38 / 58$ |  | $45 / 65$ | $55 / 75$ | $75 / 100$ |
|  | Military |  | $42 / 65$ |  | $55 / 75$ | 75/100 |

## Functional Description (Continued)

Two output modes may be selected by using the output multiplexer control, MSPSEL. Holding MSPSEL LOW causes the most significant product (MSP) to be available at the dedicated output port. The LSP is simultaneously available at the bidirectional port shared with the Y-inputs.

The other mode of output involves toggling of the MSPSEL control, allowing both the MSP and LSP to be available for output through the dedicated 16-bit output port.

## Pin Configurations



Pin Configurations (Continued)
Pin Configuration for 68-Pin Grid Array


## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Ambient Temperature Under Bias $\ldots .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots .-0.5 \mathrm{~V}$ to +7.0 V
DC Input Voltage ..................... 0.5 V to +7.0 V
DC Voltage Applied to Outputs $\ldots \ldots-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ Max.
Output Current, into Outputs (low) . . . . . . . . . . . . . 10 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . $>1000 \mathrm{~V}$
(per MIL-STD-883 Method 3015)

## Pin Definitions

| Signal <br> Name | 1/O | Description |
| :---: | :---: | :---: |
| $\mathrm{X}_{15-0}$ | 1 | X-Input Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude. |
| $\begin{gathered} \mathbf{Y}_{15-0} \\ \left(\mathbf{P}_{15-0}\right) \end{gathered}$ |  | Y-Input/LSP Output Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude. The Y-input port may be multiplexed with the LSP output ( $\mathrm{P}_{15-0}$ ). |
| $\begin{aligned} & \mathbf{P}_{31-16} \\ & \left(\mathbf{P}_{15-0}\right) \end{aligned}$ | 0 | Output Data. This 16-bit port may carry either the MSP ( $\mathrm{P}_{31-16}$ ) or the LSP ( $\mathrm{P}_{15-0}$ ). |
| FT | I | The MSP and LSP registers are made transparent (asynchronous operation) if FT is HIGH. |
| FA | I | Format Adjust Control. If FA is HIGH, a full 32-bit product is output. If FA is LOW, a leftshifted product is output, with the sign bit replicated in the LSP. FA must be HIGH for two's complement integer, unsigned magnitude, and mixed mode multiplication. |


| $\overline{\text { MSPSEL }}$ | I | Output Multiplexer Control. When MSPSEL is LOW, the MSP is available for output at the MSP output port, and the LSP is available at the Y-input/LSP output port. When MSPSEL is HIGH, the LSP is available at both ports (above) and the MSP is not available. |
| :---: | :---: | :---: |
| RND | I | Round Control. When RND is HIGH, a one is added to the MSB of the LSP. This position is dependent on the FA control; FA = HIGH means RND adds to the 2-15 bit ( $\mathrm{P}_{15}$ ), FA $=$ LOW means RND adds to the 2-16 bit ( $\mathbf{P}_{14}$ ). |

TCX I Two's Complement Control X. X-input data are interpreted as two's complement when TCX is HIGH. TCX LOW means the data are interpreted as unsigned magnitude.

## Operating Range

| Range | Temperature | VCC |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Note:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## Signal

Name I/O Description
TCY I Two's Complement Control Y. Y-Input data are interpeted as two's complement when TCY is HIGH. TCY LOW means the data are interpreted as unsigned magnitude.
$\overline{\text { OEP }} \quad$ I $\quad \mathbf{P}_{31-16} / \mathbf{P}_{15-0}$ Output Port Three-State Control. When $\overline{\text { OEP }}$ is LOW, the output port is enabled; when $\overline{\mathrm{OEP}}$ is HIGH, the drivers are in a high impedance state.
$\overline{\text { OEL }} \quad$ I Y-in/P15-0 Port Three State Control. When $\overline{\text { OEL }}$ is LOW, the timeshared port is enabled for LSP output. When OEL is HIGH, the output drivers are in a high impedance state. This is required for $Y$-input.

## CY7C516 Only

CLKX I X-Register Clock. X-input data and TCX are latched in at the rising edge of CLKX.

CLKY I Y-Register Clock. Y-input data and TCY are latched in at the rising edge of CLKY.

CLKM I MSP Register Clock. The most significant product (MSP) is latched in at the MSP Register at the rising edge of CLKM.

CLKL I LSP Register Clock. The least significant product (LSP) is latched in at the LSP Register at the rising edge of CLKL.

## CY7C517 Only

CLK I Clock. All enabled registers latch in their data at the rising edge of CLK.
$\overline{\text { ENX }}$ I X-Register Enable. When ENX is LOW, the XRegister is enabled. X-input data and TCX will be latched in at the rising edge of CLK when the register is enabled. When ENX is HIGH, the X-Register is in hold mode.
$\overline{\text { ENY }} \quad$ I $\quad$ X-Register Enable. $\overline{\text { ENY }}$ enables the Y-Register. (See ENX.)
$\overline{\text { ENP }} \quad$ I Product Register Enable. $\overline{\text { ENP }}$ enables the product register. Both the MSP and LSP Sections are enabled by ENP. (See ENX.)

Input Formats (All Devices)

## Fractional Two's Complement Input Format

TCX, TCY $=1$


## Integer Two's Complement Input Format

TCX, TCY $=1$


## Unsigned Fractional Input Format



## Unsigned Integer Input Format



Output Formats (All Devices)

## Fractional Two's Complement (Shifted)* Format

$\mathrm{FA}=0$
LSP

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

 (Sign)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | -20 2-16 2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26 2-27 2-28 2-29 2-30 (Sign)

## Fractional Two's Complement Output

$\mathrm{FA}=1$

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LSP


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 2-15 2-16 2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 $2^{-26} 2^{-27} 2^{-28}$ 2-29 $2^{-30}$ (Sign)

## Integer Two's Complement Output

$\mathrm{FA}=1$
MSP
LSP

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | (Sign)

## Unsigned Fractional Output

$\mathrm{FA}=1$


## Unsigned Integer Output

$\mathbf{F A}=1$

MSP

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\begin{array}{lllllllllllllll}231 & 2^{30} & 2^{29} & 2^{28} & 2^{27} & 2^{26} & 2^{25} & 2^{24} & 2^{23} & 2^{22} & 2^{21} & 2^{20} & 2^{19} & 2^{18} & 2^{17}\end{array} 2^{16}$ *In this format an overflow occurs in the attempted multiplication of the two's complement number $1.000 \ldots(-1)$ with itself, yielding a product of 1.000 ... or -1 .

## Electrical Characteristics Over Operating Range ${ }^{[4]}$

| Parameters | Description |  | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{IOH}^{\text {I }}$ | Output HIGH Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | -0.4 |  | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 4.0 |  | mA |
| IIX | Input Leakage Current |  | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. | $-10$ | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IOS}^{\text {[1] }}$ | Output Short Circuit Current |  | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -3 | -30 | mA |
| IOZL | Output OFF (Hi-Z) Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |  | -25 | $\mu \mathrm{A}$ |
| IOZH | Output OFF (Hi-Z) Current |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\overline{\mathrm{OE}}=2.0 \mathrm{~V}$ | 25 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)^{[2]}$ | Supply Current (Quiescent) | Commercial (-38) | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}} \text { or } \\ & \mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \overline{\mathrm{OE}}=\mathrm{HIGH} \end{aligned}$ |  | 40 | mA |
|  |  | Military (-42) |  |  | 45 |  |
|  |  | All Others |  |  | 30 |  |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)^{[2]}$ | Supply Current (Quiescent) | Commercial | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq 0.4 \mathrm{~V} \text { or } \\ & 3.85 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{OE}}=\mathrm{HIGH} \end{aligned}$ |  | 20 | mA |
|  |  | Military |  |  | 25 |  |
| $\mathrm{I}_{\text {CC }}(\text { Max. })^{[2]}$ | Supply Current | Commercial | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz} ; \\ & \mathrm{OE}=\mathrm{HIGH} \end{aligned}$ |  | 100 | mA |
|  |  | Military |  |  | 110 |  |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 |  |

Notes:

1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
2. Two quiescent figures are given for different input voltage ranges. To calculate $I_{C C}$ at any given clock frequency, use $30 \mathrm{~mA}+\mathrm{I}_{\mathrm{CC}}$ (A.C.), where $\mathrm{ICC}_{C}(\mathrm{~A} . \mathrm{C})=.(7 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for the Commercial temperature range. $\mathrm{I}_{\mathrm{CC}}(\mathrm{A} . \mathrm{C})=.(8 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for the Military temperature range.
3. Tested initally and after any design or process changes that may affect these parameters.
4. See the last page of this specification for Group A subgroup testing information.

## Output Loads Used for A.C. Performance Characteristics

Normal Load (Load 1)


0054-4

Switching Characteristics Over Operating Range ${ }^{[2]}$

| Parameters | Description |  | Test <br> Conditions | $\begin{array}{\|l\|} \hline \text { 7C516-38 } \\ \text { 7C517-38 } \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \text { 7C516-42 } \\ \text { 7C517-42 } \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \text { 7C516-45 } \\ \text { 7C517-45 } \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 516-55 \\ \text { 7C517-55 } \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \text { 7C516-75 } \\ \text { 7C517-75 } \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tMUC | Unclocked Multiply Time |  |  | Load 1 |  | 58 |  | 65 |  | 65 |  | 75 |  | 100 | ns |
| tMC | Clocked Multiply Time |  |  |  | 38 |  | 42 |  | 45 |  | 55 |  | 75 | ns |
| ts | $\mathrm{X}_{\mathbf{i}}, \mathrm{Y}_{\mathrm{i}}$, RND, TCX, TCY Set-up Time |  | 7 |  |  | 8 |  | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{tH}_{\mathrm{H}}$ | $\mathrm{X}_{\mathrm{i}}, \mathrm{Y}_{\mathrm{i}}, \mathrm{RND}, \mathrm{TCX}, \mathrm{TCY}$ Hold Time |  | 3 |  |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| tSE | $\overline{\text { ENX }}$, ENY, $\overline{\text { ENP }}$ Set-up Time (7C517 Only) |  | 10 |  |  | 15 |  | 20 |  | 20 |  | 25 |  | ns |
| tHE | ENX, ENY, ENP Hold Time (7C517 Only) |  | 3 |  |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| tPWH, tPWL | Clock Pulse Width (HIGH and LOW) |  | 10 |  |  | 10 |  | 20 |  | 25 |  | 30 |  | ns |
| tPDSEL | $\overline{M S P S E L}$ to Product Out |  |  |  | 18 |  | 21 |  | 25 |  | 25 |  | 30 | ns |
| tPDP | Output Clock to P |  |  |  | 25 |  | 30 |  | 30 |  | 30 |  | 35 | ns |
| tPDY | Output Clock to Y |  |  |  | 25 |  | 30 |  | 30 |  | 30 |  | 35 | ns |
| tPHZ | $\overline{\mathrm{OEP}}$ Disable Time | HIGH to Z | Load 2 |  | 15 |  | 17 |  | 25 |  | 25 |  | 30 | ns |
| tPLZ |  | LOW to Z |  |  | 15 |  | 17 |  | 25 |  | 25 |  | 30 | ns |
| tPZH | $\overline{\text { OEP }}$ Enable Time | Z to HIGH |  |  | 23 |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| tPZL |  | Z to LOW |  |  | 23 |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| tPHZ | $\overline{\text { OEL }}$ Disable Time | HIGH to Z |  |  | 15 |  | 17 |  | 25 |  | 25 |  | 30 | ns |
| tPLZ |  | LOW to Z |  |  | 15 |  | 17 |  | 25 |  | 25 |  | 30 | ns |
| tPZH | $\overline{\text { OEL Enable Time }}$ | Z to HIGH |  |  | 23 |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| tPZL |  | Z to LOW |  |  | 23 |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| ${ }^{\text {H }} \mathrm{HCL}$ | Clock Low Hold Time CLKXY <br> Relative to CLKML[1] |  | Load 1 | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## Notes:

1. To ensure that the correct product is entered in the output registers, new data may not be entered into the input registers before the output registers have been clocked.
2. See the last page of this specification for Group A subgroup testing information.

Test Waveforms (All Devices)

| TEST | $v_{x}$ | OUTPUT WAVEFORM - MEASUREMENT LEVEL |
| :---: | :---: | :---: |
| ALL t ${ }_{\text {PD }}$ 's | $V_{C}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \longrightarrow-1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}} \longrightarrow \end{aligned}$ |
| ${ }^{\text {P }}$ PHZ | 0.0V |  |
| ${ }^{\text {P PLZ }}$ | 2.6 V | $\mathrm{v}_{\mathrm{OL}}$ |
| ${ }^{\text {P P }}$ [H | 0.0V |  |
| $t_{\text {PZL }}$ | 2.6 V |  |

0054-7

Setup and Hold Time (All Devices)


Pulse Width (All Devices)


Notes: $\quad 0054-8$

1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

## Three-State Timing Diagram



## Timing Diagram

7 C 516


## Timing Diagram

$7 \mathrm{C517}$


## Typical DC and AC Characteristics



NORMALIZED CURRENT DELAY vs. OUTPUT LOADING



## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 38 | CY7C516-38PC <br> CY7C517-38PC | P29 | Commercial |
|  | CY7C516-38LC CY7C517-38LC | L81 |  |
|  | $\begin{aligned} & \text { CY7C516-38JC } \\ & \text { CY7C517-38JC } \end{aligned}$ | J81 |  |
|  | CY7C516-38DC <br> CY7C517-38DC | D30 |  |
|  | CY7C516-38GC <br> CY7C517-38GC | G68 |  |
| 42 | CY7C516-42LMB <br> CY7C517-42LMB | L81 | Military |
|  | CY7C516-42DMB <br> CY7C517-42DMB | D30 |  |
|  | CY7C516-42GMB <br> CY7C517-42GMB | G68 |  |
| 45 | CY7C516-45PC <br> CY7C517-45PC | P29 | Commercial |
|  | CY7C516-45LC <br> CY7C517-45LC | L81 |  |
|  | CY7C516-45JC CY7C517-45JC | J81 |  |
|  | CY7C516-45DC <br> CY7C517-45DC | D30 |  |
|  | CY7C516-45GC <br> CY7C517-45GC | G68 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 55 | CY7C516-55PC <br> CY7C517-55PC | P29 | Commercial |
|  | CY7C516-55LC <br> CY7C517-55LC | L81 |  |
|  | CY7C516-55JC <br> CY7C517-55JC | J81 |  |
|  | CY7C516-55DC <br> CY7C517-55DC | D30 |  |
|  | CY7C516-55GC <br> CY7C517-55GC | G68 |  |
|  | CY7C516-55LMB <br> CY7C517-55LMB | L81 | Military |
|  | CY7C516-55DMB <br> CY7C517-55DMB | D30 |  |
|  | CY7C516-55GMB <br> CY7C517-55GMB | G68 |  |
| 75 | CY7C516-75PC <br> CY7C517-75PC | P29 | Commercial |
|  | CY7C516-75LC <br> CY7C517-75LC | L81 |  |
|  | $\begin{aligned} & \text { CY7C516-75JC } \\ & \text { CY7C517-75JC } \end{aligned}$ | J81 |  |
|  | CY7C516-75DC <br> CY7C517-75DC | D30 |  |
|  | CY7C516-75GC <br> CY7C517-75GC | G68 |  |
|  | CY7C516-75LMB <br> CY7C517-75LMB | L81 | Military |
|  | CY7C516-75DMB <br> CY7C517-75DMB | D30 |  |
|  | CY7C516-75GMB <br> CY7C517-75GMB | G68 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)$ | $1,2,3$ |


| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ (Max.) | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $t_{\text {MUC }}$ | $7,8,9,10,11$ |
| $t_{\text {MC }}$ | $7,8,9,10,11$ |
| $t_{\text {S }}$ | $7,8,9,10,11$ |
| $t_{\text {H }}$ | $7,8,9,10,11$ |
| $t_{\text {SE }}$ | $7,8,9,10,11$ |
| $t_{\text {HE }}$ | $7,8,9,10,11$ |
| $t_{\text {PWH }}$, tPWL | $7,8,9,10,11$ |
| $t_{\text {PDSEL }}$ | $7,8,9,10,11$ |
| $t_{\text {PDP }}$ | $7,8,9,10,11$ |
| $t_{\text {PDY }}$ | $7,8,9,10,11$ |
| $t_{\text {PHZ }}$ | $7,8,9,10,11$ |
| $t_{\text {PLZ }}$ | $7,8,9,10,11$ |
| $t_{\text {PZH }}$ | $7,8,9,10,11$ |
| $t_{\text {PZL }}$ | $7,8,9,10,11$ |
| $t_{\text {PHZ }}$ | $7,8,9,10,11$ |
| $t_{\text {PLZ }}$ | $7,8,9,10,11$ |
| $t_{\text {PZH }}$ | $7,8,9,10,11$ |
| $t_{\text {PZL }}$ | $7,8,9,10,11$ |
| $t_{\text {HCL }}$ | $7,8,9,10,11$ |

Document \# : 38-00018-C

## Features

- Fast

CY7C901-23 has a 23 ns Read Modify-Write Cycle; Commercial 25\% Faster than "C" Spec 2901 CY7C901-27 has a 27 ns Read Modify-Write Cycle; Military 15\% Faster than "C" Spec 2901

- Low Power

70 mA (commercial) 90 mA (military)

- $V_{C C} 5 \mathrm{~V} \pm 10 \%$ Commercial and military
- Eight Function ALU
- Infinitely expandable in 4-bit increments
- Four Status Flags: Carry, overflow, negative, zero
- Capable of withstanding greater than 2000 V static discharge voltage
- Pin Compatible and Functional Equivalent to Am2901B, C


## Functional Description

The CY7C901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY7C901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.
The CY7C901, as illustrated in the block diagram, consists of a 16 -word by 4-bit dual-port RAM register file, a 4-bit ALU and the required data manipulation and control logic.
The operation performed is determined by nine input control lines ( $\mathrm{I}_{0}$ to $\mathrm{I}_{8}$ )
that are usually inputs from a microinstruction register.
The CY7C901 is expandable in 4-bit increments, has three-state data outputs as well as flag output, and can use either a full look ahead carry or a ripple carry.
The CY7C901 is a pin compatible, functional equivalent, improved performance replacement for the Am2901.
The CY7C901 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection over 2000 V and achieves superior performance with low power dissipation.

## Logic Block Diagram



Pin Configuration

Top View


Selection Guide See last page for ordering information.

| Read Modify-Write Cycle (Min.) in ns | Operating ICC (Max.) in mA | Operating Range | Part Number |
| :---: | :---: | :---: | :---: |
| 23 | 80 | Commercial | CY7C901-23 |
| 27 | 90 | Military | CY7C901-27 |
| 31 | 70 | Commercial | CY7C901-31 |
| 32 | 90 | Military | CY7C901-32 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 10 to Pin 30) . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

Output Current into Outputs (Low)
.30 mA

## Pin Definitions

| Signal <br> Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | I | These 4 address lines select one of the registers in the stack and output its contents on the (internal) A port. |
| $\mathrm{B}_{0}-\mathrm{B}_{3}$ | I | These 4 address lines select one of the registers in the stack and output is contents on the (internal) $B$ port. This can also be the destination address when data is written back into the register file. |
| $\mathrm{I}_{0}-\mathrm{I}_{8}$ | I | These 9 instruction lines select the ALU data sources ( $I_{0,1,2}$ ), the operation to be performed ( $I_{3}, 4,5$ ) and what data is to be written into either the Q register or the register file ( $\mathrm{I}_{6}, 7,8$ ). |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | I | These are 4 data input lines that may be selected by the $\mathrm{I}_{0,1,2}$ lines as inputs to the ALU . |
| $\mathrm{Y}_{0}-\mathrm{Y}_{3}$ | 0 | These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the $\mathrm{I}_{6,7,8}$ lines. |
| $\overline{O E}$ | I | Output Enable. This is an active LOW input that controls the $\mathrm{Y}_{0}-\mathrm{Y}_{3}$ outputs. When this signal is LOW the Y outputs are enabled and when it is HIGH they are in the high impedance state. |
| CP | I | Clock Input. The LOW level of the clock write data to the $16 \times 4$ RAM. The HIGH level of the clock writes data from the RAM to the A-port and B-port latches. The operation of the $Q$ register is similar. Data is entered into the master latch on the LOW level of the clock and transferred from master to slave when the clock is HIGH. |
| Q3 <br> $\mathrm{RAM}_{3}$ | I/O | These two lines are bidirectional and are controlled by the $\mathrm{I}_{6,7,8}$ inputs. Electrically they are three-state output drivers connected to the TTL compatible CMOS inputs. |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . > 2001 V
(Per MIL-STD-883 Method 3015)
Latchup Current (Outputs) . . . . . . . . . . . . . . . . . . > 200 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Note:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## Signal

| Name | I/O | Description |
| :---: | :---: | :---: |
| Q3 | I/O | Outputs: When the destination code on lines |
| $\mathrm{RAM}_{3}$ <br> (Cont.) |  | $\mathrm{I}_{6,7,8}$ indicates a shift left (UP) operation the three-state outputs are enabled and the MSB of the Q register is output on the $\mathrm{Q}_{3}$ pin and the MSB of the ALU output $\left(\mathrm{F}_{3}\right)$ is output on the RAM 3 pin. <br> Inputs: When the destination code indicates a shift right (DOWN) the pins are the data inputs to the MSB of the Q register and the MSB of the RAM. |
| Q0 <br> RAM $_{0}$ | I/O | These two lines are bidirectional and function in a manner similar to the $\mathrm{Q}_{3}$ and RAM3 lines, except that they are the LSB of the Q register and RAM. |
| $\mathrm{C}_{\mathrm{n}}$ | I | The carry-in to the internal ALU. |
| $\mathrm{C}_{\mathrm{n}}+4$ | 0 | The carry-out from the internal ALU. |
| $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | The carry generate and the carry propagate outputs of the ALU, which may be used to perform a carry look-ahead operation over the 4bits of the ALU. |
| OVR |  | Overflow. This signal is logically the exclusiveOR of the carry-in and the carry-out of the MSB of the ALU. This pin indicates that the result of the ALU operation has exceeded the capacity of the machine. It is valid only for the sign bit and assumes two's complement coding for negative numbers. |
| $\mathrm{F}=0$ |  | Open drain output that goes HIGH if the data on the ALU outputs ( $\mathrm{F}_{0}, 1,2,3$ ) are all LOW. It indicates that the result of an ALU operation is zero (positive logic). |
| F3 |  | significant bit of the ALU |



## Functional Tables

| Mnemonic\| | Micro Code |  |  |  | ALU Source <br> Operands |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{I}_{\mathbf{2}}$ | $\mathbf{I}_{1}$ | $\mathbf{I}_{\mathbf{0}}$ | Octal <br> Code | $\mathbf{R}$ | S |  |
|  | L | L | L | 0 | A | Q |  |
| AB | L | L | H | 1 | A | B |  |
| ZQ | L | H | L | 2 | O | Q |  |
| ZB | L | H | H | 3 | O | B |  |
| ZA | H | L | L | 4 | O | A |  |
| DA | H | L | H | 5 | D | A |  |
| DQ | H | H | L | 6 | D | Q |  |
| DZ | H | H | H | 7 | D | O |  |


| Mnemonic | Micro Code |  |  |  | $\underset{\text { Function }}{\text { ALU }}$ | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | $\mathrm{I}_{4}$ | I3 | Octal Code |  |  |
| ADD | L | L | L | 0 | R Plus S | $\mathbf{R}+\mathbf{S}$ |
| SUBR | L | L | H | 1 | $\mathbf{S}$ Minus R | $\mathbf{S}-\mathbf{R}$ |
| SUBS | L | H | L | 2 | R Minus S | R-S |
| OR | L | H | H | 3 | R OR S | R V S |
| AND | H | L | L | 4 | R AND S | $\mathrm{R} \wedge \mathrm{S}$ |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | $\bar{R} \wedge S$ |
| EXOR | H | H | L | 6 | R EX-OR S | $\mathbf{R} \forall \mathrm{S}$ |
| EXNOR | H | H | H | 7 | R EX-NOR S | $\overline{\mathrm{R} \forall \mathrm{S}}$ |

Figure 3. ALU Function Control

Figure 2. ALU Source Operand Control

| Mnemonic | Micro Code |  |  |  | RAM Function |  | Q-Reg. Function |  | $\underset{\text { Output }}{\mathbf{Y}}$ | RAM <br> Shifter |  | Q Shifter |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{8}$ | $\mathrm{I}_{7}$ | $\mathrm{I}_{6}$ | Octal Code | Shift | Load | Shift | Load |  | RAM ${ }_{0}$ | $\mathbf{R A M}_{3}$ | Q0 | Q3 |
| QREG | L | L | L | 0 | X | None | None | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | X | X | X | X |
| NOP | L | L | H | 1 | X | None | X | None | F | X | X | X | X |
| RAMA | L | H | L | 2 | None | $\mathrm{F} \rightarrow \mathrm{B}$ | X | None | A | X | X | X | X |
| RAMF | L | H | H | 3 | None | $\mathrm{F} \rightarrow \mathrm{B}$ | X | None | F | X | X | X | X |
| RAMQD | H | L | L | 4 | DOWN | $\mathrm{F} / 2 \rightarrow \mathrm{~B}$ | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{3}$ | $\mathrm{Q}_{0}$ | $\mathrm{IN}_{3}$ |
| RAMD | H | L | H | 5 | DOWN | $\mathrm{F} / 2 \rightarrow \mathrm{~B}$ | X | None | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{3}$ | $\mathrm{Q}_{0}$ | X |
| RAMQU | H | H | L | 6 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | $\mathrm{IN}_{0}$ | F3 | $\mathrm{IN}_{0}$ | Q3 |
| RAMU | H | H | H | 7 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | None | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{3}$ | X | $\mathrm{Q}_{3}$ |

$\mathbf{X}=$ Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.
$\mathbf{A}=$ Register Addressed by $\mathbf{A}$ inputs.
$\mathbf{B}=$ Register Addressed by B inputs.
UP is toward MSB, DOWN is toward LSB.
Figure 4. ALU Destination Control

|  | $\mathrm{I}_{210}$ Octal | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{r} \text { ALU } \\ \text { Source } \end{array}$ |  |  |  |  |  |  |  |  |
| $\begin{gathered} \text { Octal } \\ \mathbf{I}_{543} \\ \hline \end{gathered}$ | ALU <br> Function | A, Q | A, B | O, Q | O, B | O, A | D, A | D, Q | D, 0 |
| 0 | $\begin{aligned} & C_{n}=L \\ & R \text { plus } S \\ & C_{n}=H \end{aligned}$ | $\begin{gathered} \mathrm{A}+\mathrm{Q} \\ \mathrm{~A}+\mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $\begin{gathered} \mathrm{Q} \\ \mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} \mathbf{B} \\ \mathbf{B}+1 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ \mathrm{~A}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D}+\mathrm{A} \\ \mathrm{D}+\mathrm{A}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D}+\mathrm{Q} \\ \mathrm{D}+\mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{D}+1 \end{gathered}$ |
| 1 | $\begin{aligned} & C_{n}=L \\ & S \text { minus } R \\ & C_{n}=H \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{Q}-\mathrm{A}-1 \\ \mathrm{Q}-\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathbf{B}-\mathbf{A}-1 \\ \mathbf{B}-\mathbf{A} \end{gathered}$ | $\begin{gathered} \mathrm{Q}-1 \\ \mathrm{Q} \\ \hline \end{gathered}$ | $\mathbf{B - 1}$ <br> B | $\mathrm{A}-1$ <br> A | $\begin{gathered} \mathrm{A}-\mathrm{D}-1 \\ \mathrm{~A}-\mathrm{D} \end{gathered}$ | $\begin{gathered} \mathrm{Q}-\mathrm{D}-1 \\ \mathrm{Q}-\mathrm{D} \end{gathered}$ | $\begin{gathered} -\mathrm{D}-1 \\ -\mathrm{D} \end{gathered}$ |
| 2 | $\mathbf{C}_{\mathbf{n}}=\mathbf{L}$ <br> $\mathbf{R}$ minus $\mathbf{S}$ $\mathbf{C}_{\mathbf{n}}=\mathbf{H}$ | $\begin{gathered} A-Q-1 \\ A-Q \\ \hline \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -Q-1 \\ -Q \\ \hline \end{gathered}$ | $\begin{gathered} -\mathrm{B}-1 \\ -\mathrm{B} \end{gathered}$ | $\begin{gathered} -\mathrm{A}-1 \\ -\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathrm{D}-\mathrm{A}-1 \\ \mathrm{D}-\mathrm{A} \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | $\begin{gathered} \mathrm{D}-1 \\ \mathrm{D} \end{gathered}$ |
| 3 | R OR S | $A \vee Q$ | A $\vee$ B | Q | B | A | D $V$ A | $D \vee Q$ | D |
| 4 | R AND S | $A \wedge Q$ | $\mathrm{A} \wedge \mathrm{B}$ | 0 | 0 | 0 | $D \wedge A$ | $D \wedge Q$ | 0 |
| 5 | $\overline{\mathrm{R}}$ AND S | $\overline{\mathbf{A}} \wedge \mathrm{Q}$ | $\bar{A} \wedge B$ | Q | B | A | $\overline{\mathrm{D}} \wedge \mathrm{A}$ | $\stackrel{\square}{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | R EX-OR S | $A \forall Q$ | $A \forall B$ | Q | B | A | $D \forall A$ | $D \forall Q$ | D |
| 7 | R EX-NOR S | $\overline{\mathrm{A}} \forall \mathrm{Q}$ | $\overline{\mathrm{A}} \overline{\mathrm{B}}$ | $\overline{\mathrm{Q}}$ | $\overline{\mathrm{B}}$ | $\overline{\text { A }}$ | $\overline{\mathrm{D} \forall \mathrm{A}}$ | $\overline{\mathrm{D} \forall \mathrm{Q}}$ | $\overline{\mathrm{D}}$ |

$+=$ Plus; $-=$ Minus; $V=O R ; \Lambda=$ AND; $\forall=$ EX-OR
Figure 5. Source Operand and ALU Function Matrix

## Description of Architecture

## General Description

A block diagram of the CY7C901 is shown in Figure 1. The circuit is a 4-bit slice consisting of a register file ( $16 \times 4$ dual port RAM), the ALU, the Q register and the necessary control logic. It is expandable in 4-bit increments.

## RAM

The RAM is addressed by two 4-bit address fields ( $\mathrm{A}_{0}-\mathrm{A}_{3}$, $B_{0}-B_{3}$ ) that cause the data to appear at the A or B (internal) ports. If the $A$ and $B$ addresses are the same, the data at the $A$ and $B$ ports will be identical.
New data is written into the RAM location specified by the $B$ address when the RAM write enable (RAM EN) is active and the clock input is LOW. Each of the four RAM inputs is driven by a 3 -input multiplexer that allows the outputs of the ALU ( $\mathrm{F}_{0}, 1,2,3$ ) to be shifted one bit position to the left, the right, or not to be shifted. The other inputs to the multiplexer are from the RAM 3 and RAM $_{0}$ I/O pins.
For a shift left (up) operation, the $\mathrm{RAM}_{3}$ output buffer is enabled and the RAM ${ }_{0}$ multiplexer input is enabled. For a shift right (down) operation the RAM ${ }_{0}$ output buffer is enabled and the RAM 3 multiplexer input is enabled.
The data to be written into the RAM is applied to the D inputs of the CY7C901 and is passed (unchanged) through the ALU to the RAM location addressed by the B word address.
The outputs of the RAM A and B ports drive separate 4bit latches that are enabled (follow the RAM data) when the clock is HIGH. The outputs of the A latches go to three multiplexers whose outputs drive the two inputs to the ALU $\left(\mathrm{R}_{0,1,2,3}\right)$ and $\left(\mathrm{S}_{0,1,2,3}\right)$ and the $\left(\mathrm{Y}_{0,1,2,3}\right)$ chip outputs.

## ALU (Arithmetic Logic Unit)

The ALU can perform three arithmetic and five logical operations on two 4-bit input words, R and S . The R inputs are driven from four 2-input multiplexers whose inputs are from either the (RAM) A-port or the external data (D) inputs. The $S$ inputs are driven from four 3-input multiplexers whose inputs are from the A-port, the B-port, or the $Q$ register. Both multiplexers are controlled by the
$\mathrm{I}_{0,1,2}$ inputs as shown in Figure 2. This configuration of multiplexers on the ALU R and $S$ inputs enables the user to select eight pairs of combinations of A, B, D, Q and " 0 " (unselected) inputs as 4-bits operands to the ALU. The logical and arithmetic operations performed by the ALU upon the data present at its $R$ and $S$ inputs are tabulated in Figure 3. The ALU has a carry-in $\left(\mathrm{C}_{\mathrm{n}}\right)$ input, carry-propagate $(\overline{\mathbf{P}})$ output, carry-generate $(\overline{\mathbf{G}})$ output, carry-out $\left(C_{n}+4\right)$ and overflow (OVR) pins to enable the user to (1) speed up arithmetic operations by implementing carry look-ahead logic and (2) determine if an arithmetic overflow has occurred.
The ALU data outputs ( $\mathrm{F}_{0}, 1,2,3$ ) are routed to the RAM, the $Q$ register inputs and the $Y$ outputs under control of the $\mathrm{I}_{6,7,8}$ control signal inputs as shown in Figure 4. In addition, the MSB of the ALU is output as F3 so that the user can examine the sign bit without enabling the threestate outputs. The $F=0$ output, used for zero detection, is HIGH when all bits of the F output are LOW. It is an open-drain output which may be wire OR'ed across multiple 7C901 processor slices.

## Q Register

The $Q$ register functions as an accumulator or temporary storage register. Physically it is a 4-bit register implemented with master-slave latches. The inputs to the $Q$ register are driven by the outputs from four 3-input multiplexers under control of the $I_{6,7,8}$ inputs. The $Q_{0}$ and $Q_{3} I / O$ pins function in a manner similar to the RAM $_{0}$ and RAM3 pins. The other inputs to the multiplexer enable the contents of the Q register to be shifted up or down, or the outputs of the ALU to be entered into the master latches. Data is entered into the master latches when the clock is LOW and transferred from master to slave (output) when the clock changes from LOW to HIGH.

## ALU Source Operand and ALU Functions

The ALU source operands and ALU function matrix is summarized in Figure 5 and separated by logic operation or arithmetic operation in Figures 6 and 7, respectively. The $I_{0,1,2}$ lines select eight pairs of source operands and the $I_{3,4}, 5$ lines select the operation to be performed. The carry-in $\left(\mathrm{C}_{\mathrm{n}}\right)$ signal affects the arithmetic result and the internal flags; not the logical operations.

## Conventional Addition and Pass-Increment/ Decrement

When the carry-in is HIGH and either a conventional addition or a PASS operation is performed, one (1) is added to the result. If the DECREMENT operation is performed when the carry-in is LOW, the value of the operand is reduced by one. However, when the same operation is performed when the carry-in is HIGH, it nullifies the DECREMENT operation so that the result is equivalent to the PASS operation.

| Octal $I_{543}, \mathrm{I}_{210}$ | Group | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 40 \\ & 41 \\ & 45 \\ & 46 \end{aligned}$ | AND | $\begin{aligned} & A \wedge Q \\ & A \wedge B \\ & D \wedge A \\ & D \wedge Q \end{aligned}$ |
| $\begin{aligned} & 30 \\ & 31 \\ & 35 \\ & 36 \end{aligned}$ | OR | $\begin{aligned} & \mathbf{A} \vee \mathbf{Q} \\ & \mathbf{A} \vee \mathbf{B} \\ & \mathbf{D} \vee \mathbf{A} \\ & \mathbf{D} \vee \mathbf{Q} \end{aligned}$ |
| $\begin{aligned} & 60 \\ & 61 \\ & 65 \\ & 66 \end{aligned}$ | EX-OR | $\begin{aligned} & A \forall Q \\ & A \forall B \\ & D \forall A \\ & D \forall Q \end{aligned}$ |
| $\begin{array}{r} 70 \\ 71 \\ 75 \\ 76 \\ \hline \end{array}$ | EX-NOR | $\begin{aligned} & \frac{\overline{A \forall Q}}{\overline{A \forall B}} \\ & \overline{D \forall A} \\ & \overline{D \forall Q} \end{aligned}$ |
| $\begin{aligned} & 72 \\ & 73 \\ & 74 \\ & 77 \end{aligned}$ | INVERT | $\begin{aligned} & \overline{\mathrm{Q}} \\ & \overline{\mathrm{~B}} \\ & \overline{\mathrm{~A}} \\ & \overline{\mathrm{D}} \end{aligned}$ |
| $\begin{aligned} & 62 \\ & 63 \\ & 64 \\ & 67 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 32 \\ & 33 \\ & 34 \\ & 37 \end{aligned}$ | PASS | $\begin{aligned} & \mathbf{Q} \\ & \mathbf{B} \\ & \mathbf{A} \\ & \mathbf{D} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 42 \\ & 43 \\ & 44 \\ & 47 \end{aligned}$ | "ZERO" | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| $\begin{aligned} & 50 \\ & 51 \\ & 55 \\ & 56 \end{aligned}$ | MASK | $\begin{aligned} & \overline{\mathbf{A}} \wedge \mathbf{Q} \\ & \bar{A} \wedge B \\ & \bar{D} \wedge A \\ & \bar{D} \wedge Q \end{aligned}$ |

Figure 6. ALU Logic Mode Functions

## Subtraction

Recall that in two's complement integer coding -1 is equal to all ones and that in one's complement integer coding zero is equal to all ones. To convert a positive integer to its two's complement (negative) equivalent, invert (complement) the number and add 1 to it ; i.e., $\mathrm{TWC}=\mathrm{ONC}+1$. In Figure 7 the symbol - Q represents the two's complement of $Q$ so that the one's complement of $Q$ is then $-\mathrm{Q}-1$.

| Octal $\mathbf{I}_{543}, \mathbf{I}_{210}$ <br> I $_{543}, \mathrm{I}_{210}$ | $\mathrm{C}_{\mathrm{n}}=0$ (Low) |  | $\mathrm{C}_{\mathrm{n}}=1$ (High) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Group | Function | Group | Function |
| $\begin{aligned} & 00 \\ & 01 \\ & 05 \\ & 06 \end{aligned}$ | ADD | $\begin{aligned} & \mathrm{A}+\mathrm{Q} \\ & \mathrm{~A}+\mathrm{B} \\ & \mathrm{D}+\mathrm{A} \\ & \mathrm{D}+\mathrm{Q} \end{aligned}$ | ADD plus one | $\begin{aligned} & \mathrm{A}+\mathrm{Q}+1 \\ & \mathrm{~A}+\mathrm{B}+1 \\ & \mathrm{D}+\mathrm{A}+1 \\ & \mathrm{D}+\mathrm{Q}+1 \end{aligned}$ |
| $\begin{aligned} & 02 \\ & 03 \\ & 04 \\ & 07 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ | Increment | $\begin{aligned} & \mathrm{Q}+1 \\ & \mathrm{~B}+1 \\ & \mathrm{~A}+1 \\ & \mathrm{D}+1 \end{aligned}$ |
| $\begin{aligned} & 12 \\ & 13 \\ & 14 \\ & 27 \end{aligned}$ | Decrement | $\begin{aligned} & \mathrm{Q}-1 \\ & \mathbf{B}-1 \\ & \mathbf{A}-1 \\ & \mathrm{D}-1 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 22 \\ & 23 \\ & 24 \\ & 17 \end{aligned}$ | 1's Comp. | $\begin{aligned} & -\mathrm{Q}-1 \\ & -\mathrm{B}-1 \\ & -\mathrm{A}-1 \\ & -\mathrm{D}-1 \end{aligned}$ | 2's Comp. <br> (Negate) | $\begin{aligned} & -\mathrm{Q} \\ & -\mathrm{B} \\ & -\mathrm{A} \\ & -\mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 10 \\ & 11 \\ & 15 \\ & 16 \\ & 20 \\ & 21 \\ & 25 \\ & 26 \end{aligned}$ | Subtract (l's Comp.) | $\begin{aligned} & \mathrm{Q}-\mathrm{A}-1 \\ & \mathrm{~B}-\mathrm{A}-1 \\ & \mathrm{~A}-\mathrm{D}-1 \\ & \mathrm{Q}-\mathrm{D}-1 \\ & \mathrm{~A}-\mathrm{Q}-1 \\ & \mathrm{~A}-\mathrm{B}-1 \\ & \mathrm{D}-\mathrm{A}-1 \\ & \mathrm{D}-\mathrm{Q}-1 \end{aligned}$ | Subtract <br> (2's Comp.) | $\begin{aligned} & \mathrm{Q}-\mathrm{A} \\ & \mathrm{~B}-\mathrm{A} \\ & \mathrm{~A}-\mathrm{D} \\ & \mathrm{Q}-\mathrm{D} \\ & \mathrm{~A}-\mathrm{Q} \\ & \mathrm{~A}-\mathrm{B} \\ & \mathrm{D}-\mathrm{A} \\ & \mathrm{D}-\mathrm{Q} \end{aligned}$ |

Figure 7. ALU Arithmetic Mode Functions

## Logic Functions for $\overline{\mathbf{G}}, \overline{\mathbf{P}}, \mathbf{C}_{\mathrm{n}}+4$, and $\mathbf{O V R}$

The four signals $G, P, C_{n}+4$, and $O V R$ are designed to indicate carry and overflow conditions when the CY7C901 is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The $R$ and $S$ inputs are the two inputs selected according to Figure 2.

## Definitions ( $+=$ OR)

| $\mathrm{P}_{0}=\mathrm{R}_{0}+\mathrm{S}_{0}$ | $\mathrm{G}_{0}=\mathrm{R}_{0} \mathrm{~S}_{0}$ |
| :---: | :---: |
| $\mathbf{P}_{1}=\mathbf{R}_{1}+\mathbf{S}_{1}$ | $\mathrm{G}_{1}=\mathrm{R}_{1} \mathrm{~S}_{1}$ |
| $\mathrm{P}_{2}=\mathrm{R}_{2}+\mathrm{S}_{2}$ | $\mathrm{G}_{2}=\mathrm{R}_{2} \mathrm{~S}_{2}$ |
| $\mathrm{P}_{3}=\mathrm{R}_{3}+\mathrm{S}_{3}$ | $\mathrm{G}_{3}=\mathrm{R}_{3} \mathrm{~S}_{3}$ |
| $\mathrm{C}_{4}=\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}$ | $\mathrm{P}_{2} \mathrm{G}_{0}+\mathrm{P}_{3} \mathrm{P}$ |
| $\mathrm{C}_{3}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}$ | $\mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{\mathrm{n}}$ |

$\mathrm{G}_{0}=\mathrm{R}_{0} \mathrm{~S}_{0}$
$\mathbf{P}_{1}=\mathbf{R}_{1}+\mathbf{S}_{1}$
$\mathrm{G}_{2}=\mathrm{R}_{2} \mathrm{~S}_{2}$
$G_{2}=R_{2} S_{2}$
$\mathrm{P}_{3}=\mathrm{R}_{3}+\mathrm{S}_{3}$
$\mathrm{G}_{3}=\mathrm{R}_{3} \mathrm{~S}_{3}$
$\mathrm{C}_{4}=\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{0}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{\mathrm{n}}$
$\mathrm{C}_{3}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{\mathrm{n}}$

| I543 | Function | $\stackrel{\text { P }}{ }$ | $\overline{\mathbf{G}}$ | $\mathrm{C}_{\mathrm{N}}+4$ | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | R + S | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | $\overline{G_{3}+P_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3} \forall \mathrm{C}_{4}$ |
| 1 | S-R | Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{R}}_{\mathrm{i}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions |  |  |  |
| 2 | R-S | Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{S}_{\mathrm{i}}}$ for $\mathrm{S}_{\mathrm{i}}$ in definitions |  |  |  |
| 3 | R V S | LOW | $\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}+\mathrm{C}_{\mathrm{n}}$ | $\overline{P_{3} P_{2} P_{1} \mathrm{P}_{0}}+\mathrm{C}_{\mathrm{n}}$ |
| 4 | $\mathrm{R} \wedge \mathrm{S}$ | LOW | $\overline{G_{3}+G_{2}+G_{1}+\mathrm{G}_{0}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}$ |
| 5 | $\overline{\mathrm{R}} \wedge \mathrm{S}$ | LOW | $\leftarrow$ Same as $\mathrm{R} \wedge$ S equations, but substitute $\overline{\mathrm{R}_{\mathrm{i}}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions |  |  |
| 6 | $\mathrm{R} \forall \mathrm{S}$ | $\leftarrow$ Same as $\overline{\mathbf{R} \forall \mathrm{S}}$, but substitute $\overline{\mathrm{R}_{\mathrm{i}}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions |  |  |  |
| 7 | $\overline{\mathbf{R} \forall \mathbf{S}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | $\frac{\overline{G_{3}+P_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}}}{+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}\left(\mathrm{G}_{0}+\bar{C}_{\mathrm{C}}\right)}$ | See note |

Notes:
$\left[\mathrm{P}_{2}+\mathrm{G}_{2} \mathrm{P}_{1}+\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{P}}_{0}+\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{G}}_{0} \mathrm{C}_{\mathrm{n}}\right] \forall\left[\overline{\mathrm{P}}_{3}+\overline{\mathrm{G}}_{3} \overline{\mathrm{P}}_{2}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{P}}_{1}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{P}}_{0}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \bar{G}_{0} \mathrm{C}_{\mathrm{n}}\right]$
$+=\mathrm{OR}$
Figure 8

Electrical Characteristics Over Commercial and Military Operating Range ${ }^{[3]}$
$V_{C C}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ Max. $=5.5 \mathrm{~V}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{V O H}^{\text {OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathbf{I}_{\mathrm{OH}}=-3.4 \mathrm{~mA} \end{aligned}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \text { Commercial } \\ & \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \text { Military } \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathbf{C C}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| IIX | Input Leakage Current | $\begin{aligned} & \mathbf{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ |  | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output HIGH Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V} \end{aligned}$ |  | -3.4 |  | mA |
| IOL | Output LOW Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | Commercial | 20 |  | mA |
|  |  |  | Military | 16 |  |  |
| IOZ | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\text {SS }} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | $-40$ | +40 | $\mu \mathbf{A}$ $\mu \mathbf{A}$ |
| ISC | Output Short Circuit Current ${ }^{[1]}$ | $\begin{aligned} & \mathbf{V}_{\mathbf{C C}}=\mathbf{M a x} \\ & \mathbf{V}_{\mathrm{OUT}}=0 \mathrm{~V} \end{aligned}$ |  |  | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. | Commercial -31 |  | 70 | mA |
|  |  |  | Commercial -23 |  | 80 |  |
|  |  |  | Military -27, -32 |  | 90 |  |
| $\mathrm{I}_{\mathbf{C C}}$ | Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \geq \mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}, 10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V} \end{aligned}$ | Commercial |  | 26.5 | mA |
|  |  |  | Military |  | 31 |  |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 |  |

## Notes:

1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
2. Tested initially and after any design or process changes that may affect these parameters.
3. See the last page of this specification for Group A subgroup testing information.

## Output Loads used for AC Performance Characteristics



0030-4
All outputs except open drain


Open drain (F $=0$ )

## Notes:

1. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitance.
2. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.
3. Loads shown above are for commercial ( 20 mA ) IOL spec only.

Cycle Time and Clock Characteristics ${ }^{[5]}$

| CY7C901 | $\mathbf{- 2 3}$ | $\mathbf{- 2 7}$ |
| :--- | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to <br> end of cycle). | 23 ns | 27 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I $=432$ or 632) | 43 MHz | 37 MHz |
| Minimum Clock LOW Time | 13 ns | 15 ns |
| Minimum Clock HIGH Time | 10 ns | 12 ns |
| Minimum Clock Period | 23 ns | 27 ns |

## CY7C901-23 Commercial and <br> CY7C901-27 Military AC Performance <br> Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ and Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" for loading circuit information.
This data applies to parts with the following numbers:
CY7C901-23PC
CY7C901-23DC
CY7C901-23LC
CY7C901-23JC CY7C901-27DMB CY7C901-27LMB

Combinational Propagation Delays. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}^{[5]}$

| $$ | Y |  | $F_{3}$ |  | $\mathrm{C}_{\mathrm{n}+4}$ |  | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | $\mathbf{F}=\mathbf{0}$ |  | OVR |  | $\begin{aligned} & \mathbf{R A M}_{\mathbf{0}} \\ & \mathbf{R A M}_{\mathbf{3}} \end{aligned}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{3} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C901 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 |
| A, B Address | 30 | 33 | 30 | 33 | 30 | 33 | 28 | 33 | 30 | 33 | 30 | 33 | 30 | 33 | - | - |
| Data | 21 | 24 | 20 | 23 | 20 | 23 | 20 | 21 | 24 | 25 | 21 | 24 | 22 | 25 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 17 | 18 | 16 | 17 | 14 | 14 | - | - | 18 | 19 | 16 | 17 | 18 | 19 | - | - |
| $\mathrm{I}_{012}$ | 26 | 28 | 25 | 27 | 24 | 26 | 24 | 28 | 25 | 29 | 24 | 27 | 25 | 27 | - | - |
| I 345 | 26 | 27 | 24 | 27 | 24 | 26 | 24 | 26 | 26 | 27 | 24 | 26 | 26 | 27 | - | - |
| $\mathrm{I}_{678}$ | 16 | 18 | - | - | - | - | - | - | - | - | - | - | 21 | 21 | 21 | 21 |
| A Bypass ALU $(\mathrm{I}=2 \mathrm{XX})$ | 24 | 26 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Clock - | 24 | 27 | 23 | 26 | 23 | 26 | 23 | 25 | 24 | 27 | 24 | 26 | 24 | 27 | 19 | 20 |

## Set-up and Hold Times Relative to Clock (CP) Input ${ }^{[5]}$



## Output Enable/Disable Times ${ }^{[5]}$

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY7C901-23 | $\overline{\mathrm{OE}}$ | Y | 14 | 16 |
| CY7C901-27 | $\overline{\mathrm{OE}}$ | Y | 16 | 18 |

## Notes:

1. A dash indicates a propagation delay path or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
3. Source addresses must be stable prior to the clock $\mathbf{H} \rightarrow \mathrm{L}$ transition to allow time to access the source data before the latches close. The A address may then be changed. The $\mathbf{B}$ address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock $\mathrm{L} \rightarrow \mathrm{H}$ transition, regardless of when the clock $\mathrm{H} \rightarrow \mathrm{L}$ transition occurs.
5. See the last page of this specification for Group A subgroup testing information.

## CY7C901-31 Commercial and CY7C901-32 Military AC Performance

## Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ and Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" for loading circuit information.

## Cycle Time and Clock Characteristics ${ }^{[5]}$

| CY7C901- | -31 | $\mathbf{- 3 2}$ |
| :--- | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to <br> end of cycle). | 31 ns | 32 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I $=432$ or 632) | 32 MHz | 31 MHz |
| Minimum Clock LOW Time | 16 ns | 17 ns |
| Minimum Clock HIGH Time | 15 ns | 15 ns |
| Minimum Clock Period | 31 ns | 32 ns |

For faster performance see CY7C901-23 specification on page 9.

This data applies to parts with the following numbers:
CY7C901-31PC CY7C901-31DC CY7C901-31LC CY7C901-31JC CY7C901-32DMB CY7C901-32LMB
Combinational Propagation Delays. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}{ }^{[5]}$

| To Output | Y |  | F3 |  | $\mathrm{C}_{\mathrm{n}+4}$ |  | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | F $=0$ |  | OVR |  | $\begin{aligned} & \mathbf{R A M}_{\mathbf{0}} \\ & \mathbf{R A M}_{\mathbf{3}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{3} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | -31 | -32 | -31 | -32 | -31 | -32 | -31 | -32 | -31 | -32 | -31 | -32 | -31 | -32 | -31 | -32 |
| A, B Address | 40 | 48 | 40 | 48 | 40 | 48 | 37 | 44 | 40 | 48 | 40 | 48 | 40 | 48 | - | - |
| D | 30 | 37 | 30 | 37 | 30 | 37 | 30 | 34 | 38 | 40 | 30 | 37 | 30 | 37 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 22 | 25 | 22 | 25 | 20 | 21 | - | - | 25 | 28 | 22 | 25 | 25 | 28 | - | - |
| $\mathrm{I}_{012}$ | 35 | 40 | 35 | 40 | 35 | 40 | 37 | 44 | 37 | 44 | 35 | 40 | 35 | 40 | - | - |
| I 345 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 38 | 40 | 35 | 40 | 35 | 40 | - | - |
| $\mathrm{I}_{678}$ | 25 | 29 | - | - | - | - | - | - | - | - | - | - | 26 | 29 | 26 | 29 |
| $\begin{aligned} & \text { A Bypass ALU } \\ & (\mathrm{I}=2 \mathrm{XX}) \\ & \hline \end{aligned}$ | 35 | 40 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Clock $\sim$ | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 28 | 33 |

Set-up and Hold Times Relative to Clock (CP) Input ${ }^{[5]}$

| Input | $\begin{aligned} & \text { CP: } \\ & \text { Set-up Time } \\ & \text { Before } H \rightarrow L \end{aligned}$ | Hold Time <br> After $\mathbf{H} \rightarrow \mathbf{L}$ | Set-up Time <br> Before L $\rightarrow \mathbf{H}$ | Hold Time After L $\rightarrow \mathbf{H}$ |
| :---: | :---: | :---: | :---: | :---: |
| A, B Source Address | 15 | $\begin{gathered} 0 \\ \text { (Note 3) } \\ \hline \end{gathered}$ | $\begin{gathered} 30,15+\text { tpwL } \\ \text { (Note 4) } \\ \hline \end{gathered}$ | 0 |
| B Destination Address | 15 | Do Not Change |  | 0 |
| D | - | - | 25 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | 20 | 0 |
| $\mathrm{I}_{012}$ | - | - | 30 | 0 |
| $\mathrm{I}_{345}$ | - | - | 30 | 0 |
| $\mathrm{I}_{678}$ | 10 | Do Not Change $\quad \rightarrow$ |  | 0 |
| $\mathrm{RAM}_{0,3}, \mathrm{Q}_{0,3}$ | - | - | 12 | 0 |

Output Enable/Disable Times ${ }^{[5]}$
Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY7C901-31 | $\overline{\mathrm{OE}}$ | Y | 23 | 23 |
| CY7C901-32 | $\overline{\mathrm{OE}}$ | Y | 25 | 25 |

## Notes:

1. A dash indicates a propagation delay path or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
3. Source addresses must be stable prior to the clock $\mathbf{H} \rightarrow \mathrm{L}$ transition to allow time to access the source data before the latches close. The A address may then be changed. The $B$ address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow \mathbf{H}$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.
5. See the last page of this specification for Group A subgroup testing information.

## Minimum Cycle Time Calculations for 16-Bit Systems

Speed used in calculations for parts other than CY7C901 are representative for MSI parts.


Pipelined System, Add without Simultaneous Shift
CY7C245
CY7C901
Carry Logic
CY7C901
Register

| Data Loop |  |  |
| :---: | :---: | :---: |
| Clock to Output | 12 | CY7C245 |
| A, B to $\overline{\mathrm{G}}, \overline{\mathbf{P}}$ | 28 | MUX |
| $\overline{G_{0}}, \overline{P_{0}}$ to $C_{n}+\mathrm{z}$ | 9 | CY7C910 |
| $\mathrm{C}_{\mathrm{n}}$ to Worst Case | 18 | CY7C245 |
| Setup | 4 |  |
| 71 ns |  |  |
|  | Minimum Clock Period $=71$ ns |  |


| Control Loop  <br> Clock to Output 12 <br> Select to Output 12 <br> CC to Output 22 <br> Access Time $\underline{20}$ <br>  $\quad$ns |  |
| :--- | :---: |
|  |  |



Pipelined System, Simultaneous Add and Shift Down (RIGHT)

CY7C245
CY7C901
Carry Logic
CY7C901
XOR and MUX
CY7C901

Data Loop
Clock to Output $\quad 12$
$\mathrm{A}, \mathrm{B}$ to $\overline{\mathrm{G}}, \overline{\mathbf{P}} \quad 28$
$\overline{\mathrm{G}_{0}}, \overline{\mathbf{P}_{0}}$ to $\mathrm{C}_{\mathrm{n}}+\mathrm{Z} \quad 9$
$\mathrm{C}_{\mathrm{n}}$ to Worst Case $\quad 18$
Prop. Delay, Select 20
to Output
RAM $_{3}$ Setup

|  | Control Loop |  |
| :--- | :--- | :--- |
| CY7C245 | Clock to Output | 12 |
| MUX | Select to Output | 12 |
| CY7C910 | CC to Output | 22 |
| CY7C245 | Access Time | $\underline{20}$ |
|  |  |  |

Minimum Clock Period $=96$ ns

## Typical DC and AC Characteristics




NORMALIZED OUTPUT DELAY vs. OUTPUT LOADING

NORMALIZED ICC vs. FREQUENCY


## Ordering Information

| Read <br> Modify- <br> Write <br> Cycle (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 23 | CY7C901-23PC | P17 | Commercial |
|  | CY7C901-23DC | D18 | Commercial <br> Commercial <br> CY7C901-23JC <br> CY7C901-23LC |
| L67 | Commercial |  |  |
|  | CY7C901-27DMB | D18 | Military |
|  | CY7C901-27LMB | L67 | Military |
|  | CY7C901-31PC | P17 | Commercial |
|  | CY7C901-31DC | D18 | Commercial |
|  | CY7C901-31JC | J67 | Commercial |
| 32 | CY7C901-31LC | L67 | Commercial |
|  | CY7C901-32DMB | D18 | Military |
|  | CY7C901-32LMB | L67 | Military |

## Pin Configuration

Top View


MILITARY SPECIFICATIONS
Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Cycle Time and Clock Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| Minimum Clock LOW Time | $7,8,9,10,11$ |
| Minimum Clock HIGH Time | $7,8,9,10,11$ |

Combinational Propagation Delays

| Parameters | Subgroups |
| :---: | :---: |
| From A, B Address to Y | 7,8,9,10,11 |
| From A, B Address to $\mathrm{F}_{3}$ | 7,8,9,10,11 |
| From A, B Address to $\mathrm{C}_{\mathrm{n}+4}$ | 7,8,9,10,11 |
| From A, B Address to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7,8,9,10,11 |
| From A, B Address to F=0 | 7,8,9,10,11 |
| From A, B Address to OVR | 7,8,9,10,11 |
| From A, B Address to RAM ${ }_{0,3}$ | 7,8,9,10,11 |
| From D to Y | 7,8,9,10,11 |
| From D to F3 | 7,8,9,10,11 |
| From D to $\mathrm{C}_{\mathrm{n}+4}$ | 7,8,9,10,11 |
| From D to $\overline{\mathrm{G}}, \overline{\mathbf{P}}$ | 7,8,9,10,11 |
| From $\mathbf{D}$ to $\mathbf{F}=0$ | 7,8,9,10,11 |
| From D to OVR | 7,8,9,10,11 |
| From D to RAM ${ }_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to Y | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{3}$ | 7,8,9,10,11 |

Combinational Propagation Delays (Continued)

| Parameters | Subgroups |
| :---: | :---: |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to OVR | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}_{3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to OVR | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}_{3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From I 345 to OVR | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to $\mathrm{Q}_{0,3}$ | 7,8,9,10,11 |
| From A Bypass ALU to Y $(I=2 X X)$ | 7,8,9,10,11 |
| From Clock $\sim$ to Y | 7,8,9,10,11 |
| From Clock $\sim$ to $\mathrm{F}_{3}$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\mathrm{C}_{\mathrm{n}+4}$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From Clock $-\sim$ to OVR | 7,8,9,10,11 |
| From Clock $\sim$ to $\mathrm{RAM}_{0,3}$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\mathrm{Q}_{0,3}$ | 7,8,9,10,11 |

Set-up and Hold Times Relative to Clock (CP) Input

| Parameters | Subgroups |
| :---: | :---: |
| A, B Source Address <br> Set-up Time Before $\mathbf{H} \rightarrow \mathbf{L}$ | 7,8,9,10,11 |
| A, B Source Address <br> Hold Time After $\mathrm{H} \rightarrow \mathrm{L}$ | 7,8,9,10,11 |
| A, B Source Address <br> Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| A, B Source Address <br> Hold Time After L $\rightarrow \mathbf{H}$ | 7,8,9,10,11 |
| B Destination Address <br> Set-up Time Before H $\rightarrow$ L | 7,8,9,10,11 |
| B Destination Address <br> Hold Time After $\mathbf{H} \rightarrow \mathbf{L}$ | 7,8,9,10,11 |
| B Destination Address <br> Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| B Destination Address <br> Hold Time After L $\rightarrow \mathbf{H}$ | 7,8,9,10,11 |
| D Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |


| Parameters | Subgroups |
| :---: | :---: |
| D Hold Time After L $\rightarrow$ H | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{n}}$ Set-up Time Before $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{n}}$ Hold Time After $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{012}$ Set-up Time Before $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{012}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{345}$ Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{345}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Set-up Time Before H $\rightarrow$ L | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Hold Time After $\mathrm{H} \rightarrow \mathrm{L}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Set-up Time Before L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| RAM $_{0}$, RAM $_{3}, \mathrm{Q}_{0}, \mathrm{Q}_{3}$ <br> Set-up Time Before $\mathbf{L} \rightarrow \mathbf{H}$ | 7,8,9,10,11 |
| RAM $_{0}$, RAM $_{3}, \mathrm{Q}_{0}, \mathrm{Q}_{3}$ <br> Hold Time After L $\rightarrow \mathbf{H}$ | 7,8,9,10,11 |

Document \#: 38-00021-B

## Features

- Fast
- CY7C909/11 has a 30 ns (min.) clock to output cycle time; commercial and military
- Low Power
$-I_{C C}$ (max.) $=55 \mathrm{~mA}$; commercial and military
- $V_{C C}$ margin
- $5 \mathrm{~V} \pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- Expandable

Infinitely expandable in 4-bit increments

- Capable of withstanding greater than 2000 V static discharge voltage
- Pin compatible and functional equivalent to 2909A/2911A


## Description

The CY7C909 and CY7C911 are highspeed, four-bit wide address sequencers intended for controlling the sequence of execution of microinstructions contained in microprogram memory. They may be connected in parallel to expand the address width in 4 bit increments. Both devices are implemented in high performance CMOS for optimum speed and power.
The CY7C909 can select an address from any of four sources. They are:

CMOS Micro Program Sequencers

1) a set of four external direct inputs $\left.\left(D_{i}\right) ; 2\right)$ external data stored in an internal register ( $\mathbf{R}_{\mathrm{i}}$ ); 3) a four word deep push/pop stack; or 4) a program counter register (which usually contains the last address plus one). The push/pop stack includes control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs $\left(Y_{i}\right)$ can be OR'ed with an external input for conditional skip or branch instructions. A ZERO input line forces the outputs to all zeros. The outputs are three state, controlled by the Output Enable ( $\overline{\mathrm{OE} \text { ) input. }}$
The CY7C911 is an identical circuit to the CY7C909, except the four OR inputs are removed and the $D$ and $R$ inputs are tied together. The CY7C911 is available in a 20 -pin, 300 -mil package.

Logic Block Diagram


## Pin Configurations



0042-3

0042-2



0042-1

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
Output Current, into Outputs (Low) . . . . . . . . . . . . . 30 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001V
(per MIL-STD-883 Method 3015)
Latch-Up Current
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[3]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over Operating Range ${ }^{[4]}$



## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 |  |  |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. Tested initially and after any design or process changes that may affect these parameters.
3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms



Figure 1a


0042-7
Figure 2

|  | Commercial | Military |
| :---: | :---: | :---: |
| $\mathbf{R}_{1}$ | $254 \Omega$ | $258 \Omega$ |
| $R_{2}$ | $187 \Omega$ | $216 \Omega$ |

Switching Characteristics Over Operating Range ${ }^{[4,5]}$

|  | $\begin{aligned} & \hline \text { 7C909-30 } \\ & \text { 7C911-30 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C909-30 } \\ & \text { 7C911-30 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 909-40 \\ & \text { 7C911-40 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 909-40 \\ & \text { 7C911-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Commercial |  | Military |  | Commercial |  | Military |  |  |
| Minimum Clock Low Time | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| Minimum Clock High Time | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| MAXIMUM COMBINATIONAL PROPAGATION DELAYS |  |  |  |  |  |  |  |  |  |
| From Input To: | Y | $\mathrm{C}_{\mathrm{N}+4}$ | Y | $\mathrm{C}_{\mathrm{N}+4}$ | Y | $\mathrm{C}_{\mathrm{N}+4}$ | Y | $\mathrm{C}_{\mathrm{N}+4}$ | ns |
| $\mathrm{D}_{\mathrm{i}}$ | 17 | 18 | 18 | 19 | 17 | 22 | 20 | 25 | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | 18 | 18 | 20 | 20 | 29 | 34 | 29 | 34 | ns |
| $\mathrm{OR}_{\mathrm{i}}$ (7C909) | 16 | 16 | 17 | 17 | 17 | 22 | 20 | 25 | ns |
| $\mathrm{C}_{\mathrm{N}}$ | - | 13 | - | 15 | - | 14 | - | 16 | ns |
| ZERO | 18 | 18 | 20 | 20 | 29 | 34 | 30 | 35 | ns |
| $\overline{\mathrm{OE}}$ Low to Output | 16 | - | 18 | - | 25 | - | 25 | - | ns |
| $\overline{\mathrm{OE}} \mathrm{HIGH}$ to HIGH Z ${ }^{\text {[5] }}$ | 16 | - | 18 | - | 25 | - | 25 | - | ns |
| Clock HIGH, $\mathrm{S}_{1}, \mathrm{~S}_{0}=$ LH | 20 | 20 | 22 | 22 | 39 | 44 | 45 | 50 | ns |
| Clock HIGH, $\mathrm{S}_{1}, \mathrm{~S}_{0}=$ LL | 20 | 20 | 22 | 22 | 39 | 44 | 45 | 50 | ns |
| Clock HIGH, $\mathrm{S}_{1}, \mathrm{~S}_{0}=\mathrm{HL}$ | 20 | 20 | 22 | 22 | 44 | 49 | 53 | 58 | ns |
| MINIMUM SET-UP AND HOLD TIMES (All Times Relative to Clock LOW to HIGH Transition) |  |  |  |  |  |  |  |  |  |
| From Input | Set-up | Hold | Set-up | Hold | Set-up | Hold | Set-up | Hold |  |
| $\overline{\mathrm{RE}}$ | 11 | 0 | 12 | 0 | 19 | 0 | 19 | 0 | ns |
| $\mathrm{R}_{\mathrm{i}}{ }^{\text {[6] }}$ | 10 | 0 | 11 | 0 | 10 | 0 | 12 | 0 | ns |
| Push/Pop | 12 | 0 | 13 | 0 | 25 | 0 | 27 | 0 | ns |
| FE | 12 | 0 | 13 | 0 | 25 | 0 | 27 | 0 | ns |
| $\mathrm{C}_{\mathrm{N}}$ | 10 | 0 | 11 | 0 | 18 | 0 | 18 | 0 | ns |
| $\mathrm{D}_{\mathrm{i}}$ | 14 | 0 | 16 | 0 | 25 | 0 | 25 | 0 | ns |
| $\mathrm{OR}_{\mathrm{i}}(7 \mathrm{C} 909)$ | 12 | 0 | 14 | 0 | 25 | 0 | 25 | 0 | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | 14 | 0 | 16 | 0 | 25 | 0 | 29 | 0 | ns |
| ZERO | 12 | 0 | 13 | 0 | 25 | 0 | 29 | 0 | ns |

## Notes:

5. Output Loading as in Figure $1 b$.
6. $R_{i}$ and $D_{i}$ are internally connected on the CY7C911. Use $R_{i}$ set-up and hold times when $D_{i}$ inputs are used to load register.

## Switching Waveforms



0042-8

## Functional Description

The tables below define the control logic of the 7C909/911. Table 1 contains the Multiplexer Control Logic which selects the address source to appear on the outputs.

Table 1. Address Source Selection

| OCTAL | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | SOURCE FOR Y OUTPUTS |
| :---: | :---: | :---: | :--- |
| 0 | L | L | Microprogram Counter $(\mu$ PC) |
| 1 | L | H | Address/Holding Register (AR) |
| 2 | H | L | Push-Pop stack (STK) |
| 3 | H | H | Direct inputs $\left(\mathbf{D}_{\mathbf{i}}\right)$ |

Control of the Push/Pop Stack is contained in Table 2. FILE ENABLE $(\overline{\mathrm{FE}})$ enables stack operations, while Push/Pop (PUP) controls the stack.

Table 2. Synchronous Stack Control

| $\overline{\text { FE }}$ | PUP | PUSH-POP STACK CHANGE |
| :---: | :---: | :--- |
| $\mathbf{H}$ | $\mathbf{X}$ | No change <br> Push current PC into stack <br> increment stack pointer |
| L | $\mathbf{H}$ | $\mathbf{L}$ | | pop stack, decrement stack pointer |
| :--- |

Table 3 illustrates the Output Control Logic of the 7C909/911. The ZERO control forces the outputs to zero. The OR inputs are OR'ed with the output of the multiplexer.

Table 3. Output Control

| $\mathbf{O R}_{\mathbf{i}}$ | $\overline{\mathbf{Z E R O}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{Y}_{\mathbf{i}}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{H}$ | High $\mathbf{Z}$ |
| $\mathbf{X}$ | $\mathbf{L}$ | $\mathbf{L}$ | $\mathbf{L}$ |
| $\mathbf{H}$ | $\mathbf{H}$ | $\mathbf{L}$ | $\mathbf{H}$ |
| $\mathbf{L}$ | $\mathbf{H}$ | $\mathbf{L}$ | Source selected by $\mathbf{S}_{\mathbf{0}} \mathbf{S}_{\mathbf{1}}$ |

Table 4 defines the effect of $S_{0}, S_{1}, \overline{F E}$ and PUP control signals on the 7C909. It illustrates the Address Source on the outputs and the contents of the Internal Registers for every combination of these signals. The Internal Register contents are illustrated before and after the Clock LOW to HIGH edge.

Table 4

| CYCLE | $\mathbf{S}_{\mathbf{1}}, \mathbf{S}_{\mathbf{0}}, \overline{\mathrm{FE}}, \mathbf{P U P}$ | $\mu \mathrm{PC}$ | REG | STK0 | STK1 | STK2 | STK3 | Yout | COMMENT | $\begin{gathered} \text { PRINCIPLE } \\ \text { USE } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 0000 | $\begin{gathered} \mathbf{J} \\ \mathbf{J}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & \text { Rc } \\ & \text { Rd } \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Ra} \end{aligned}$ | J | Pop Stack | End <br> Loop |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 0001 - | $\begin{gathered} \mathbf{J} \\ \mathbf{J}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\underset{\mathrm{J}}{\mathrm{Ra}}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rc} \end{aligned}$ | J | Push $\mu$ PC | Set-up Loop |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 001X | $\begin{gathered} \mathbf{J} \\ \mathbf{J}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathbf{R b} \\ & \mathbf{R b} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Re} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rd} \end{aligned}$ | I | Continue | Continue |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 0100 - | $\begin{gathered} \mathrm{J} \\ \mathbf{K}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & \text { Rc } \\ & \text { Rd } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Rd} \\ & \mathrm{Ra} \\ & \hline \end{aligned}$ | $\mathbf{K}$ | Use AR for Address; Pop Stack | End Loop |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 0101 - | $\begin{gathered} \mathbf{J} \\ \mathbf{K}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\underset{\mathrm{J}}{\mathrm{Ra}}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rc} \end{aligned}$ | $\mathrm{K}$ | Jump to Address in AR; Push $\mu$ PC | JSR AR |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 011 X | $\begin{gathered} \mathbf{J} \\ \mathbf{K}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rd} \end{aligned}$ | K | Jump to Address in AR | JMP AR |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 1000 | $\begin{gathered} \mathrm{J} \\ \mathrm{Ra}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \text { Rd } \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Ra} \end{aligned}$ | $\overline{\mathrm{Ra}}$ | Jump to Address in STK0; Pop Stack | RTS |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 1001 - | $\begin{gathered} \mathrm{J} \\ \mathrm{Ra}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\underset{\mathrm{J}}{\mathrm{Ra}}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Rc} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rc} \end{aligned}$ | $\mathrm{Ra}$ | Jump to Address in STK0; Push $\mu$ PC |  |
| $\begin{gathered} \mathrm{N} \\ \mathrm{~N}+1 \end{gathered}$ | 101 X | $\begin{gathered} \mathrm{J} \\ \mathrm{Ra}+1 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Re} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rd} \end{aligned}$ | $\mathrm{Ra}$ | Jump to Address in STK0 | Stack Ref (Loop) |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 1100 | $\begin{gathered} \mathbf{J} \\ \mathbf{D}+1 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \\ & \mathbf{K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Re} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rd} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Ra} \end{aligned}$ | D | Jump to Address on D; Pop Stack | End Loop |
| $\begin{gathered} \mathbf{N} \\ \mathrm{N}+1 \end{gathered}$ | $\begin{array}{r} 1101 \\ \hline \end{array}$ | $\begin{gathered} \mathbf{J} \\ \mathbf{D}+1 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{gathered} \mathrm{Ra} \\ \mathrm{~J} \end{gathered}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rc} \end{aligned}$ | $\bar{D}$ | Jump to Address on D; Push $\mu$ PC | JSR D |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}+1 \end{gathered}$ | 111 X <br> - | $\begin{gathered} \mathrm{J} \\ \mathrm{D}+1 \end{gathered}$ | $\begin{aligned} & \mathbf{K} \\ & \mathbf{K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rd} \end{aligned}$ | D | Jump to Address on D | JMP D |

I = Contents of Microprogram Counter
$K=$ Contents of Address Register
$\mathbf{R}_{\mathrm{a}}, \mathbf{R}_{\mathrm{b}}, \mathbf{R}_{\mathrm{c}}, \mathbf{R}_{\mathrm{d}}=$ Contents in Stack

CYPRESS

## Functional Description (Continued)

Two examples of Subroutine Execution appear below. Figure 3 illustrates a single subroutine while Figure 4 illustrates two nested subroutines.
The instruction being executed at any given time is the one contained in the microword register ( $\mu \mathrm{WR}$ ). The contents of the $\mu W R$ also controls the four signals $S_{0}, S_{1}, \overline{F E}$, and PUP. The starting address of the subroutine is applied to the D inputs of the 7 C 909 at the appropriate time.
In the columns on the left is the sequence of microinstructions to be executed. At address $\mathbf{J}+2$, the sequence control portion of the microinstruction contains the command
"Jump to sub-routine at A". At the time $\mathrm{T}_{2}$, this instruction is in the $\mu \mathrm{WR}$, and the 7C909 inputs are set-up to execute the jump and save the return address. The subroutine address A is applied to the D inputs from the $\mu \mathrm{WR}$ and appears on the $Y$ outputs. The first instruction of the subroutine, $I(A)$, is accessed and is at the inputs of the $\mu \mathrm{WR}$. On the next clock transition, $\mathrm{I}(\mathrm{A})$ is loaded into the $\mu \mathrm{WR}$ for execution, and the return address $\mathrm{J}+3$ is pushed onto the stack. The return instruction is executed at $\mathrm{T}_{5}$. Figure 4 is a similar timing chart showing one subroutine linking to a second, the latter consisting of only one microinstruction.

CONTROL MEMORY

| Execute <br> Cycle | Microprogram |  |
| :---: | :---: | :---: |
|  | Address | Sequencer <br> Instruction |
| $\mathbf{T}_{0}$ | $\mathbf{J - 1}$ | - |
| $\mathbf{T}_{1}$ | $\mathbf{J}+1$ | - |
| $\mathbf{T}_{2}$ | $\mathbf{J}+2$ | JSR A |
| $\mathbf{T}_{6}$ | $\mathbf{J}+3$ | - |
| $\mathbf{T}_{7}$ | $\mathbf{J}+\mathbf{4}$ | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
| $\mathbf{T}_{3}$ | - | - |
| $\mathbf{T}_{4}$ | $\mathbf{A}+1$ | $\mathbf{I}(\mathbf{A})$ |
| $\mathbf{T}_{5}$ | $\mathbf{A}+2$ | RTS |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |


| Execute Cycle |  | $\mathrm{T}_{0}$ | T 1 | $\mathrm{T}_{2}$ | T3 | $\mathrm{T}_{4}$ | T5 | T6 | $\mathrm{T}_{7}$ | $\mathrm{T}_{8}$ | T9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock <br> Signals |  |  |  |  |  |  |  |  |  |  |  |
| Inputs (from $\mu \mathrm{WR}$ ) | $\begin{gathered} \mathbf{S}_{1}, \mathbf{S}_{0} \\ \mathrm{FE} \\ \text { PUP } \\ \mathrm{D} \end{gathered}$ | $\begin{aligned} & \mathbf{0} \\ & \mathbf{H} \\ & \mathbf{X} \\ & \mathbf{X} \end{aligned}$ | $\begin{aligned} & \mathbf{0} \\ & \mathbf{H} \\ & \mathbf{X} \\ & \mathbf{X} \end{aligned}$ | $\begin{aligned} & \hline 3 \\ & \mathbf{L} \\ & \mathbf{H} \\ & \mathbf{A} \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{H} \\ & \mathbf{X} \\ & \mathbf{X} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathbf{H} \\ & \mathbf{X} \\ & \mathbf{X} \end{aligned}$ | $\begin{aligned} & 2 \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathbf{O} \\ & \mathbf{H} \\ & \mathbf{X} \\ & \mathbf{X} \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ |  |  |
| Internal Registers | $\begin{aligned} & \mu \text { PC } \\ & \text { STK0 } \\ & \text { STK1 } \\ & \text { STK2 } \\ & \text { STK } 3 \end{aligned}$ | $\mathrm{J}+1$ | $\mathrm{J}+2$ | $J+3$ | A+1 $\mathrm{J}+3$ $\cdot$ $\cdot$ $\cdot$ | A+2 J+3 - - - | A+3 J +3 - - - | J+4 - - - - | $\mathrm{J}+5$ $\cdot$ $\cdot$ $\cdot$ - |  |  |
| Output | Y | $\mathrm{J}+1$ | $\mathrm{J}+2$ | A | A+1 | A+2 | J+3 | J + 4 | J + 5 |  |  |
| ROM Output | (Y) | I(J + 1) | JSR A | I(A) | I $(\mathrm{A}+1)$ | RTS | I(J+3) | $\mathrm{I}(\mathrm{J}+4)$ | $1(J+5)$ |  |  |
| Contents of $\mu \mathrm{WR}$ (Instruction being executed) | $\mu$ WR | I(J) | I(J + 1) | JSR A | I(A) | $\mathbf{I}(\mathrm{A}+1)$ | RTS | $\mathrm{I}(\mathrm{J}+3)$ | $\mathrm{I}(\mathrm{J}+4)$ |  |  |

0042-9
Figure 3. Subroutine Execution.
$\mathrm{C}_{\mathrm{n}}=\mathrm{HIGH}$

## CONTROL MEMORY

| Execute Cycle | Microprogram |  |
| :---: | :---: | :---: |
|  | Address | Sequencer <br> Instruction |
|  | J-1 | - |
| $\mathrm{T}_{0}$ | J | - |
| $\mathrm{T}_{1}$ | $\mathrm{J}+1$ | $\stackrel{\bullet}{ }$ |
| T | $\mathrm{J}+2$ | JSR A |
| $\mathrm{T}_{9}$ | J+3 | - |
|  | - | - |
|  | - | $\stackrel{-}{-}$ |
|  | - | - |
| T3 | A | - |
| $\mathrm{T}_{4}$ | A+1 | - |
| T | A+2 | JSR B |
| $\mathrm{T}_{7}$ | A+3 | - |
| $\mathrm{T}_{8}$ | A+4 | RTS |
|  | - | - |
|  | - | - |
|  | - | - |
| $\mathrm{T}_{6}$ | B | RTS |
|  | . | - |
|  | - | - |


| Execute C | ycle | T0 | T1 | $\mathrm{T}_{2}$ | T3 | $\mathrm{T}_{4}$ | T5 | T6 | $\mathrm{T}_{7}$ | $\mathrm{T}_{8}$ | T9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock <br> Signals |  |  |  |  |  |  |  |  |  |  |  |
| Inputs (from $\mu \mathrm{WR}$ ) | $\begin{gathered} \mathrm{s}_{1}, \mathrm{~s}_{0} \\ \mathrm{FE} \\ \text { PUP } \\ \mathrm{D} \end{gathered}$ | $\begin{aligned} & 0 \\ & \mathbf{H} \\ & \mathbf{X} \\ & \mathbf{X} \end{aligned}$ | 0 $\mathbf{H}$ $\mathbf{X}$ $\mathbf{X}$ | 3 L H A | 0 $\mathbf{H}$ $\mathbf{X}$ $\mathbf{X}$ | $\begin{aligned} & 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathbf{X} \end{aligned}$ | 3 L H B | 2 $\mathbf{L}$ $\mathbf{L}$ $\mathbf{X}$ | $\begin{aligned} & 0 \\ & \mathbf{H} \\ & \mathbf{X} \\ & \mathbf{X} \end{aligned}$ | 2 L L $\mathbf{X}$ | $\begin{aligned} & \mathbf{0} \\ & \mathbf{H} \\ & \mathbf{X} \\ & \mathbf{X} \end{aligned}$ |
| Internal Registers | $\begin{aligned} & \mu \mathrm{PC} \\ & \text { STK0 } \\ & \text { STK1 } \\ & \text { STK2 } \\ & \text { STK3 } \end{aligned}$ | $\mathbf{J}+1$ | $\mathrm{J}+2$ | $\mathrm{J}+3$ | A+1 $\mathbf{J}+3$ - - | A +2 $\mathrm{~J}+3$ $\cdot$ $\cdot$ | A+3 $\mathbf{J}+3$ - - | $\mathrm{B}+1$ $\mathrm{~A}+3$ $\mathrm{~J}+3$ $\cdot$ | A +4 $\mathrm{~J}+3$ - - | A + 5 $\mathrm{J}+3$ - $\cdot$ | J +4 - - |
| Output | Y | $\mathbf{J}+1$ | J + 2 | A | A+1 | A+2 | B | A+3 | A+4 | J+3 | J+4 |
| ROM Output | (Y) | I(J + 1) | JSR A | I(A) | $\mathbf{I}(\mathbf{A}+1)$ | JSR B | RTS | I(A+3) | RTS | I(J+3) | $\mathrm{I}(\mathrm{J}+4)$ |
| Contents of $\mu \mathrm{WR}$ (Instruction being executed) | $\mu \mathrm{WR}$ | I(J) | I(J+1) | JSR A | I(A) | $\mathbf{I}(\mathbf{A}+1)$ | JSR B | RTS | $\mathbf{I}(\mathrm{A}+3)$ | RTS | I( $\mathrm{J}+3$ ) |

Figure 4. Two Nested Subroutines. Routine B is Only One Instruction.


Note:
0042-11
$\mathbf{R}_{\mathrm{i}}$ and $\mathrm{D}_{\mathrm{i}}$ connected together and $\mathbf{O R} \mathbf{i}_{\mathrm{i}}$ Inputs removed on CY7C911
Figure 5. Microprogram Sequencer Block Diagram

SEMICONDUCTOR

## Functional Description (Continued)

## Architecture

The CY7C909 and CY7C911 are CMOS microprogram sequencers for use in high speed processor applications. They are cascadable in 4-bit increments. Two devices can address 256 words of microprogram, three can address up to 4 K words, and so on. The architecture of the
CY7C909/911 is illustrated in the logic diagram in Figure 5. The various blocks are described below.

## Multiplexer

The Multiplexer is controlled by the $S_{0}$ and $S_{1}$ inputs to select the address source. It selects either the Direct Inputs ( $\mathrm{D}_{\mathrm{i}}$ ), the Address Register (AR), the Microprogram Counter ( $\mu \mathrm{PC}$ ), or the stack (SP) as the source of the next microinstruction address.

## Direct Inputs

The Direct Inputs $\left(D_{i}\right)$ allow addresses from an external source to be output on the Y outputs. On the CY7C911, the direct inputs are also the inputs to the Address Register.

## Address Register

The Address Register (AR) consists of four D-type, edgetriggered flip-flops which are controlled by the Register $\overline{\text { Enable }}(\overline{\mathrm{RE}})$ input. When $\overline{\text { Register Enable }}$ is LOW, new data is entered into the register on the LOW to HIGH clock transition.

## Microprogram Counter

The Microprogram Counter ( $\mu \mathrm{PC}$ ) is composed of a 4-bit incrementer followed by a 4-bit register. The incrementer has a Carry-in $\left(\mathrm{C}_{\mathrm{N}}\right)$ input and a Carry-out $\left(\mathrm{C}_{\mathrm{N}}+4\right)$ output to facilitate cascading. The Carry-in input controls the microprogram counter. When Carry-in is HIGH the incrementer counts sequentially. The counter register is loaded with the current Y output plus one $(\mathrm{Y}+1->\mu \mathrm{PC})$ on the next clock cycle. When Carry-in is LOW the incrementer does not count. The microprogram counter register is
loaded with the same Y output ( $\mathrm{Y}->\mu \mathrm{PC}$ ) on the next clock cycle.

## Stack

The Stack consists of a $4 \times 4$ memory array and a built-in Stack Pointer (SP) which always points to the last word written. The Stack is used to store return addresses when executing microsubroutines.
The Stack Pointer is an up/down counter controlled by File Enable ( $\overline{\mathrm{FE}}$ ) and Push/Pop (PUP) inputs. The File Enable input allows stack operations only when it is LOW. The Push/Pop input controls the stack pointer position.
The PUSH operation is initiated at the beginning of a microsubroutine. Push/Pop is set HIGH while File Enable is kept LOW. The stack pointer is incremented and the memory array is written with the microinstruction address following the subroutine jump that initiated the push.
The POP operation is initiated at the end of a microsubroutine to obtain the return address. Both Push/Pop and File Enable are set LOW. The return address is already available to the multiplexer. The stack pointer is decremented on the next LOW to HIGH clock transition, effectively removing old information from the top of the stack. The stack is configured so that data will roll-over if more than four POPs are performed, thus preventing data from being lost.
The contents of the memory position pointed to by the Stack Pointer is always available to the multiplexer. Stack reference operations can thus be performed without a push or a pop. Since the stack is four words deep, up to four microsubroutines can be nested.
The ZERO input resets the four Y outputs to a binary zero state. The OR inputs (7C909 only) are connected to the Y outputs such that any output can be set to a logical one.
The $\overline{\text { Output Enable }}(\overline{\mathrm{OE}}$ ) input controls the Y outputs. A HIGH on Output Enable sets the outputs into a high impedance state.

Definition of Terms

| Name | Description |
| :--- | :--- |
| INPUTS | Multiplexer Control Lines, for Access Source Selection |
| $\mathbf{S}_{1}, \mathrm{~S}_{0}$ | $\overline{\text { File Enable, Enables Stack Operation, Active LOW }}$ |
| $\overline{\mathrm{FE}}$ | Push/Pop, Selects Stack Operation |
| $\mathbf{P U P}$ | $\overline{\text { Register Enable, Enables Address Register Active LOW }}$ |
| $\overline{\mathrm{RE}}$ | Forces Output to Logical Zero |
| $\overline{\mathrm{ZERO}}$ | $\overline{\text { Output Enable, Controls Three-State Outputs Active LOW }}$ |
| $\overline{\mathrm{OE}}$ | Logic OR Input to each Address Output Line (7C909 only) |
| $\mathrm{OR}_{\mathbf{i}}$ | Carry-In, Controls Microprogram Counter |
| $\mathrm{C}_{\mathrm{n}}$ | Inputs to the Internal Address Register |
| $\mathbf{R}_{\mathbf{i}}$ | Direct Inputs to the Multiplexer |
| $\mathbf{D}_{\mathbf{i}}$ | Clock Input |
| CP |  |

Definition of Terms (Continued)

| Name | Description |
| :--- | :--- |
| OUTPUTS | Address Outputs |
| Y $_{\mathrm{i}}$ | Carry-Out from Incrementer |
| C $_{\mathrm{N}}+4$ | Contents of the Microprogram Counter |
| INTERNAL SIGNALS | Contents of the Address Register |
| $\mu$ PC | Contents of the Push/Pop Stack |
| AR | Contents of the Stack Pointer |
| STK0- |  |
| STK3 | Address to the Counter Memory |
| SP | Instruction in Control Memory at Address A |
| EXTERNAL SIGNALS | Contents of the Microword Register at the |
| A | Output of the Control Memory |
| I(A) | Time Period (Cycle) n |
| $\mu$ WR |  |
| $T_{N}$ |  |

## Typical DC and AC Characteristics







OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE

NORMALIZED OUTPUT DELAY vs. OUTPUT LOADING


NORMALIZED ICC vs. FREQUENCY


Ordering Information

| Clock <br> Cycle <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CY7C909-30PC | P15 | Commercial |
| 40 | CY7C909-40PC | P15 | Commercial |
| 30 | CY7C909-30JC | J64 | Commercial |
| 40 | CY7C909-40JC | J64 | Commercial |
| 30 | CY7C909-30DC | D16 | Commercial |
| 40 | CY7C909-40DC | D16 | Commercial |
| 40 | CY7C909-40LC | L64 | Commercial |
| 30 | CY7C909-30DMB | D16 | Military |
| 40 | CY7C909-40DMB | D16 | Military |
| 40 | CY7C909-40LMB | L64 | Military |


| Clock <br> Cycle <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CY7C911-30PC | P5 | Commercial |
| 40 | CY7C911-40PC | P5 | Commercial |
| 30 | CY7C911-30JC | J61 | Commercial |
| 40 | CY7C911-40JC | J61 | Commercial |
| 30 | CY7C911-30DC | D6 | Commercial |
| 40 | CY7C911-40DC | D6 | Commercial |
| 40 | CY7C911-40LC | L61 | Commercial |
| 30 | CY7C911-30DMB | D6 | Military |
| 40 | CY7C911-40DMB | D6 | Military |
| 40 | CY7C911-40LMB | L61 | Military |

MILITARY SPECIFICATIONS
Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CCl}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| Minimum Clock Low Time | 7,8,9,10,11 |
| Minimum Clock High Time | 7,8,9,10,11 |
| MAXIMUM COMBINATIONAL PROPAGATION DELAYS |  |
| $\mathrm{D}_{\mathrm{i}}$ to Y | 7,8,9,10,11 |
| $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ to Y | 7,8,9,10,11 |
| $\mathrm{S}_{0}, S_{1}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| $\mathrm{OR}_{\mathrm{i}}(7 \mathrm{C} 909)$ to Y | 7,8,9,10,11 |
| OR ${ }_{\mathrm{i}}(7 \mathrm{C} 909)$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{N}}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| $\overline{\text { ZERO }}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LH}$ to Y | 7,8,9,10,11 |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LH}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LL}$ to Y | 7,8,9,10,11 |
| Clock High, $\mathrm{S}_{0}, \mathbf{S}_{1}=\mathrm{LL}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |
| Clock High, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{HL}$ to Y | 7,8,9,10,11 |
| Clock High, $\mathrm{S}_{\mathbf{0}}, \mathrm{S}_{\mathbf{1}}=\mathrm{HL}$ to $\mathrm{C}_{\mathrm{N}+4}$ | 7,8,9,10,11 |


| Parameters | Subgroups |
| :---: | :---: |
| MINIMUM SET-UP AND HOLD TIMES |  |
| $\overline{\mathrm{RE}}$ Set-up Time | 7,8,9,10,11 |
| $\overline{\mathrm{RE}}$ Hold Time | 7,8,9,10,11 |
| Push/Pop Set-up Time | 7,8,9,10,11 |
| Push/Pop Hold Time | 7,8,9,10,11 |
| FE Set-up Time | 7,8,9,10,11 |
| FE Hold Time | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{N}}$ Set-up Time | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{N}}$ Hold Time | 7,8,9,10,11 |
| $\mathrm{D}_{\mathrm{i}}$ Set-up Time | 7,8,9,10,11 |
| $\mathrm{D}_{\mathrm{i}}$ Hold Time | 7,8,9,10,11 |
| $\mathrm{OR}_{\mathbf{i}}$ (7C909) Set-up Time | 7,8,9,10,11 |
| $\mathrm{OR}_{\mathrm{i}}(7 \mathrm{C} 909)$ Hold Time | 7,8,9,10,11 |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ Set-up Time | 7,8,9,10,11 |
| $S_{0}, S_{1}$ Hold Time | 7,8,9,10,11 |
| $\overline{\text { ZERO }}$ Set-up Time | 7,8,9,10,11 |
| ZERO Hold Time | 7,8,9,10,11 |

Document \# : 38-00015-B

## Features

- Fast
- CY7C910-40 has a 40 ns (min.) clock cycle; commercial
- CY7C910-46 has a 46 ns (min.) clock cycle; military
- Low power
$-I_{\text {CC }}($ max. $)=70 \mathrm{~mA}$
- VCC margin 5V $\pm \mathbf{1 0 \%}$
commercial and military
- Sixteen powerful microinstructions
- Three output enable controls for three-way branch
- Twelve-bit address word
- Four sources for addresses: microprogram counter (MPC), stack, branch address bus, internal holding register
- 12-bit internal loop counter
- Internal 17 -word by 12 -bit stack The internal stack can be used
for subroutine return address or data storage
- ESD protection

Capable of withstanding over 2000 V static discharge voltage

- Pin compatible and functional equivalent to AM2910A


## Functional Description

The CY7C910 is a stand-alone microprogram controller that selects, stores, retrieves, manipulates and tests addresses that control the sequence of execution of instructions stored in an external memory. All addresses are 12-bit binary values that designate an absolute memory location.
The CY7C910, as illustrated in the block diagram, consists of a 17 -word by 12-bit LIFO (Last-In-First-Out) stack and SP (Stack Pointer), a 12-bit RC (Register/Counter), a 12-bit MPC (Microprogram Counter) and incrementer, a 12 -bit wide by 4 -input multi-

## CMOS Microprogram Controller

plexer and the required data manipulation and control logic.
The operation performed is determined by four input instruction lines (IO-I3) that in turn select the (internal) source of the next micro-instruction to be fetched. This address is output on the Y0-Y11 pins. Two additional inputs ( $\overline{\mathrm{CC}}$ and $\overline{\mathrm{CCEN}}$ ) are provided that are examined during certain instructions and enable the user to make the execution of the instruction either unconditional or dependent upon an external test.
The CY7C910 is a pin compatible, functional equivalent, improved performance replacement for the AM2910A.
The CY7C910 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection of over 2000 volts and achieves superior performance and low power dissipation.

## Logic Block Diagram



## Pin Configurations



0041-8


Top View

## Selection Guide

| Clock Cycle <br> (Min.) in ns | Stack <br> Depth | Operating Range | Part Number |
| :---: | :---: | :---: | :---: |
| 40 | 17 words | Commercial | CY7C910-40 |
| 46 | 17 words | Military | CY7C910-46 |
| 50 | 17 words | Commercial | CY7C910-50 |
| 51 | 17 words | Military | CY7C910-51 |
| 93 | 17 words | Commercial | CY7C910-93 |
| 99 | 17 words | Military | CY7C910-99 |

## Pin Definitions

| Signal <br> Name | I/O | Description |
| :--- | :---: | :--- |
| D0-D11 | I | Direct inputs to the RC (Register/ <br> Counter) and multiplexer. D0 is LSB <br> and D11 is MSB. |
| $\overline{\text { RLD }}$ | I | Register load. Control input to RC that, <br> when LOW, loads data on the D0-D11 <br> pins into RC on the LOW to HIGH <br> clock (CP) transition. |
| I0-I3 | I | Instruction inputs that select one of <br> sixteen instructions to be performed by <br> the CY7C910. |
| $\overline{\text { CC }}$ | I | Control input that, when LOW, <br> signifies that a test has passed. |
| $\overline{\mathrm{CCEN}}$ | I | Enable for $\overline{\text { CC input. When HIGH CC }}$ <br> is ignored and a pass is forced. When <br> LOW the state of $\overline{\text { CC is examined. }}$ |
| $\mathbf{C P}$ | I | Clock input. All internal states are <br> changed on the LOW to HIGH clock <br> transitions. |


| Signal <br> Name | I/O | Description |
| :---: | :---: | :---: |
| CI | I | Carry input to the LSB of the incrementer for the MPC. |
| $\overline{\mathbf{O E}}$ | I | Control for Y0-Y11 outputs. LOW to enable; High to disable. |
| Y0-Y11 | 0 | Address output to microprogram memory. Y0 is LSB and Y11 is MSB. |
| FULL | 0 | When LOW indicates the stack is full. |
| $\overline{\text { PL }}$ | 0 | When LOW selects the pipeline register as the direct input (D0-D11) source. |
| $\overline{\text { MAP }}$ | 0 | When LOW selects the Mapping PROM (or PLA) as the direct input source. |
| $\overline{\text { VECT }}$ | 0 | When LOW selects the Interrupt Vector as the direct input source. |

SEMICONDUCTOR

## Architecture of the CY7C910

## Introduction

The CY7C910 is a high performance CMOS microprogram controller that produces a sequence of 12 -bit addresses that control the execution of a microprogram. The addresses are selected from one of four sources, depending upon the (internal) instruction being executed ( $\mathrm{I} 0-\mathrm{I} 3$ ), and other external inputs. The sources are (1) the (external) D0-D11 inputs, (2) the RC, (3) the stack and (4) the MPC. Twelve bit lines from each of these four sources are the inputs to a multiplexer, as shown in Figure 1, whose outputs are applied to the inputs of the Y0-Y11 three-state output drivers.

## External Inputs: D0-D11

The external inputs are used as the source for destination addresses for the jump or branch type of instructions. These are shown as Ds in the two columns in the Table of Instructions. A second use of these inputs is to load the RC.

## Register Counter: RC

The RC is implemented as 12 D -type, edge-triggered flipflops that are synchronously clocked on the LOW to HIGH transition of the clock, CP. The data on the D inputs is synchronously loaded into the RC when the load control input, RLD, is LOW. The output of the RC is available to the multiplexer as its R input and is output on the Y outputs during certain instructions, as shown by R in the Table of Instructions.
The RC is operated as a 12 -bit down counter and its contents decremented and tested if zero during instructions 8 , 9 and 15. This enables micro-instructions to be repeated up to 4096 times. The RC is arranged such that if it is loaded with a number, N , the sequence will be executed exactly $\mathrm{N}+1$ times.

## The Stack and Stack Pointer: SP

The 17 -word by 12 -bit stack is used to provide return addresses from micro-subroutines or from loops. Intergal to it is a SP, which points to (addresses) the last word written.

This permits reference to the data on the top of the stack without having to perform a POP operation.
The SP operates as an up/down counter that is incremented when a PUSH operation (instructions 1, 4 or 5 ) is performed or decremented when a POP operation (instructions $8,10,11,13$ or 15 ) is performed. The PUSH operation writes the return address on the stack and the POP operation effectively removes it. The actual operation occurs on the LOW to HIGH clock transition following the instruction.
The stack is initialized by executing instruction zero (JUMP TO LOCATION 0 or RESET). Every time a "jump to subroutine" instruction $(1,5)$ or a loop instruction (4) is executed, the return address is PUSHed onto the stack; and every time a "return from subroutine (or loop)" instruction is executed, the return address is POPed off the stack.
When one subroutine calls another or a loop occurs within a loop (or a combination), which is called nesting, the Logical depth of the stack increases. The physical stack depth is 17 words. When this depth occurs, the FULL signal goes LOW on the next LOW to HIGH clock transition. Any further PUSH operations on a full stack will cause the data at that location to be over-written, but will not increment the SP. Similarily, performing a POP operation on a empty stack will not decrement the SP and may result in nonmeaningful data being available at the Y outputs.
The Microprocessor Counter: MPC
The MPC consists of a 12-bit incrementer followed by a 12 -bit register. The register usually holds the address of the instruction being fetched. When sequential instructions are fetched, the carry input (CI) to the incrementer is HIGH and one is added to the $Y$ outputs of the multiplexer, which is loaded into the MPC on the next LOW to HIGH clock transition. When the CI input is LOW, the Y outputs of the multiplexer are loaded directly into the MPC, so that the same instruction is fetched and executed.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> Ambient Temperature with <br> Power Applied . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Supply Voltage to Ground Potential | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V <br> (Per MIL-STD-883 Method 3015) <br> Operating Range |  |  |
| :---: | :---: | :---: | :---: |
| (Pin 10 to Pin 30) . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V DC Voltage Applied to Outputs | Range | Ambient Temperature | $V_{\text {CC }}$ |
| gigh S State. . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC Input Voltage . . . . . . . . . . . . . . . . -3.3 V to +7.0 | Military ${ }^{\text {[3] }}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Output Current into Outputs (Low) . . . . . . . . . . . . 30 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V
(Per MIL-STD-883 Method 3015)

## Operating Range

Electrical Characteristics Over Commercial and Military Operating Range, $\mathrm{V}_{\mathrm{CC}}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{Max} .=5.5 \mathrm{~V}[4]$

| Parameter | Description |  | Test Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA} \end{aligned}$ | 2.4 |  | V |
| $V_{\text {OL }}$ | Output LOW Voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}} \\ & \hline \end{aligned}$ |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}_{\mathrm{OH}}$ | Output HIGH Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V} \\ & \hline \end{aligned}$ | -1.6 |  | mA |
| IOL | Output LOW Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | 12 |  | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{SS}} / \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | -40 | +40 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\mathrm{I}_{\text {S }}$ | Output Short Circuit Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ |  | -85 | mA |
| ICC | Supply Current | Commercial | $\mathrm{V}_{\mathrm{CC}}=$ Max. |  | 70 | mA |
|  |  | Military |  |  | 90 |  |
| $\mathrm{ICC}_{1}$ | Supply Current | Commercial | $\mathrm{V}_{\text {IH }} \geq 3.85 \mathrm{~V}, \mathrm{~V}_{\text {IL }} \leq 0.4 \mathrm{~V}$ |  | 35 | mA |
|  |  | Military |  |  | 50 |  |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| C IN $^{\text {In }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 8 | pF |
| COUT | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:

1. Not more than one output should be tested at a time. Duration of the short circuit should not exceed one second.
2. Tested initially and after any design or process changes that may affect these parameters.

## Output Load used for AC Performance Characteristics



0041-4
Notes:
3. $T_{A}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.

Switching Waveforms


1. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, writing and stray capacitance.
2. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.

CY7C910

## Guaranteed AC Performance Characteristics

The tables below specify the guaranteed AC performance of the CY7C910 over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and the military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature ranges with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels.

The inputs switch between 0 V and 3 V with signal transition rates of 1 Volt per nanosecond. All outputs have maximum DC current loads.

Clock Requirements ${ }^{[1,3]}$

|  | Commercial |  |  | Military |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C910- | 40 | 50 | 93 | 46 | 51 | 99 |
| Minimum Clock LOW | 20 | 20 | 50 | 23 | 25 | 58 |
| Minimum Clock HIGH | 20 | 20 | 35 | 23 | 25 | 42 |
| Minimum Clock Period I =14 | 40 | 50 | 93 | 46 | 51 | 100 |
| Minimum Clock Period <br> I $=8,9,15$ | 40 | 50 | 113 | 46 | 51 | 114 |

Combinatorial Propagation Delays. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}^{[3]}$

|  | Commercial |  |  |  |  |  |  |  |  | Military |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Y |  |  | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ |  |  | $\overline{\text { FULL }}$ |  |  | Y |  |  | $\overline{\mathbf{P L}}, \overline{\mathrm{VECT}}, \overline{\text { MAP }}$ |  |  | $\overline{\text { FULL }}$ |  |  |
| CY7C910- | 40 | 50 | 93 | 40 | 50 | 93 | 40 | 50 | 93 | 46 | 51 | 99 | 46 | 51 | 99 | 46 | 51 | 99 |
| D0-D11 | 17 | 20 | 20 | - | - | - | - | - | - | 21 | 25 | 25 | - | - | - | - | - | - |
| I0-I3 | 25 | 35 | 50 | 20 | 30 | 51 | - | - | - | 30 | 40 | 54 | 25 | 35 | 58 | - | - | - |
| $\overline{\mathrm{CC}}$ | 22 | 30 | 30 | - | - | - | - | - | - | 27 | 36 | 35 | - | - | - | - | - | - |
| CCEN | 22 | 30 | 30 | - | - | - | - | - | - | 27 | 36 | 37 | - | - | - | - | - | - |
| $\begin{aligned} & \text { CP } \\ & \mathbf{I}=8,9,15 \\ & \quad \text { (Note 2) } \end{aligned}$ | 30 | 40 | 75 | - | - | - | 25 | 31 | 60 | 35 | 46 | 77 | - | - | - | 30 | 35 | 67 |
| $\begin{aligned} & \text { CP } \\ & \text { All Other I } \end{aligned}$ | 30 | 40 | 55 | - | - | - | 25 | 31 | 60 | 35 | 46 | 61 | - | - | - | 30 | 35 | 67 |
| $\overline{\mathrm{OE}}$ <br> (Note 2) | 21 | 25 | 35 | - | - | - | - | - | - | 22 | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | $\begin{aligned} & 40 \\ & 30 \end{aligned}$ | - | - | - | - | - | - |

Minimum Set-Up and Hold Times Relative to clock LOW to HIGH Transition. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}{ }^{[3]}$

|  | Commercial |  |  |  |  |  | Military |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Set-Up |  |  | Hold |  |  | Set-Up |  |  | Hold |  |  |
| CY7C910- | 40 | 50 | 93 | 40 | 50 | 93 | 46 | 51 | 99 | 46 | 51 | 99 |
| DI $\rightarrow$ RC | 13 | 16 | 24 | 0 | 0 | 0 | 13 | 16 | 28 | 0 | 0 | 0 |
| DI $\rightarrow$ MPC | 20 | 30 | 58 | 0 | 0 | 0 | 20 | 30 | 62 | 0 | 0 | 0 |
| I0-I3 | 25 | 35 | 75 | 0 | 0 | 0 | 27 | 38 | 81 | 0 | 0 | 0 |
| $\overline{\mathrm{CC}}$ | 20 | 24 | 63 | 0 | 0 | 0 | 25 | 35 | 65 | 0 | 0 | 0 |
| CCEN | 20 | 24 | 63 | 0 | 0 | 0 | 25 | 35 | 63 | 0 | 0 | 0 |
| CI | 15 | 18 | 46 | 0 | 0 | 0 | 15 | 18 | 58 | 0 | 0 | 0 |
| $\overline{\mathrm{RLD}}$ | 15 | 19 | 36 | 0 | 0 | 0 | 15 | 20 | 42 | 0 | 0 | 0 |

## Notes:

[^26]2. The enable/disable times are measured to a 0.5 Volt change on the output voltage level with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.
3. See the last page of this specification for Group A subgroup testing information.

## Table of Instructions

| $\mathrm{I}_{3}-\mathrm{I}_{0}$ | Mnemonic | Name | Reg/ <br> Cntr <br> Contents | Result |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { Fail } \\ & \mathbf{C C E N}=\mathbf{L} \text { and } \mathbf{C C}=\mathbf{H} \end{aligned}$ |  | $\stackrel{\text { Pass }}{\overline{\text { CCEN }}=\mathbf{H} \text { or } \overline{\mathbf{C C}}=\mathbf{L}}$ |  | Reg/ Cntr | Enable |
|  |  |  |  | Y | Stack | Y | Stack |  |  |
| 0 | JZ | Jump Zero | X | 0 | Clear | 0 | Clear | Hold | PL |
| 1 | CJS | Cond JSB PL | X | PC | Hold | D | Push | Hold | PL |
| 2 | JMAP | Jump Map | X | D | Hold | D | Hold | Hold | Map |
| 3 | CJP | Cond Jump PL | X | PC | Hold | D | Hold | Hold | PL |
| 4 | PUSH | Push/Cond LD CNTR | X | PC | Push | PC | Push | (Note 1) | PL |
| 5 | JSRP | Cond JSB R/PL | X | R | Push | D | Push | Hold | PL |
| 6 | CJV | Cond Jump Vector | X | PC | Hold | D | Hold | Hold | Vect |
| 7 | JRP | Cond Jump R/PL | X | R | Hold | D | Hold | Hold | PL |
| 8 | RFCT | Repeat Loop,$\text { CNTR } \neq 0$ | $\neq 0$ | F | Hold | F | Hold | Dec | PL |
|  |  |  | =0 | PC | POP | PC | Pop | Hold | PL |
| 9 | RPCT | $\begin{aligned} & \text { Repeat PL, } \\ & \text { CNTR } \neq 0 \end{aligned}$ | $\neq 0$ | D | Hold | D | Hold | Dec | PL |
|  |  |  | =0 | PC | Hold | PC | Hold | Hold | PL |
| 10 | CRTN | Cond RTN | X | PC | Hold | F | Pop | Hold | PL |
| 11 | CJPP | Cond Jump PL \& Pop | X | PC | Hold | D | Pop | Hold | PL |
| 12 | LDCT | LD Cntr \& Continue | X | PC | Hold | PC | Hold | Load | PL |
| 13 | LOOP | Test End Loop | X | F | Hold | PC | Pop | Hold | PL |
| 14 | CONT | Continue | X | PC | Hold | PC | Hold | Hold | PL |
| 15 | TWB | Three-Way Branch | $\neq 0$ | F | Hold | PC | Pop | Dec | PL |
|  |  |  | $=0$ | D | Pop | PC | Pop | Hold | PL |

Notes:

1. If $\overline{\mathrm{CCEN}}=\mathbf{L}$ and $\overline{\mathrm{CC}}=\mathrm{H}$, hold; else load.
$\mathrm{H}=\mathrm{HIGH}$
$\mathrm{L}=\mathrm{LOW}$
X = Don't Care

## CY7C910 CMOS Microprogram Controller

CY7C910 Flow Diagrams

| 0 Jump Zero (JZ) | 1 Cond JSB PL (CJS) | 2 Jump Map (JMAP) |
| :---: | :---: | :---: |
| 3 Cond Jump PL (CJP) | 4 Push/Cond LD CNTR (PUSH) | 5 Cond JSB R/PL (JSRP) |
| 6 Cond Jump Vector (CJV) | 7 Cond Jump R/PL (JRP) |  |
|  | 9 Repeot PL, CNTR $\neq 0$ (RPCT) | 10 Cond Return (CRTN) |
| 11 Cond Jump PL \& POP (CJPP) <br> $65 \xrightarrow{\longrightarrow}$ STACK <br> 66 <br> 67 | 12 LD CNTR \& Continue (LDCT) |  |
| $\left.\left.\left.\begin{array}{l}69 \\ 70 \\ 71\end{array}\right\} \rightarrow \begin{array}{l}20 \\ 21 \\ 22\end{array}\right\} \begin{array}{ll}30 \\ 31 & 41 \\ 32\end{array}\right\}$ |  | 13 Test End Loop (LOOP) |
| 14 Continue (CONT) | 15 Three-Way Branch (TWB) |  |

## One Level Pipeline Based Architecture (Recommended)



0041-6


0041-7

R

## Typical DC and AC Characteristics



NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


## NORMALIZED FREQUENCY

 vs. SUPPLY VOLTAGE

NORMALIZED FREQUENCY vs. AMBIENT TEMPERATURE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE



Ordering Information

| Clock Cycle <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 40 | CY7C910-40PC | P17 | Commercial |
|  | CY7C910-40DC | D18 |  |
|  | CY7C910-40JC | J67 |  |
|  | CY7C910-40LC | L67 |  |
| 46 | CY7C910-46DMB | D18 | Military |
|  | CY7C910-46LMB | L67 |  |
| 50 | CY7C910-50PC | P17 | Commercial |
|  | CY7C910-50DC | D18 |  |
|  | CY7C910-50JC | J67 |  |
|  | CY7C910-50LC | L67 |  |
| 51 | CY7C910-51DMB | D18 | Military |
|  | CY7C910-51LMB | L67 |  |
| 93 | CY7C910-93PC | P17 | Commercial |
|  | CY7C910-93DC | D18 |  |
|  | CY7C910-93JC | J67 |  |
|  | CY7C910-93LC | L67 |  |
| 99 | CY7C910-99DMB | D18 | Military |
|  | CY7C910-99LMB | L67 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | 1,2,3 |
| $\mathrm{V}_{\text {OL }}$ | 1,2,3 |
| $\mathrm{V}_{\text {IH }}$ | 1,2,3 |
| $\mathrm{V}_{\text {IL }}$ Max. | 1,2,3 |
| $\mathrm{I}_{\mathrm{IH}}$ | 1,2,3 |
| IIL | 1,2,3 |
| $\mathrm{IOH}^{\text {I }}$ | 1,2,3 |
| IOL | 1,2,3 |
| $\mathrm{I}_{\mathrm{OZ}}$ | 1,2,3 |
| ISC | 1,2,3 |
| $\mathrm{I}_{\mathrm{CC}}$ | 1,2,3 |
| $\mathrm{I}_{\mathrm{CC} 1}$ | 1,2,3 |

## Clock Requirements

| Parameters | Subgroups |
| :---: | :---: |
| Minimum Clock LOW | $7,8,9,10,11$ |

## Combinational Propagation Delays

| Parameters | Subgroups |
| :--- | :---: |
| From D0-D11 to Y | $7,8,9,10,11$ |
| From I0-I3 to Y | $7,8,9,10,11$ |
| From I0-I3 to $\overline{\text { PL, } \overline{\text { VECT, MAP }}} \mathbf{7 , 8 , 9 , 1 0 , 1 1}$ |  |
| From $\overline{\text { CC }}$ to Y | $7,8,9,10,11$ |
| From $\overline{\text { CCEN }}$ to Y | $7,8,9,10,11$ |
| From CP (I $=8,9,15$ ) to $\overline{\text { FULL }}$ | $7,8,9,10,11$ |
| From CP (All Other I) to Y | $7,8,9,10,11$ |
| From CP (All Other I) to $\overline{\mathrm{FULL}}$ | $7,8,9,10,11$ |

Document \#: 38-00016-B

Minimum Set-up and Hold Times

| Parameters | Subgroups |
| :--- | :---: |
| DI $\rightarrow$ RC Set-up Time | $7,8,9,10,11$ |
| DI $\rightarrow$ RC Hold Time | $7,8,9,10,11$ |
| DI $\rightarrow$ MPC Set-up Time | $7,8,9,10,11$ |
| DI $\rightarrow$ MPC Hold Time | $7,8,9,10,11$ |
| I0-I3 Set-up Time | $7,8,9,10,11$ |
| I0-I3 Hold Time | $7,8,9,10,11$ |
| $\overline{\text { CC Set-up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { CC }}$ Hold Time | $7,8,9,10,11$ |
| $\overline{\text { CCEN Set-up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { CCEN Hold Time }}$ | $7,8,9,10,11$ |
| CI Set-up Time | $7,8,9,10,11$ |
| CI Hold Time | $7,8,9,10,11$ |
| $\overline{\text { RLD Set-up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { RLD }}$ Hold Time | $7,8,9,10,11$ |

## Features

- Fast
- CY7C9101-30 has a 30 ns (max.) clock cycle (commercial)
- CY7C9101-35 has a 35 ns (max.) clock cycle (military)
- Low Power
- ICC (max. at $10 \mathrm{MHz})=60 \mathrm{~mA}$ (commercial)
- ICC (max. at $10 \mathrm{MHz})=85 \mathrm{~mA}$ (military)
- $\mathbf{V}_{\mathrm{CC}}$ Margin
$-5 V \pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- Replaces four 2901's with carry look-ahead logic
- Eight Function ALU
- Performs three arithmetic and five logical operations on two 16-bit operands
- Expandable
- Infinitely expandable in 16-bit increments
- Four Status Flags
- Carry, overflow, negative, zero
- ESD Protection
- Capable of withstanding greater than 2000V static discharge voltage
- Pin compatible and functionally equivalent to AM29C101


## Functional Description

The CY7C9101 is a high-speed, expandable, 16 -bit wide ALU slice which can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY7C9101 is basic, yet so versatile that it can emulate the ALU of almost any digital computer.

The CY7C9101, as shown in the block diagram, consists of a 16 -word by 16-bit dual-port RAM register file, a 16-bit ALU, and the necessary data manipulation and control logic.
The function performed is determined by the nine-bit instruction word ( $\mathrm{I}_{8}$ to $\mathrm{I}_{0}$ ) which is usually input via a microinstruction register.
The CY7C9101 is expandable in 16-bit increments, has three-state data outputs as well as flag outputs, and can implement either a full look-ahead carry or a ripple carry.
The CY7C9101 is a pin compatible, functional equivalent of the Am29C101 with improved performance. The 7C9101 replaces four 2901's and includes on-chip carry look-ahead logic.
Fabricated in an advanced 1.2 micron CMOS process, the 7C9101 eliminates latchup, has ESD protection greater than 2000 V , and achieves superior performance with low power dissipation.


Top View


CY7C9101 Pinout for 68PGA

$$
\mathrm{NC}=\mathrm{No} \text { Connect }
$$

Top View

## Selection Guide

|  |  | 7C91 |
| :--- | :--- | :--- |
| Minimum Clock <br> Cycle (ns) | Commercial | 30 |
|  | Military | 35 |
|  | Commercial | 60 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied ........................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground
Potential . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State. . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current into Outputs (Low)
30 mA

## Pin Definitions

| Signal <br> Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{3} \mathbf{0}$ | I | RAM Address A. This 4-bit address word selects one of the 16 registers in the register file for output on the (internal) A-port. |
| $\mathrm{B}_{3-0}$ | I | RAM Address B. This 4-bit address word selects one of the 16 registers in the register file for output on the (internal) B-port. When data is written back to the register file, this is the destination address. |
| $\mathrm{I}_{8-0}$ | I | Instruction Word. This nine-bit word is decoded to determine the ALU data sources ( $\mathrm{I}_{0,1,2}$ ), the ALU operation ( $\mathrm{I}_{3,4,5}$ ), and the data to be written to the Q-register or register file ( $\mathbf{I}_{6,7}, 8$ ). |
| $\mathrm{D}_{15-0}$ | I | Direct Data Input. This 16 -bit data word may be selected by the $\mathrm{I}_{0,1,2}$ lines as an input to the ALU. |
| $\mathrm{Y}_{15-0}$ | I | Data Output. These are three-state data output lines which, when enabled, output either the ALU result or the data in the A latch, as determined by the code on $\mathrm{I}_{6,7,8}$. |
| $\overline{\mathrm{OE}}$ | I | Output Enable. This is an active LOW input which controls the $\mathrm{Y}_{15-0}$ outputs. A HIGH level on this signal places the output drivers at the high impedance state. |
| CP | I | Clock. The LOW level of CP is used to write data to the RAM register file. A HIGH level of CP writes data from the dual port RAM to the A and $B$ latches. The operation of the $Q$ register is similar; data is entered into the master latch on the LOW level of CP and transferred from master to slave during $\mathrm{CP}=\mathrm{HIGH}$. |
| Q15, |  | These two lines are bidirectional and are |
| $\mathrm{RAM}_{15}$ | /O | controlled by $\mathrm{I}_{6,7,8}$. They are three-state output drivers connected to the TTL compatible CMOS inputs. |

Static Discharge Voltage . . . .
(Per MIL-STD-883 Method 30.
Latchup Current (Outputs) . . . . .
Operating Range

| Range | Ambient <br> Temperature |
| :--- | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |


| Note: |
| :--- |
| 1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature. |


| Signal I/O <br> Name | Description |
| :--- | :--- |

$\mathrm{Q}_{15}$, Output Mode: When the destination
RAM $_{15}$ I/O $\mathrm{I}_{6,7,8}$ indicates a left shift (UP) opet
(Cont.) three-state outputs are enabled and $\mathbf{t}$ the Q register is output on the $\mathrm{Q}_{15} \mathrm{pi}$ likewise, the MSB of the ALU outpu: output on the RAM 15 pin.
Input Mode: When the destination co a right shift (DOWN), the pins are th inputs to the MSB of the Q register an RAM, respectively.
$Q_{0}, \quad$ These two lines are bidirectional and $f$
$\mathrm{RAM}_{0} \mathrm{I} / \mathrm{O}$ similarly to the $\mathrm{Q}_{15}$ and $\mathrm{RAM}_{15}$ lines. and RAM $_{0}$ lines are the LSB of the $\mathrm{Q}_{1}$ and the RAM.
$\mathrm{C}_{\mathrm{n}} \quad$ I Carry In. The carry in to the internal $f$
$\mathrm{C}_{\mathrm{n}}+16 \quad$ O Carry Out. The carry out from the inte
$\overline{\mathrm{G}}, \overline{\mathbf{P}} \quad \mathrm{O}$ Carry Generate, Carry Propagate. Out the ALU which may be used to perforn look-ahead operation over the 16 -bits ol ALU.
OVR O Overflow. This signal is the logical exch of the carry-in and carry-out of the MSI ALU. This indicates when the result of 1 operation exceeded the capacity of the $n$ two's complement number range. It is $v \varepsilon$ for the sign bit.
$\mathrm{F}=0 \quad \mathrm{O}$ Zero Detect. Open drain output which g HIGH when the data on outputs ( $\mathrm{F}_{15-0}$ ) LOW. It indicates that the result of an A operation is zero (positive logic assumed)
$\mathrm{F}_{15} \quad$ O Sign. The MSB of the ALU output.

## Functional Tables

Table 1. ALU Source Operand Control

| Mnemonic | Micro Code |  |  | ALU Source <br> Operands |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{I}_{\mathbf{2}}$ | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{0}}$ | Octal <br> Code | R | S |
|  | L | L | L | 0 | A | Q |
| AB | L | L | H | 1 | A | B |
| ZQ | L | H | L | 2 | O | Q |
| ZB | L | H | H | 3 | O | B |
| ZA | H | L | L | 4 | O | A |
| DA | H | L | H | 5 | D | A |
| DQ | H | H | L | 6 | D | Q |
| DZ | H | H | H | 7 | D | O |

Table 2. ALU Function Control

| Mnemonic | Micro Code |  |  |  | ALU <br> Function | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | $\mathrm{I}_{3}$ | Octal Code |  |  |
| ADD | L | L | L | 0 | R Plus S | $\mathbf{R}+\mathbf{S}$ |
| SUBR | L | L | H | 1 | S Minus R | $\mathbf{S}-\mathrm{R}$ |
| SUBS | L | H | L | 2 | R Minus S | $\mathbf{R}-\mathbf{S}$ |
| OR | L | H | H | 3 | R OR S | R V S |
| AND | H | L | L | 4 | R AND S | $\mathrm{R} \wedge \mathrm{S}$ |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | $\bar{R} \wedge S$ |
| EXOR | H | H | L | 6 | R EX-OR S | $R \forall S$ |
| EXNOR | H | H | H | 7 | R EX-NOR S | $\bar{R} \forall \mathrm{~S}$ |

Table 3. ALU Destination Control

| Mnemonic | Micro Code |  |  |  | RAM Function |  | Q-Reg. <br> Function |  | $\underset{\text { Output }}{\mathbf{Y}}$ | RAM <br> Shifter |  | Q Shifter |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{8}$ | $\mathrm{I}_{7}$ | I6 | Octal Code | Shift | Load | Shift | Load |  | RAM0 | RAM ${ }_{15}$ | $\mathbf{Q}_{0}$ | Q15 |
| QREG | L | L | L | 0 | X | None | None | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | X | X | X | X |
| NOP | L | L | H | 1 | X | None | X | None | F | X | X | X | X |
| RAMA | L | H | L | 2 | None | $\mathrm{F} \rightarrow \mathrm{B}$ | X | None | A | X | X | X | X |
| RAMF | L | H | H | 3 | None | $\mathrm{F} \rightarrow \mathrm{B}$ | X | None | F | X | X | X | X |
| RAMQD | H | L | L | 4 | DOWN | $\mathrm{F} / 2 \rightarrow \mathrm{~B}$ | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $\mathrm{Q}_{0}$ | $\mathrm{IN}_{15}$ |
| RAMD | H | L | H | 5 | DOWN | $\mathrm{F} / 2 \rightarrow \mathrm{~B}$ | X | None | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $\mathrm{Q}_{0}$ | X |
| RAMQU | H | H | L | 6 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{15}$ | $\mathrm{IN}_{0}$ | $\mathrm{Q}_{15}$ |
| RAMU | H | H | H | 7 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | None | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{15}$ | X | $\mathrm{Q}_{15}$ |

$\mathbf{X}=$ Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.
$\mathbf{A}=$ Register Addressed by $\mathbf{A}$ inputs.
$B=$ Register Addressed by $\mathbf{B}$ inputs.
UP is toward MSB, DOWN is toward LSB.
Table 4. Source Operand and ALU Function Matrix

|  | $\mathrm{I}_{210}$ Octal | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ALU Source |  |  |  |  |  |  |  |  |
| $\begin{gathered} \text { Octal } \\ \mathbf{I}_{543} \\ \hline \end{gathered}$ | ALU <br> Function | A, Q | A, B | O, Q | O, B | O, A | D, A | D, Q | D, O |
| 0 | $\mathbf{C}_{\mathbf{n}}=\mathbf{L}$ <br> R plus $\mathbf{S}$ <br> $C_{n}=\mathbf{H}$ | $\begin{gathered} \mathrm{A}+\mathrm{Q} \\ \mathrm{~A}+\mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} \mathrm{A}+\mathrm{B} \\ \mathrm{~A}+\mathrm{B}+1 \end{gathered}$ | $\begin{gathered} \mathrm{Q} \\ \mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} \text { B } \\ \mathbf{B}+1 \end{gathered}$ | $\begin{gathered} \mathbf{A} \\ \mathbf{A}+1 \end{gathered}$ | $\begin{gathered} \mathbf{D}+\mathbf{A} \\ \mathrm{D}+\mathrm{A}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D}+\mathrm{Q} \\ \mathrm{D}+\mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{D}+1 \end{gathered}$ |
| 1 | $\begin{aligned} & \mathbf{C}_{\mathbf{n}}=\mathbf{L} \\ & S \text { minus } R \\ & \mathbf{C}_{\mathbf{n}}=\mathbf{H} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{Q}-\mathrm{A}-1 \\ \mathrm{Q}-\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathrm{B}-\mathrm{A}-1 \\ \mathrm{~B}-\mathrm{A} \\ \hline \end{gathered}$ | $\bar{Q}-1$ <br> Q | $\overline{B-1}$ | $\mathrm{A}-1$ <br> A | $\begin{gathered} \mathrm{A}-\mathrm{D}-1 \\ \mathrm{~A}-\mathrm{D} \end{gathered}$ | $\begin{gathered} \mathrm{Q}-\mathrm{D}-1 \\ \mathrm{Q}-\mathrm{D} \\ \hline \end{gathered}$ | $\begin{gathered} -\mathrm{D}-1 \\ -\mathrm{D} \end{gathered}$ |
| 2 | $\mathbf{C}_{\mathbf{n}}=\mathbf{L}$ <br> R minus $S$ $\mathbf{C}_{\mathbf{n}}=\mathbf{H}$ | $\begin{gathered} \mathrm{A}-\mathrm{Q}-1 \\ \mathrm{~A}-\mathrm{Q} \\ \hline \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -Q-1 \\ -Q \\ \hline \end{gathered}$ | $\begin{gathered} -\mathrm{B}-1 \\ -\mathrm{B} \end{gathered}$ | $\begin{gathered} -\mathbf{A}-1 \\ -\mathbf{A} \\ \hline \end{gathered}$ | $\begin{gathered} \mathbf{D}-\mathbf{A}-1 \\ \mathbf{D}-\mathbf{A} \end{gathered}$ | $\begin{gathered} \mathrm{D}-\mathrm{Q}-1 \\ \mathrm{D}-\mathrm{Q} \end{gathered}$ | $\begin{gathered} \mathrm{D}-1 \\ \mathrm{D} \end{gathered}$ |
| 3 | R OR S | $A \vee Q$ | $A \vee B$ | Q | B | A | DVA | D $\vee Q$ | D |
| 4 | R AND S | $\mathrm{A} \wedge \mathrm{Q}$ | $A \wedge B$ | 0 | 0 | 0 | D $\wedge$ A | D $\wedge$ Q | 0 |
| 5 | $\overline{\mathrm{R}}$ AND S | $\overline{\mathrm{A}} \wedge \mathrm{Q}$ | $\overline{\mathrm{A}} \wedge \mathrm{B}$ | Q | B | A | $\overline{\mathrm{D}} \wedge \mathrm{A}$ | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | R EX-OR S | $A \forall Q$ | $A \forall B$ | Q | B | A | $D \forall A$ | $D \forall Q$ | D |
| 7 | R EX-NOR S | $\bar{A} \forall \mathrm{Q}$ | $\bar{A} \forall \bar{B}$ | $\overline{\mathbf{Q}}$ | $\overline{\mathrm{B}}$ | $\overline{\mathrm{A}}$ | $\overline{\mathrm{D} \forall \mathrm{A}}$ | $\overline{\mathrm{D} \forall \mathrm{Q}}$ | $\overline{\mathrm{D}}$ |

[^27]
## Description of Architecture

## General Description

The 7C9101 block diagram is shown in Figure 1. Detailed block diagrams show the operation of specific sections as described below. The device is a 16 -bit slice consisting of a register file (16-word by 16 -bit dual port RAM), the ALU, the Q-register and the necessary control logic. It is expandable in 16-bit increments.

## Register File

The dual port RAM is addressed by two 4-bit address fields ( $\mathbf{A}_{3-0}$ and $\mathbf{B}_{3-0}$ ) which cause the data to simultaneously appear at the $\mathbf{A}$ or $\mathbf{B}$ (internal) ports. Both the A and $B$ addresses may be identical; in this case, the same data will appear at both the A and B ports.
Data to be written to RAM is applied to the D inputs of the 7C9101 and is passed (unchanged) through the ALU to the RAM location specified by the B-address word. New data is written into the RAM by specifying a $B$ address
while RAM write enable (RAM EN) is active and the clock input is LOW. RAM EN is an internal signal decoded from the signals $I_{6, ~ 7, ~ 8 . ~ A s ~ s h o w n ~ b e l o w, ~ e a c h ~ o f ~ t h e ~} 16$ RAM inputs is driven by a three-input multiplexer that allows the ALU output ( $\mathrm{F}_{15-0}$ ) to be shifted one bit position to the left, right, or not shifted. The RAM 15 and RAM $_{0}$ I/O pins are also inputs to the 16 -bit, 3 -input multiplexer.
During the left shift (upshift) operation, the RAM 15 output buffer and RAM ${ }_{0}$ input multiplexer are enabled. For the down shift (right) operation, the RAM 0 output buffer and the RAM 15 input multiplexer are enabled.
The A and B outputs of the RAM drive separate 16 -bit latches that are enabled (track the RAM data) when the clock is HIGH. The outputs of the A latch go to three multiplexers which feed the two ALU inputs ( $\mathrm{R}_{15-0}$ and $\mathrm{S}_{15-0}$ ) and the chip output ( $\mathrm{Y}_{15-0}$ ). The B latch outputs are directed to the multiplexer which feeds the $S$ input to the ALU.


0079-4
Figure 2. Register File

## Description of Architecture (Continued)

## Q-Register

The Q-register is mainly intended for use as a separate working register for multiplication and division routines. It may also function as an accumulator or temporary storage register. Sixteen master-slave latches are used to implement the Q-register. As shown below, the Q-register inputs are driven by the outputs of the Q -shifter (sixteen 3-input mul-
tiplexers, under the control of $\mathrm{I}_{6,7}, 8$ ). The function of the Q-register input multiplexers is to allow the ALU output ( $\mathrm{F}_{15-0}$ ) to be either shifted left, right, or directly entered into the master latches. The $Q_{15}$ and $Q_{0}$ pins ( $I / O$ ) function similarly to the RAM $_{15}$ and RAM $_{0}$ pins described earlier. Data is entered into the master latches when the clock is LOW and transferred to the slave (output) at the clock LOW to HIGH transition.


Figure 3. Q-Register

## Description of Architecture (Continued)

## ALU (Arithmetic Logic Unit)

The ALU can perform three arithmetic and five logical operations on the two 16-bit input operands, $R$ and $S$. The R-input multiplexer selects between data from the RAM $A$-port and data at the external data input, $\mathrm{D}_{15-0}$. The S-input multiplexer selects between data from the RAM A-port, the RAM B-port, and the Q-register. The R and S multiplexers are controlled by the $\mathrm{I}_{0,1,2}$ inputs as shown in Table 1. The $R$ and $S$ input multiplexers each have an "inhibit capability," offering a state where no data is passed. This is equivalent to a source operand consisting of all zeroes. The R and S ALU source multiplexers are configured to allow eight pairs of combinations of $A, B, D, Q$, and " 0 " to be selected as ALU input operands.

The ALU functions, which are controlled by $I_{3,4,5}$, are shown in Table 2. Carry lookahead logic is resident on the

7C9101, using the ALU inputs carry in $\left(\mathrm{C}_{\mathrm{n}}\right)$ and the ALU outputs carry propagate $(\overline{\mathbf{P}})$, carry generate $(\overline{\mathbf{G}})$, carry out ( $\mathrm{C}_{\mathrm{n}}+16$ ), and overflow to implement carry lookahead arithmetic and determine if arithmetic overflow has occurred. Note that the carry in $\left(\mathrm{C}_{\mathrm{n}}\right)$ signal affects the arithmetic result and internal flags; it has no effect on the logical operations.
Control signals $\mathrm{I}_{6,7,8}$ route the ALU data output ( $\mathrm{F}_{15-0}$ ) to the RAM, the Q-register inputs, and the Y-outputs as shown in Table 3. The ALU result MSB ( $\mathrm{F}_{15}$ ) is output so the user may examine the sign bit without needing to enable the three-state outputs. The $\mathrm{F}=0$ output, used for zero detection, is HIGH when all bits of the F output are LOW. It is an open drain output which may be wire OR'ed across multiple 7C9101 processor slices.


Figure 4. ALU

## Description of Architecture (Continued)

Table 5. ALU Logic Mode Functions

| Octal $\mathbf{I}_{543}, \mathbf{I}_{210}$ | Group | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 40 \\ & 41 \\ & 45 \\ & 46 \end{aligned}$ | AND | $A \wedge Q$ <br> $A \wedge B$ <br> D $\wedge \mathrm{A}$ <br> $D \wedge Q$ |
| $\begin{aligned} & 30 \\ & 31 \\ & 35 \\ & 36 \\ & \hline \end{aligned}$ | OR | $A \vee Q$ <br> $A \vee B$ <br> D $\vee \mathrm{A}$ <br> D $\vee \mathrm{Q}$ |
| $\begin{aligned} & 60 \\ & 61 \\ & 65 \\ & 66 \end{aligned}$ | EX-OR | $\begin{aligned} & A \forall Q \\ & A \forall B \\ & D \forall A \\ & D \forall Q \end{aligned}$ |
| $\begin{aligned} & 70 \\ & 71 \\ & 75 \\ & 76 \end{aligned}$ | EX-NOR | $\frac{\overline{A \forall Q}}{\overline{A \forall B}} \overline{\overline{D \forall A}}$ |
| $\begin{aligned} & 72 \\ & 73 \\ & 74 \\ & 77 \end{aligned}$ | INVERT | $\begin{aligned} & \overline{\mathbf{Q}} \\ & \overline{\mathrm{B}} \\ & \overline{\mathrm{~A}} \\ & \overline{\mathrm{D}} \end{aligned}$ |
| $\begin{aligned} & 62 \\ & 63 \\ & 64 \\ & 67 \end{aligned}$ | PASS | $\begin{aligned} & \mathbf{Q} \\ & \mathbf{B} \\ & \mathbf{A} \\ & \mathbf{D} \end{aligned}$ |
| $\begin{array}{r} 32 \\ 33 \\ 34 \\ 37 \end{array}$ | PASS | $\begin{aligned} & \mathbf{Q} \\ & \mathbf{B} \\ & \mathbf{A} \\ & \mathbf{D} \end{aligned}$ |
| $\begin{aligned} & 42 \\ & 43 \\ & 44 \\ & 47 \end{aligned}$ | "ZERO" | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| $\begin{aligned} & 50 \\ & 51 \\ & 55 \\ & 56 \end{aligned}$ | MASK | $\begin{aligned} & \overline{\mathbf{A}} \wedge \mathbf{Q} \\ & \bar{A} \wedge B \\ & \bar{D} \wedge \mathbf{A} \\ & \bar{D} \wedge Q \end{aligned}$ |

Table 6. ALU Arithmetic Mode Functions

| Octal $\mathrm{I}_{543}, \mathrm{I}_{210}$ | $\mathbf{C}_{\mathbf{n}}=0$ (Low) |  | $\mathrm{C}_{\mathrm{n}}=1$ (High) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Group | Function | Group | Function |
| $\begin{aligned} & 00 \\ & 01 \\ & 05 \\ & 06 \end{aligned}$ | ADD | $\begin{aligned} & \mathrm{A}+\mathrm{Q} \\ & \mathrm{~A}+\mathrm{B} \\ & \mathrm{D}+\mathrm{A} \\ & \mathrm{D}+\mathrm{Q} \end{aligned}$ | ADD plus one | $\begin{aligned} & \mathbf{A}+\mathbf{Q}+1 \\ & \mathbf{A}+\mathbf{B}+1 \\ & \mathrm{D}+\mathbf{A}+1 \\ & \mathrm{D}+\mathrm{Q}+1 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 02 \\ & 03 \\ & 04 \\ & 07 \end{aligned}$ | PASS | $\begin{aligned} & \text { Q } \\ & \text { B } \\ & \text { A } \\ & \text { D } \end{aligned}$ | Increment | $\begin{aligned} & \mathrm{Q}+1 \\ & \mathrm{~B}+1 \\ & \mathrm{~A}+1 \\ & \mathrm{D}+1 \end{aligned}$ |
| $\begin{aligned} & 12 \\ & 13 \\ & 14 \\ & 27 \end{aligned}$ | Decrement | $\begin{aligned} & \mathrm{Q}-1 \\ & \mathrm{~B}-1 \\ & \mathrm{~A}-1 \\ & \mathrm{D}-1 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 22 \\ & 23 \\ & 24 \\ & 17 \end{aligned}$ | 1's Comp. | $\begin{aligned} & -\mathrm{Q}-1 \\ & -\mathrm{B}-1 \\ & -\mathrm{A}-1 \\ & -\mathrm{D}-1 \end{aligned}$ | 2's Comp. <br> (Negate) | $\begin{aligned} & -\mathrm{Q} \\ & -\mathrm{B} \\ & -\mathrm{A} \\ & -\mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 10 \\ & 11 \\ & 15 \\ & 16 \\ & 20 \\ & 21 \\ & 25 \\ & 26 \end{aligned}$ | Subtract (1's Comp.) | $\begin{aligned} & \mathrm{Q}-\mathrm{A}-1 \\ & \mathrm{~B}-\mathrm{A}-1 \\ & \mathrm{~A}-\mathrm{D}-1 \\ & \mathrm{Q}-\mathrm{D}-1 \\ & \mathrm{~A}-\mathrm{Q}-1 \\ & \mathrm{~A}-\mathbf{B}-1 \\ & \mathrm{D}-\mathrm{A}-1 \\ & \mathrm{D}-\mathrm{Q}-1 \\ & \hline \end{aligned}$ | Subtract (2's Comp.) | $\begin{aligned} & \mathrm{Q}-\mathrm{A} \\ & \mathrm{~B}-\mathrm{A} \\ & \mathrm{~A}-\mathrm{D} \\ & \mathrm{Q}-\mathrm{D} \\ & \mathrm{~A}-\mathrm{Q} \\ & \mathrm{~A}-\mathrm{B} \\ & \mathrm{D}-\mathrm{A} \\ & \mathrm{D}-\mathrm{Q} \end{aligned}$ |

## Conventional Addition and Pass-Increment/

## Decrement

When the carry-in is HIGH and either a conventional addition or a PASS operation is performed, one (1) is added to the result. If the DECREMENT operation is performed when the carry-in is LOW, the value of the operand is reduced by one. However, when the same operation is performed when the carry-in is HIGH, it nullifies the DECREMENT operation so that the result is equivalent to the PASS operation. In logical operations, the carry-in ( $\mathrm{C}_{\mathrm{n}}$ ) will not affect the ALU output.

## Subtraction

Recall that in two's complement integer coding -1 is equal to all ones and that in one's complement integer coding zero is equal to all ones. To convert a positive integer to its two's complement (negative) equivalent, invert (complement) the number and add 1 to it; i.e., $\mathrm{TWC}=\mathrm{ONC}+1$. In Table 6 the symbol $-Q$ represents the two's complement of $Q$ so that the one's complement of $Q$ is then $-\mathrm{Q}-1$.

Electrical Characteristics Over Commercial and Military Operating Rangel ${ }^{[4]}$
$\mathrm{V}_{\mathrm{CC}}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ Max. $=5.5 \mathrm{~V}$

| Parameters | Description |  | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathbf{I}_{\mathrm{OH}}=-3.4 \mathrm{~mA} \end{aligned}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current |  | $\begin{aligned} & \mathbf{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathbf{V}_{\mathrm{CC}}=\mathrm{Max} . \end{aligned}$ | $-10$ | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IOH}_{\mathrm{OH}}$ | Output HIGH Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V} \end{aligned}$ | -3.4 |  | mA |
| IOL | Output LOW Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | 16 |  | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current |  | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | -40 | +40 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ISC | Output Short Cir | Current ${ }^{[1]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ |  | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)^{[2]}$ | Supply Current <br> (Quiescent) | Commercial | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ or |  | 30 |  |
|  |  | Military | $\mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{OE}}=\mathrm{HIGH}$ |  | 35 |  |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)^{[2]}$ | Supply Current <br> (Quiescent) | Commercial | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq 0.4 \mathrm{~V}$ or |  | 25 | mA |
|  |  | Military | $3.85 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{OE}}=\mathrm{HIGH}$ |  | 30 | mA |
| $\mathrm{I}_{\mathrm{CC}}(\text { Max. })^{[2]}$ | Supply Current | Commercial | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz} ; \\ & \overline{\mathrm{OE}}=\mathrm{HIGH} \end{aligned}$ |  | 60 | mA |
|  |  | Military |  |  | 85 |  |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 |  |  |

## Notes:

1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
2. Two quiescent figures are given for different input voltage ranges. To calculate $I_{C C}$ at any given frequency, use $I_{C C}\left(Q_{1}\right)+I_{C C}(A . C$.) where $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)$ is shown above and $\mathrm{I}_{\mathrm{CC}}(\mathrm{A} . \mathrm{C})=.(3 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for the Commercial temperature range. $\mathrm{I}_{\mathrm{CC}}(\mathrm{A} . \mathrm{C})=$. $(5 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for Military temperature range.
3. Tested initially and after any design or process changes that may affect these parameters.
4. See the last page of this specification for Group A subgroup testing information.

## Output Loads used for AC Performance Characteristics



0079-9

## All Outputs except Open Drain

## Notes:

1. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitance.
2. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.


Open Drain ( $\mathbf{F}=0$ )

Table 7. Logic Functions for CARRY and OVERFLOW Conditions

| I543 | Function | $\overline{\mathbf{P}}$ | $\overline{\mathbf{G}}$ | $\mathrm{C}_{\mathrm{n}}+16$ | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{R}+\mathrm{S}$ | $\overline{\mathbf{P}_{0}-\mathrm{P}_{15}}$ | $\mathrm{G}_{15}+\frac{\mathrm{P}_{15} \mathrm{G}_{14}+\mathbf{P}_{15} \mathbf{P}_{14} \mathrm{G}_{13}+}{\ldots+\mathrm{P}_{1-15} \mathrm{G}_{0}}$ | $\mathrm{C}_{16}$ | $\mathrm{C}_{16} \forall \mathrm{C}_{15}$ |
| 1. | S-R | $\leftarrow$ | Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{R}}_{\mathrm{i}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions |  |  |
| 2 | $\mathrm{R}-\mathrm{S}$ | $\leftarrow$ | Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{S}_{\mathrm{i}}}$ for $\mathrm{S}_{\mathrm{i}}$ in definitions |  |  |
| 3 | R $\vee$ S | HIGH | HIGH | LOW | LOW |
| 4 | $R \wedge S$ |  |  |  |  |
| 5 | $\bar{R} \wedge S$ |  |  |  |  |
| 6 | $R \forall S$ |  |  |  |  |
| 7 | $\overline{\mathrm{R} \forall \mathrm{S}}$ |  |  |  |  |

Definitions: $+=\mathbf{O R}$
$\mathbf{P}_{0-15}=\mathbf{P}_{15} \mathbf{P}_{14} \mathbf{P}_{13} \mathbf{P}_{12} \mathbf{P}_{11} \mathbf{P}_{10} \mathbf{P}_{9} \mathbf{P}_{8} \mathbf{P}_{7} \mathbf{P}_{6} \mathbf{P}_{5} \mathbf{P}_{4} \mathbf{P}_{3} \mathbf{P}_{2} \mathbf{P}_{1} \mathbf{P}_{0}$
$\mathbf{P}_{0}=\mathbf{R}_{0}+\mathbf{S}_{0}$
$\mathbf{P}_{1}=\mathbf{R}_{1}+\mathbf{S}_{2}$
$\mathrm{P}_{2}=\mathrm{R}_{2}+\mathrm{S}_{2}$
$\mathbf{P}_{3}=\mathbf{R}_{3}+\mathbf{S}_{3}$, etc.
$G_{0-15}=G_{15} G_{14} G_{13} G_{12} G_{11} G_{10} G_{9} G_{8} G_{7} G_{6} G_{5} G_{4} G_{3} G_{2} G_{1} G_{0}$
$\mathrm{G}_{0}=\mathrm{R}_{0} \mathrm{~S}_{0}$
$\mathrm{G}_{1}=\mathrm{R}_{1} \mathrm{~S}_{1}$
$\mathrm{G}_{2}=\mathrm{R}_{2} \mathrm{~S}_{2}$
$\mathrm{G}_{3}=\mathrm{R}_{3} \mathrm{~S}_{3}$, etc.
$\mathrm{C}_{16}=\mathrm{G}_{15}+\mathrm{P}_{15} \mathrm{G}_{14}+\mathrm{P}_{15} \mathrm{P}_{14} \mathrm{G}_{13}+\ldots+\mathrm{P}_{0-15} \mathrm{C}_{\mathrm{n}}$
$\mathrm{C}_{15}=\mathrm{G}_{14}+\mathrm{P}_{14} \mathrm{G}_{13}+\mathrm{P}_{14} \mathrm{P}_{13} \mathrm{G}_{12}+\ldots+\mathrm{P}_{0-14} \mathrm{C}_{\mathrm{n}}$

## CY7C9101-30 and CY7C9101-40 Guaranteed

## Commercial Range AC Performance

## Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ and Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in ranoseconds and are measured between the 1.5 V signal lev:1s. The inputs switch between 0 V and 3 V with signal tranition rates of 1 V per nanosecond. All outputs have maxinum DC current loads. See also loading circuit informaion.
'his data applies to parts with the following numbers:
决C9101-30PC
CY7C9101-30DC CY7C9101-30LC
CY7C9101-30JC CY7C9101-30GC CY7C9101-40JC CY7C9101-40GC
:Y7C9101-40PC CY7C9101-40DC CY7C9101-40LC

Jombinational Propagation Delays. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| $\frac{\text { To Output }}{\text { From Input }}$ | Y |  | $\mathrm{F}_{15}$ |  | $\mathrm{C}_{\mathrm{n}}+16$ |  | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | $\mathbf{F}=0$ |  | OVR |  | $\begin{gathered} \mathbf{R A M}_{0} \\ \mathbf{R A M}_{15} \end{gathered}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C9101- | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 |
| A, B Address | 37 | 47 | 36 | 47 | 35 | 44 | 32 | 41 | 35 | 46 | 32 | 42 | 32 | 40 | - | - |
| D | 29 | 34 | 28 | 34 | 25 | 32 | 25 | 30 | 29 | 36 | 21 | 26 | 27 | 33 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 22 | 27 | 22 | 27 | 20 | 25 | - | - | 22 | 26 | 22 | 26 | 24 | 30 | - | - |
| $\underline{0_{0,1,2}}$ | 32 | 40 | 32 | 40 | 30 | 38 | 28 | 36 | 34 | 42 | 26 | 32 | 27 | 35 | - | - |
| [3,4,5 | 34 | 43 | 33 | 42 | 33 | 42 | 27 | 35 | 34 | 40 | 32 | 42 | 29 | 38 | - | - |
| [6, 7, 8 | 19 | 22 | - | - | - | - | - | - | - | - | - | - | 22 | 26 | 22 | 26 |
| $\begin{aligned} & 4 \text { Bypass ALU } \\ & I=2 X X) \end{aligned}$ | 25 | 30 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Iock $\sim$ | 31 | 40 | 30 | 39 | 30 | 38 | 27 | 34 | 28 | 37 | 27 | 34 | 27 | 35 | 20 | 23 |

Cycle Time and Clock Characteristics

| CY7C9101- | $\mathbf{3 0}$ | 40 |
| :--- | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to <br> end of cycle). | 30 ns | 40 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I $=432$ or 632 ) | 33 MHz | 25 MHz |
| Minimum Clock LOW Time | 20 ns | 25 ns |
| Minimum Clock HIGH Time | 10 ns | 15 ns |
| Minimum Clock Period | 30 ns | 40 ns |

Set-Up and Hold Times Relative to Clock (CP) Input ${ }^{[1]}$


## Output Enable/Disable Times

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY7C9101-30 | $\overline{\mathrm{OE}}$ | Y | 18 | 16 |
| CY7C9101-40 | $\overline{\mathrm{OE}}$ | Y | 22 | 19 |

## Notes:

1. A dash indicates a propagation delay path or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
3. Source addresses must be stable prior to the clock $H \rightarrow \mathrm{~L}$ transition to allow time to access the source data before the latches close. The A address may then be changed. The $\mathbf{B}$ address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $\mathrm{L} \rightarrow \mathrm{H}$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.

## Cycle Time and Clock Characteristics ${ }^{[5]}$

| CY7C9101- | 35 | 45 |
| :--- | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to <br> end of cycle). | 35 ns | 45 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I $=432$ or 632 ) | 28 MHz | 22 MHz |
| Minimum Clock LOW Time | 23 ns | 28 ns |
| Minimum Clock HIGH Time | 12 ns | 17 ns |
| Minimum Clock Period | 35 ns | 45 ns |

## CY7C9101-35 and CY7C9101-45 Guaranteed Military Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads. See also loading circuit information.

This data applies to parts with the following numbers:
CY7C9101-35DMB CY7C9101-35LMB CY7C9101-35GMB
CY7C9101-45DMB CY7C9101-45LMB CY7C9101-45GMB
Combinational Propagation Delays $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}^{[5]}$

| $\begin{array}{\|c\|} \hline \text { To Output } \\ \hline \text { From Input } \end{array}$ | Y |  | F15 |  | $\mathrm{C}_{\mathrm{n}}+16$ |  | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\begin{aligned} & \text { RAM0 }_{0} \\ & \text { RAM15 } \end{aligned}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C9101- | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 |
| A, B Address | 41 | 52 | 40 | 51 | 38 | 48 | 37 | 45 | 40 | 48 | 36 | 46 | 36 | 43 | - | - |
| D | 31 | 37 | 31 | 36 | 29 | 36 | 28 | 32 | 33 | 40 | 23 | 32 | 30 | 35 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 25 | 30 | 24 | 29 | 23 | 27 | - | - | 24 | 29 | 23 | 27 | 26 | 31 | - | - |
| $\mathrm{I}_{0,1,2}$ | 36 | 44 | 35 | 43 | 33 | 41 | 31 | 38 | 38 | 46 | 29 | 38 | 30 | 38 | - | - |
| $\mathrm{I}_{3,4,5}$ | 38 | 48 | 37 | 47 | 37 | 46 | 31 | 38 | 38 | 45 | 36 | 45 | 33 | 41 | - | - |
| $\mathrm{I}_{6,7,8}$ | 21 | 24 | - | - | - | - | - | - | - | - | - | - | 24 | 28 | 24 | 28 |
| $\begin{aligned} & \text { A Bypass ALU } \\ & (\mathrm{I}=2 \mathrm{XX}) \end{aligned}$ | 28 | 33 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Clock ${ }^{-}$ | 35 | 44 | 34 | 43 | 34 | 42 | 30 | 37 | 34 | 40 | 28 | 38 | 30 | 37 | 21 | 25 |

## Set-Up and Hold Times Relative to Clock (CP) Input ${ }^{[1,5]}$

| Input |  |  | Hold Time After $\mathrm{H} \rightarrow \mathrm{L}$ |  | Set-Up Time Before $\mathbf{L} \rightarrow \mathbf{H}$ |  | $\begin{gathered} \text { Hold Time } \\ \text { After } L \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C9101- | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 |
| A, B Source Address | 12 | 17 | $3{ }^{[3]}$ | 3[3] | $35[4]$ | 45[4] | 0 | 0 |
| B Destination Address | 12 | 17 | $\leftarrow$ | Do | $\mathrm{ge}^{[2]}$ |  | 1 | 1 |
| D | - | - | - | - | 25 | 30 | 0 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 19 | 24 | 0 | 0 |
| $\mathrm{I}_{0,1,2}$ | - | - | - | - | 30 | 37 | 0 | 0 |
| I ${ }_{3,4,5}$ | - | - | - | 一 | 33 | 40 | 0 | 0 |
| $\mathrm{I}_{6,7,8}$ | 12 | 16 | $\leftarrow$ |  | ge[2] |  | 0 | 0 |
| $\mathrm{RAM}_{0}, \mathrm{RAM}_{15}, \mathrm{Q}_{0}, \mathrm{Q}_{15}$ | - | - | - | - | 13 | 15 | 1 | 1 |

## Output Enable/Disable Times ${ }^{[5]}$

Jutput disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY7C9101-35 | $\overline{\mathrm{OE}}$ | Y | 20 | 17 |
| CY7C9101-45 | $\overline{\mathrm{OE}}$ | Y | 23 | 20 |

Totes:
A dash indicates a propagation delay path or set-up time constraint does not exist.
Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
3. Source addresses must be stable prior to the clock $H \rightarrow L$ transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.
5. See the last page of this specification for Group A subgroup testing information.

## Applications

## Minimum Cycle Time Calculations for 16-Bit Systems

Speeds used in calculations for parts other than CY7C9101 and CY7C910 are representative for available MSI parts.


0079-15
Pipelined System, Add without Simultaneous Shift

CY7C245
CY7C901
Register

Data Loop
Clock to Output A, B to Y, $\mathrm{C}_{\mathrm{n}}+16$, OVR Setup

|  | Control Loop |
| :--- | :--- |
| CY7C245 | Clock to Output |
| MUX | Select to Output |
| CY7C910 | CC to Output |
| CY7C245 | Access Time |


| 12 |
| :---: |
| 37 |
| 4 |
| 53 ns |

Control Loop

| Clock to Output | 12 |
| :--- | :--- |
| Select to Output | 12 |
| CC to Output | 22 |
| Access Time | $\underline{20}$ |
|  |  |

Minimum Clock Period $=66 \mathrm{~ns}$


0079-13
Pipelined System, Simultaneous Add and Shift Down (RIGHT)

CY7C245
CY7C9101 .
XOR and MUX
CY7C9101

Data Loop
Clock to Output
A, B to Y, $\mathrm{C}_{\mathrm{n}+16,}$ OVR
Prop. Delay, Select
to Output
RAM ${ }_{15}$ Setup

CY7C245
MUX
CY7C910
CY7C245

Control Loop
$\begin{array}{lc}\text { Clock to Output } & 12 \\ \text { Select to Output } & 12 \\ \text { CC to Output } & 22 \\ \text { Access Time } & \underline{20} \\ & \end{array}$

## Typical DC and AC Characteristics




OUTPUT SOURCE CURRENT vs. VOLTAGE






NORMALIZED ICC
vs. FREQUENCY


0079-14

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CY7C9101-30 PC | P29 | Commercial |
|  | CY7C9101-30 LC | L81 |  |
|  | CY7C9101-30 JC | J81 |  |
|  | CY7C9101-30 DC | D30 |  |
| 40 | CY7C9101-30 GC | G68 |  |
|  | CY7C9101-40 PC | P29 |  |
|  | CY7C9101-40 LC | L81 |  |
|  | CY7C9101-40 JC | J81 |  |
|  | CY7C9101-40 DC | D30 |  |
| 35 | CY7C9101-40 GC | G68 |  |
|  | CY7C9101-35 LMB | L81 | Military |
|  | CY7C9101-35 DMB | D30 |  |
| 45 | CY7C9101-35 GMB | G68 |  |
|  | CY7C9101-45 LMB | L81 |  |
|  | CY7C9101-45 DMB | D30 |  |
|  | CY7C9101-45 GMB | G68 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| V $_{\mathrm{OH}}$ | $1,2,3$ |
| V $_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{IOZ}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{Q} 1)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{Q} 2)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{Max})$. | $1,2,3$ |

## Combinational Propagation Delays

| Parameters | Subgroups |
| :--- | :---: |
| From A, B Address to Y | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{F}_{15}$ | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{C}_{\mathrm{n}}+16$ | $7,8,9,10,11$ |
| From A, B Address to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{F}=0$ | $7,8,9,10,11$ |
| From A, B Address to OVR | $7,8,9,10,11$ |
| From A, B Address to RAM |  |
| From D to Y | $7,8,9,10,11$ |
| From D to $\mathrm{F}_{15}$ | $7,8,9,10,11$ |
| From D to $\mathrm{C}_{\mathrm{n}}+16$ | $7,8,9,10,11$ |
| From D to $\overline{\mathrm{G}, \overline{\mathrm{P}}}$ | $7,8,9,10,11$ |
| From D to $\mathrm{F}=0$ | $7,8,9,10,11$ |
| From D to OVR | $7,8,9,10,11$ |
| From D to RAM |  |
| From $\mathrm{C}_{\mathrm{n}}$ to Y | $7,8,9,10,11$ |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{15}$ | $7,8,9,10,11$ |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}}+16$ | $7,8,9,10,11$ |

Combinational Propagation Delays (Continued)

| Parameters | Subgroups |
| :---: | :---: |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to OVR | 7,8,9,10,11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{RAM}_{0,15}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}_{15}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{C}_{\mathrm{n}+16}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to OVR | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{RAM}_{0,15}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}_{15}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{C}_{\mathrm{n}+16}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\overline{\mathrm{G}}, \overline{\mathbf{P}}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From I 345 to OVR | 7,8,9,10,11 |
| From $\mathrm{I}_{345}$ to RAM ${ }_{0,15}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to Y | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to RAM ${ }_{0,15}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{678}$ to $\mathrm{Q}_{0,15}$ | 7,8,9,10,11 |
| From A Bypass ALU to Y $(I=2 X X)$ | 7,8,9,10,11 |
| From Clock $\sim$ to Y | 7,8,9,10,11 |
| From Clock to $\mathrm{F}_{15}$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\mathrm{C}_{\mathrm{n}+16}$ | 7,8,9,10,11 |
| From Clock $\sim$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7,8,9,10,11 |
| From Clock - to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From Clock $\sim$ to OVR | 7,8,9,10,11 |
| From Clock $\sim$ to RAM ${ }_{0,15}$ | 7,8,9,10,11 |
| From Clock to $\mathrm{Q}_{0,15}$ | 7,8,9,10,11 |

Set-up and Hold Times Relative to Clock (CP) Input

| Parameters | Subgroups |
| :--- | :---: |
| A, B Source Address <br> Set-up Time Before $\mathrm{H} \rightarrow \mathrm{L}$ | $7,8,9,10,11$ |
| A, B Source Address <br> Hold Time After $\mathrm{H} \rightarrow \mathrm{L}$ | $7,8,9,10,11$ |
| A, B Source Address <br> Set-up Time Before $\mathrm{L} \rightarrow \mathrm{H}$ | $7,8,9,10,11$ |
| A, B Source Address <br> Hold Time After $\mathrm{L} \rightarrow \mathrm{H}$ | $7,8,9,10,11$ |
| B Destination Address <br> Set-upTime Before $\mathrm{H} \rightarrow \mathrm{L}$ | $7,8,9,10,11$ |
| B Destination Address <br> Hold Time After H $\rightarrow \mathrm{L}$ | $7,8,9,10,11$ |
| B Destination Address <br> Set-upTime Before $\mathrm{L} \rightarrow \mathrm{H}$ | $7,8,9,10,11$ |
| B Destination Address <br> Hold Time After L $\rightarrow \mathrm{H}$ | $7,8,9,10,11$ |
| D Set-up Time Before $\mathrm{L} \rightarrow \mathrm{H}$ | $7,8,9,10,11$ |


| Parameters | Subgroups |
| :---: | :---: |
| D Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{n}}$ Set-up Time Before $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{C}_{\mathrm{n}}$ Hold Time After $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{012}$ Set-up Time Before $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{012}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{345}$ Set-up Time Before $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{345}$ Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Set-up Time Before $\mathrm{H} \rightarrow \mathrm{L}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Hold Time After $\mathrm{H} \rightarrow \mathrm{L}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Set-up Time Before $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| $\mathrm{I}_{678}$ Hold Time After $\mathrm{L} \rightarrow \mathrm{H}$ | 7,8,9,10,11 |
| RAM $_{0}$, RAM $_{15}, \mathrm{Q}_{0}, \mathrm{Q}_{15}$ <br> Set-up Time Before $\mathbf{L} \rightarrow \mathbf{H}$ | 7,8,9,10,11 |
| RAM $_{0}$, RAM $_{15}, \mathrm{Q}_{0}, \mathrm{Q}_{15}$ <br> Hold Time After L $\rightarrow \mathrm{H}$ | 7,8,9,10,11 |

Document \# : 38-00017-B

## Features

- Fast
- 35 ns worst case propagation delay, I to Y
- Low power CMOS
$-I_{C C}(\max$. at 10 MHz$)=$ 145 mA (commercial)
$-I_{C C}($ max. static) $=68 \mathrm{~mA}$ (commercial)
- $V_{C C}$ margin
- 5V $\pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- Instruction set and architecture optimized for high speed controller applications
- CY7C9117 separate I/O
- One and two operand arithmetic and logical operations
- Bit manipulation, field insertion/extraction instructions
- Eleven types of instructions
- Immediate instruction capability
- 16-bit barrel shifter capability
- 32-word x 16-bit register file
- 8-bit status register
- Four ALU status bits
- Link bit and three user definable status bits
- ESD protection
- Capable of withstanding greater than 2001V static discharge voltage
- Pin compatible and functionally equivalent to 29116, 29116A, 29C116, 29117, 29117A, 29C117


## Functional Description

The CY7C9115, CY7C9116 and CY7C9117 are high speed 16 -bit microprogrammed Arithmetic and Logic Units, (ALU).
The architecture and instruction set of the devices are optimized for peripheral controller applications such as disk controllers, graphics controllers, communications controllers, and modems.


Figure 1. CY7C9115, CY7C9116 Block Diagram


Figure 2. CY7C9117 Block Diagram

## Jelection Guide

|  |  | $\begin{aligned} & 7 \mathrm{C} 9115-35 \\ & 7 \mathrm{C} 9116-35 \\ & 7 \mathrm{C} 9117.35 \end{aligned}$ | 7C9115-40,45 7C9116-40,45 7C9117-40, 45 | $\begin{array}{r} 7 \mathrm{C} 9115-65 \\ 7 \mathrm{C} 9116-65 \\ 7 \mathrm{C} 9117-65 \\ \hline \end{array}$ | $\begin{aligned} & 7 \mathrm{C} 9115-79 \\ & 7 \mathrm{C} 9116-79 \\ & \text { 7C9117-79 } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Worst Case I-Y <br> Propagation Delay (ns) | Commercial | 35 | 45 | 65 |  |
|  | Military |  | 40 | 65 | 79 |
| Maximum Operating Current @ 10 MHz (mA) | Commercial | 145 | 145 | 145 |  |
|  | Military |  | 166 | 166 | 166 |

Functional Description (Continued)

When used with the CY7C517 multiplier, the CY7C9115, CY7C9116 and CY7C9117 also support microprogrammed processor applications.
The CY7C9115, CY7C9116 and CY7C9117 are shown in the block diagram, consists of a 32 -word by 16 -bit singleport RAM register file, a 16 -bit arithmetic unit and logic unit, an instruction latch and decoder, a data latch, an accumulator register, a 16 -bit barrel shifter, a priority encoder, a status register, a condition code generator and multiplexer, and three-state output buffers.
The instruction set of the CY7C9115, CY7C9116 and CY7C9117 can be divided into eleven instruction types: single-operand, two-operand, single-bit shifts, rotate and merge, rotate and compare, rotate by n-bits, bit oriented
instructions, prioritize, Cyclic Redundancy Check (CRC), status, and NO-OP. Instruction execution occurs in a single clock cycle except for Immediate Instructions, which require two clock cycles to execute.
The CY7C9116 and CY7C9117 are pin compatible, functional equivalent of the industry standard 29116, 29116A, $29 \mathrm{C} 116,29117,29117 \mathrm{~A}, 29 \mathrm{C} 117$ with improved performance.
Fabricated in an advanced 1.2 micron, two-level metal CMOS process, the CY7C9115, CY7C9116 and
CY7C9117 eliminates latchup, has ESD protection greater than 2001 V , and achieves superior performance with low power dissipation.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Tem | ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Ambient Temperature with |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground |  |
| Potential. | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State. | $-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}$ |
| DC Input Voltage | -3.0 V to +7.0 V |
| utpu |  |

Static Discharge Voltage ......................... $>2001 \mathrm{~V}$
(Per MIL-STD-883 Method 3015)
Latchup Current (Outputs). . . . . . . . . . . . . . . . $>200 \mathrm{~mA}$

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Note:

1. $T_{A}$ is the "instant on" case temperature.

## Pin Configurations CY7C9115, CY7C9116


Top View

0085-3

> 7C9115 PLCC 7C9116 LCC


0085-22
PLCC

Top View


Top View

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## Description of Architecture

The CY7C9115, CY7C9116 and CY7C9117 are 16-bit microprogrammed arithmetic and logic units comprised of the following sections (see block diagram):

- 32 Word x 16-Bit Register File
- Data Latch
- Instruction Latch and Decoder
- Accumulator
- Logic Unit with a 16-bit Barrel Shift Capability
- Arithmetic Unit
- Priority Encoder
- Condition Code Generator and Multiplexer
- Status Register
- Output Buffers


## 32-Word x 16-Bit Register File

The 32 -word $\times 16$-bit register file is a single port RAM with a 16 -bit latch at the output. The latch is transparent while CP is HIGH and latched when CP is LOW. If IEN is LOW and the current instruction specifies the RAM at its destination, data is written into the RAM while CP is LOW. Word instructions write into all 16-bits of the RAM word addressed; byte instructions write into only the lower eight bits.
Use of an external multiplexer on five of the instruction inputs makes it possible to select separate read and write addresses for the same NON-IMMEDIATE instruction. Immediate Instructions do not allow this two-address operation for the 7C9115 and 7C9116. The 7C9117 does support two-address Immediate Instructions.

## Data Latch

The data latch holds the 16 -bit input to the CY7C9115, CY7C9116 and CY7C9117 from the Y (bidirectional) bus for the 7C9115 and 7C9116 and the data bus for the 7C9117. When DLE is HIGH, the latch is transparent, it is latched when DLE is LOW.

## Instruction Latch and Decoder

The 16 -bit instruction latch is always transparent, except when Immediate Instructions are executed. The Instruction Decoder decodes the instruction inputs into the internal signals which control the CY7C9115, CY7C9116 and CY7C9117. All instructions other than Immediate Instructions execute in a single clock cycle.
Execution of Immediate Instructions takes two clock cycles. During the first clock cycle, the Instruction Decoder identifies the instruction as an Immediate Instruction and the Instruction Latch captures the instruction at the instruction inputs. For Immediate Instructions, the data at the instruction inputs during the second clock cycle is used as one of the operands for the Immediate Instruction specified during the first clock cycle. Upon completion of the Immediate Instruction (the end of the second clock cycle), the Instruction Latch again becomes transparent.

## Accumulator

The accumulator is a 16-bit edge triggered register. If the $\overline{\text { IEN }}$ is LOW and the current instruction specifies the accumulator as its destination, the accumulator accepts $Y$ input
data at the clock LOW to HIGH transition. Word instructions write into all 16 bits of the accumulator, byte instructions write into the lower eight bits.

## 16-Bit Barrel Shifter

The barrel shifter can rotate data input to it from either the register file, the accumulator, or the data latch from 0 to 15 bit positions. In word mode, the barrel shifter rotates a 16-bit word; in byte mode, it only affects the lower eight bits. The barrel shifter is used as one of the ALU inputs.

## Arithmetic and Logic Unit

The CY7C9115, CY7C9116 and the CY7C9117 have an arithmetic unit and a logic unit. The arithmetic unit is capable of operating on one or two operands while the logic unit is capable of operating on one, two or three operands. The two units in parallel are able to execute the one and two operand instructions such as pass, complement, two's complement, add, subtract, AND, OR, EXOR, NAND, NOR, and EXNOR. Three operand instructions include rotate/merge and rotate/masked compare. There are three data types supported by the CY7C9115, CY7C9116 and CY7C9117; bit, byte, and 16-bit word.
All arithmetic and logic unit operations can be performed in either word or byte mode, with byte instructions performed only on the lower eight bits.
Three status output are generated by the arithmetic unit: carry (C), negative (N), and overflow (OVR). A zero flag $(\mathrm{Z})$ detects a zero condition, though this flag is not generated by the arithmetic unit or the logic unit. These flags are generated in either word or byte mode, as appropriate.
The arithmetic unit uses full carry look-ahead across all 16 bits during arithmetic operations. The carry input to the arithmetic unit comes from the carry multiplexer, which can select either zero, one, or a stored carry bit (QC) from the status register. Multiprecision arithmetic uses QC as the carry input.

## Priority Encoder

The priority encoder generates a binary-weighted code based on the location of the highest order ONE in its input word or byte. The operand to be prioritized may be AND-ed with a mask to eliminate certain bits from the priority encoding. This masking is performed by the logic unit.
In word mode, the output is a binary one if bit 15 is the first (unmasked) HIGH encountered, a binary two if bit 14 is the first HIGH and so on. If bit 0 is the only HIGH, the output of the priority encoder is binary 16 . If no bits are HIGH, a binary zero is output.
In byte mode, only bits 7 through 0 are examined. Bit 7 HIGH produces a binary one, bit 6 a binary two, and so on. If bit 0 is the only HIGH, a binary eight is output; if no bits are HIGH, a binary zero is output.

## Condition Code Generator and Multiplexer

The twelve condition code test signals are generated in this section. The multiplexer selects one of these twelve and places it at the CT output. The multiplexer is addressed by either using the Test Instruction or by using the bidirec-

## Description of Architecture (Continued)

tional $T$ bus as an input. The test instruction specifies the test condition to be placed at the CT output, but it does not allow an ALU operation at the same time. Using the $T$ bus as input, the CY7C9115, CY7C9116 and CY7C9117 may simultaneously test and execute an instruction. The test instruction lines ( $\mathrm{I}_{4-0}$ ) take precedence over $\mathrm{T}_{4-1}$ for testing status.

## Status Register

The 8-bit status word is held by the status register. The status register is updated at the end of all instructions except NO-OP, Save Status, and Test Status, provided the status register enable ( $\overline{\mathrm{SRE}}$ ) and instruction enable ( $\overline{\text { IEN }}$ ) are both LOW. The status register is inhibited from changing if either $\overline{\text { SRE }}$ or IEN are HIGH.
The lower four status bits are the ALU status: OVR (overflow), N (negative), C (carry), and Z (zero). The upper four bits are a link bit and three user-defined status bits (Flag1, Flag2, Flag3).
As stated above, when $\overline{\text { IEN }}$ and $\overline{\text { SRE }}$ are LOW, the status register is updated at the end of all instructions other than NO-OP, Save Status, and Test Status. The lower four status bits are updated under the above conditions, with the additional exception of when IEN and SRE are LOW and the Status Set/Reset instruction is performed on the upper four bits. When IEN and SRE are LOW, the upper four status bits are only changed during their corresponding Status Set/Reset instructions and during Status Load instructions in word mode. The Link-Status bit is also updated after every shift instruction.
The status register can be loaded via the internal Y bus; it can also be selected as a source for the internal Y bus. Loading the status register in word mode updates all eight bits of the status register. In byte mode, only the lower four bits are updated.
Using the status register as a source in the word mode loads all eight bits into the lower byte of the destination; the upper byte is zero-filled. In byte mode, the status register loads the lower byte of the destination; however the upper byte is unchanged. Interrupt and subroutine processing is facilitated by this store/load combination, which allows saving and restoring the status register. The lower four bits of the status register can be read directly by outputting them to the $\mathrm{T}_{4-1}$ outputs. These outputs are enabled when $\mathrm{OE}_{\mathrm{T}}$ is HIGH.

## Output Buffers

Two sets of bidirectional buses exist on the CY7C9115 and CY7C9116. The bidirectional $Y$ bus ( 16 bits) is controlled by $\overline{\mathrm{OE}}_{Y}$. The three state outputs are enabled when $\overline{\mathrm{OE}}_{Y}$ is LOW, they are at high impedance when $\overline{O E}_{Y}$ is HIGH. This will allow data to be input to the data latch from the zxternal world. The second bidirectional bus is the four-bit $\Gamma$ bus. These three state buffers are enabled by a HIGH on $\boldsymbol{O} \mathrm{E}_{\mathrm{T}}$, which will output the internal ALU status bits OVR, $\mathrm{N}, \mathrm{C}, \mathrm{Z}$ ). If $\mathrm{OE}_{\mathrm{T}}$ is LOW, the T outputs are at high mpedance, and a test condition can be input on the $T$ bus o determine the CT output.
The 7C9117 has separate Y bus output and Data Input uses. All other pins are functionally equivalent to the C9115 and 7C9116.

## Pin Definitions

| Signal $1 / O$ | Description |
| :--- | :--- |
| Name |  |

Y 15-0 I/O Data Input/Output. These bidirectional lines are used to directly load the 16 -bit data latch when $\overline{\mathrm{OE}}_{Y}$ is HIGH. When $\overline{\mathrm{OE}}_{Y}$ is LOW, the arithmetic unit or the logic unit output data is output on $\mathrm{Y}_{15-0}$.
$\mathrm{I}_{15-0} \quad$ I Instruction Word. This 16-bit word selects the functions performed by the 7C9116. These lines are also used to input data when executing Immediate Instructions.
T4-1 I/O Status Input/Output. These bidirectional pins are used to output the lower four status bits ( $O V_{R}$, $\mathrm{N}, \mathrm{C}$, and Z ) when $\mathrm{OE}_{\mathrm{T}}$ is HIGH. When $\mathrm{OE}_{\mathrm{T}}$ is LOW, these lines are used as inputs to generate the conditional test (CT) output.
CT O Conditional Test. One of twelve condition code signals is selected by the condition code multiplexer to be placed on the CT output.
CT $=$ HIGH for a pass condition; CT $=$ LOW for a fail condition.
DLE I Data Latch Enable. The 16-bit data latch is transparent when DLE is HIGH and latched when DLE is LOW.
$\overline{\text { IEN }}$ I Instruction Enable. The following occurs with IEN LOW: Data may be written into the RAM when the clock is LOW, the Accumulator can accept data during the clock LOW to HIGH transition, and the Status Register can be updated when $\overline{\text { SRE }}$ is LOW. If $\overline{\text { IEN }}$ is HIGH, CT is disabled as a function of the instruction inputs. IEN should be LOW during the first half of the first cycle of Immediate Instructions.
$\overline{\text { SRE }} \quad$ I Status Register Enable. The Status Register is updated at the end of all instructions except NOOP, Save Status, and Test Status when SRE and IEN are both LOW. The Status Register is inhibited from changing when either $\overline{S R E}$ or $\overline{I E N}$ are HIGH.
$\overline{\mathrm{OE}}_{\mathrm{Y}} \quad$ I Y Output Enable. This controls the 16-bit $\mathrm{Y}_{15-0}$ I/O port. When $\overline{\mathrm{O}}_{\mathrm{Y}}$ is LOW, the Y-outputs are enabled, when $\overline{\mathrm{OE}}_{\mathrm{Y}}$ is HIGH, the Y outputs are disabled (high impedance).
$\mathrm{OE}_{\mathrm{T}} \quad$ I T Output Enable. The four bit T outputs are enabled when $\mathrm{OE}_{\mathrm{T}}$ is HIGH: they are disabled (high impedance) when $\mathrm{OE}_{\mathrm{T}}$ is LOW.
CP I Clock Pulse. The RAM output latch is transparent when CP is HIGH; the RAM output is latched when CP goes LOW. If IEN is LOW and the current instruction specifies the RAM as the destination, then data is written into the RAM while CP is LOW. If IEN is LOW, the Accumulator and Status Register will accept data at the clock LOW to HIGH transition. The instruction latch becomes transparent upon exiting an Immediate Instruction during a LOW to HIGH clock transition.
$\mathrm{D}_{15-0}$ I These input lines are used to directly load the data latch.
$\mathrm{Y}_{15-0}$ I/O These output lines are used to present the arithmetic unit or the logic unit output when $\overline{\mathrm{OE}}_{\mathrm{Y}}$ is LOW. (CY7C9117 Y $15-0$ and output only)

## Instruction Set

The instruction set of the CY7C9115, CY7C9116 and CY7C9117 is optimized for peripheral controller applications. It features: Bit Set, Bit Reset, Bit Test, Rotate and Merge, Rotate and Compare, and Cyclic-RedundancyCheck (CRC) generation, in addition to standard Single- or Two-Operand logical and arithmetic instructions. A single clock cycle will execute all but the Immediate Instructions which take 2 clock cycles.
The CY7C9115, CY7C9116 and CY7C9117 can operate in three different data modes: bit, byte and word ( 16 bits). The LSB of the word is used for Byte Mode. Also in Byte Mode when the status register is specified as the destination, only the LSH (OVR, N, C, Z) of the register is
updated. Save Status and Test Status instructions do not change the status register. During Test Status instructions the Y-bus (or D-bus for the CY7C9117) is undefined; the result is in the CT output.
The eleven instruction types outlined below are described in detail on the following pages.

| Single-Operand | Rotate and Compare |
| :--- | :--- |
| Two-Operand | Prioritize |
| Single Bit Shift | CRC |
| Rotate and Merge | Status |
| Bit-Oriented | No-Op |
| Rotate by n Bits |  |

Tw-Operand
Single Bit Shift
Rotate and Merge
Rotate by n Bits

Rotate and Compare
Prioritize
CRC
No-Op

Table 1. Operand Source-Destination Combinations

| Instruction Type | Operand Combinations (Note 1) |  |  |
| :---: | :---: | :---: | :---: |
| Single OperandSORSONR | Source (R/S) |  | Destination |
|  | RAM A D D | Note 2) <br> C <br> E) <br> E) | $\begin{gathered} \text { RAM } \\ \text { ACC } \\ \text { Y Bus } \\ \text { Status } \\ \text { ACC and } \\ \text { Status } \end{gathered}$ |
| Two Operand TOR1 TOR2 TONR | Source (R) | Source (S) | Destination |
|  | $\begin{gathered} \text { RAM } \\ \text { RAM } \\ \text { D } \\ \text { D } \\ \text { ACC } \\ \hline \text { D } \\ \hline \end{gathered}$ | $\begin{gathered} \text { ACC } \\ \text { I } \\ \text { RAM } \\ \text { ACC } \\ \text { I } \\ \text { I } \\ \hline \end{gathered}$ | RAM <br> ACC <br> Y Bus <br> Status ACC and Status |
| Single Bit Shift <br> SHFTR <br> SHFTNR | Source (U) |  | Destination |
|  | $\begin{gathered} \hline \text { RAM } \\ \text { ACC } \\ \text { ACC } \\ \text { D } \\ \text { D } \\ \text { D } \\ \hline \end{gathered}$ |  | RAM <br> ACC <br> Y Bus <br> RAM <br> ACC <br> Y Bus |
| Rotate n Bits ROTR1 ROTR2 ROTNR | Source (U) |  | Destination |
|  | $\begin{gathered} \text { RAM } \\ \text { ACC } \\ \text { D } \end{gathered}$ |  | RAM ACC Y Bus |
| Bit Oriented <br> BOR1 <br> BOR2 <br> BONR | Source (R/S) |  | Destination |
|  | $\begin{gathered} \text { RAM } \\ \text { ACC } \\ \text { D } \end{gathered}$ |  | RAM ACC Y Bus |
| Rotate and Merge ROTM ROTC | Rotated <br> Source (U) | Mask (S) | Non-Rotated Source/ <br> Destination (R) |
|  | D | I | ACC |
|  | D | RAM | ACC |
|  | D | I | RAM |
|  | D | ACC | RAM |
|  | ACC <br> RAM | $\begin{aligned} & \mathbf{I} \\ & \mathbf{I} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { ACC } \end{aligned}$ |

## Notes:

1. If there is no division between the R/S operand or SOURCE and DESTINATION, the two are a given pair. If a division exists, any combination is possible.
2. RAM cannot be used as source when both ACC and STATUS are designated as a DESTINATION.
3. OPERAND and MASK must be different sources.

| Instruction Type | Operand Combinations (Note 1) |  |  |
| :---: | :---: | :---: | :---: |
| Rotate and Compare <br> CDAI <br> CDRI <br> CDRA <br> CRAI | Rotated Source (U) | Mask (S) | Non-Rotated Source/ <br> Destination (R) |
|  | $\begin{gathered} \text { D } \\ \mathbf{D} \\ \mathbf{D} \\ \text { RAM } \end{gathered}$ | $\begin{gathered} \mathbf{I} \\ \mathbf{I} \\ \text { ACC } \\ \text { I } \end{gathered}$ | ACC <br> RAM <br> RAM <br> ACC |
| Prioritize (Note 3) <br> PRT1 <br> PRT2 <br> PRTNR | Source (R) | Mask (S) | Destination |
|  | $\begin{gathered} \hline \text { RAM } \\ \text { ACC } \\ \text { D } \end{gathered}$ | $\begin{gathered} \text { RAM } \\ \text { ACC } \\ \text { I } \\ 0 \end{gathered}$ | RAM ACC Y Bus |
| Cyclic Redundancy Check CRCF CRCR | Data In | Destination | Polynominal |
|  | QLINK RAM |  | ACC |
| No Operation NOOP |  | - |  |
| Set Reset Status <br> SETST <br> RSTST <br> SVSTR <br> SVSTNR <br> TEST | Bits Affected |  |  |
|  |  | OVR, N, C <br> LINK <br> Flag1 <br> Flag2 <br> Flag3 |  |
| Store Status | Source |  | Destination |
|  | Status |  | RAM <br> ACC <br> Y Bus |
| Status Load | Source (R) | Source (S) | Destination |
|  | $\begin{gathered} \hline \mathrm{D} \\ \mathrm{ACC} \\ \mathrm{D} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{ACC} \\ \mathrm{I} \\ \mathrm{I} \\ \hline \end{gathered}$ | Status Status and ACC |
| Test Status | Test Condition (CT) |  |  |
|  | $\begin{gathered} (\mathrm{N} \oplus \mathrm{OVR})+\mathrm{Z} \\ \mathrm{~N} \oplus \mathrm{OVR} \\ \mathrm{Z} \\ \text { OVR } \\ \text { Low } \\ \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{Z}+\overline{\mathbf{C}} \\ \mathrm{N} \\ \text { LINK } \\ \text { Flag1 } \\ \text { Flag2 } \\ \text { Flag3 } \\ \hline \end{gathered}$ |

CY7C9115

SEMICONDUCTOR

## Instruction Set (Continued)

$\overline{\mathrm{OE}}_{\mathrm{Y}}$ is assumed LOW for all cases, allowing ALU outputs on the Y - or D-bus.
Instructions are individually distinguished by using OP-CODES and 2 assigned quadrant bits. Four quadrants, 0 to 3, have been assigned to each instruction type in order to ease groupings of instructions and addressing modes.

## Single Operand Instructions

Each Single Operand Instruction contains four designators:

1. Mode (Byte or Word)
2. Opcode
3. Source
4. Address or Destination

These designators are divided into two basic categories,

The instruction formats shown below are unique for each category. In both cases the desired operation, controlled by the instruction inputs, is performed on the source with the result either placed on the Y-bus or stored in the destination or both. The functions of Extending Sign Bit (D(SE)) and Binary Zero ( $\mathrm{D}(\mathrm{OE})$ ) over 16 bits in the Word Mode are available for cases where 8 -bit to 16 -bit conversion is necessary. The functions performed using Single Operand instructions update the LSB of the Status Register (OVR, N, C, Z) but do not effect the MSB (FLAG1, FLAG2, FLAG3, LINK). Single Operation instructions are limited when both the ACC and Status Register are the destination, the source cannot be RAM. those which use RAM addresses and those that do not.

Single Operand Field Definitions


Single Operand Instruction Set


Notes:

1. Instruction mnemonic.
2. $\mathrm{R}=$ Source; $\mathbf{S}=$ Source; Dest $=$ Destination.
3. $\mathbf{B}=$ Byte Mode, $\mathbf{W}=$ Word Mode.
4. Status is destination,
5. Quadrant subdivides instuctions into categories.
Status $i \leftarrow$ Yi $i=0$ to 3 (byte mode)

$$
\mathrm{i}=0 \text { to } 7 \text { (word mode) }
$$

Y Bus and Status

| Instruction | Opcode | Description | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SOR } \\ & \text { SONR } \end{aligned}$ | COMP | $\overline{\text { SCR }} \rightarrow$ Dest | $\begin{aligned} & 1=W \\ & 0=B \end{aligned}$ | $\mathrm{Y} \rightarrow \overline{\text { SRC }}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | INC | SCR + $1 \rightarrow$ Dest |  | $\mathrm{Y} \rightarrow \mathrm{SRC}+1$ | NC | NC | NC | NC | U | U | U | U |
|  | MOVE | SCR $\rightarrow$ Dest |  | $\mathrm{Y} \rightarrow$ SRC | NC | NC | NC | NC | 0 | U | 0 | U |
|  | NEG | $\overline{\text { SCR }}+1 \rightarrow$ Dest |  | $\mathrm{Y} \rightarrow$ SRC + 1 | NC | NC | NC | NC | U | U | U | U |


| $\mathbf{S R C}=$ Source | $\mathrm{NC}=$ No Change | $1=$ Set |
| :--- | :--- | :--- |
| $\mathrm{U}=$ Update | $0=$ Reset | $\mathrm{i}=0$ to 15 when not specified |

## Instruction Set (Continued)

Each Two Operand Instruction is constructed of 5 fields:

1. Mode (Byte or Word)
2. Opcode
3. R Source
4. S Source
5. Address or Destination

These instructions are further divided into those using RAM addresses and those that do not. The first type uses two formats which differ only by quadrant designator.

Functions are performed on the specified $R$ and $S$ sources and results are stored in the specified destination and/or placed on the Y-bus. Arithmetic functions update the least significant nibble of the Status Register (OVR, N, C, Z) while logical functions affect only the $\mathbf{N}$ and $\mathbf{Z}$ bits. Execution of logical functions clear the OVR and $C$ bits of the Status Register.

Two Operand Field Definitions



Two Operand Instruction Set

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Instruction \& B/W \& Quad \& \& \& \(\mathbf{R}^{[1]}\) \& \(S^{[1]}\) \& Dest \({ }^{[1]}\) \& \multicolumn{3}{|c|}{Opcode} \& \multicolumn{2}{|l|}{RAM Address} \\
\hline TOR1 \& \[
\begin{aligned}
\& 0=\mathbf{B} \\
\& 1=W
\end{aligned}
\] \& 00 \& 000
001
001
1000
1010
101
1100
111
111 \& \(\begin{array}{ll} \\ 0 \& \text { TORAA } \\ 1 \& \text { TORIA } \\ 1 \& \text { TODRA } \\ 0 \& \text { TORAY } \\ 1 \& \text { TORIY } \\ 1 \& \text { TODRY } \\ 0 \& \text { TORAR } \\ 1 \& \text { TORIR } \\ 1 \& \text { TODRR }\end{array}\) \& \begin{tabular}{l}
RAM \\
RAM \\
D \\
RAM \\
RAM \\
D \\
RAM \\
RAM \\
D
\end{tabular} \& \begin{tabular}{l}
ACC \\
I \\
RAM \\
ACC \\
I \\
RAM \\
ACC \\
I \\
RAM
\end{tabular} \& \begin{tabular}{l}
ACC \\
ACC \\
ACC \\
Y Bus \\
Y Bus \\
Y Bus \\
RAM \\
RAM \\
RAM
\end{tabular} \& 000
000
001
001
010
010

011
011
1000
100
101

101 \& \begin{tabular}{l}
SUBR <br>
SUBRC[2] <br>
SUBS <br>
SUBSC ${ }^{[2]}$ <br>
ADD <br>
ADDC <br>
AND <br>
NAND <br>
EXOR <br>
NOR <br>
OR <br>
EXNOR

 \& 

$\mathbf{S}$ minus $\mathbf{R}$ <br>
$\mathbf{S}$ minus $\mathbf{R}$ <br>
with carry <br>
$\mathbf{R}$ minus S <br>
$R$ minus $S$ <br>
with carry <br>
R plus $S$ <br>
$R$ plus $S$ <br>
with carry <br>
R•S <br>
$\overline{\mathrm{R} \cdot \mathrm{S}}$ <br>
$R \oplus S$ <br>
$\overline{\mathbf{R}+\mathbf{S}}$ <br>
$\mathbf{R}+\mathbf{S}$ <br>
$\bar{R} \oplus \mathbf{S}$

\end{tabular} \& \[

$$
\begin{array}{cc}
00000 & \mathrm{R} 00 \\
\text { 11111 } & \text { R31 }
\end{array}
$$
\] \& RAM Reg 00 RAM Reg 31 <br>

\hline Instruction \& B/W \& Quad \& \& \& $\mathbf{R}^{[1]}$ \& S[1] \& Dest ${ }^{[1]}$ \& \& Opcode \& \& RAM A \& Address <br>

\hline TOR2 \& $$
\begin{aligned}
& 0=\mathbf{B} \\
& 1=W
\end{aligned}
$$ \& 10 \& 000

001

010 \& TODAR TOAIR TODIR \& $$
\begin{aligned}
& \mathrm{D} \\
& \mathrm{ACC} \\
& \mathrm{D}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \text { ACC } \\
& \text { I } \\
& \text { I }
\end{aligned}
$$
\] \& RAM RAM RAM \& 0000

000
001
001
010
010

011
011
1000
100
101

101 \& \begin{tabular}{l}
SUBR <br>
SUBRC[2] <br>
SUBS <br>
SUBSC ${ }^{[2]}$ <br>
ADD <br>
ADDC <br>
AND <br>
NAND <br>
EXOR <br>
NOR <br>
OR <br>
EXNOR

 \& 

S minus $\mathbf{R}$ <br>
$\mathbf{S}$ minus $\mathbf{R}$ <br>
with carry <br>
$R$ minus $S$ <br>
$R$ minus $S$ <br>
with carry <br>
R plus $S$ <br>
$R$ plus $S$ <br>
with carry <br>
R•S <br>
$\bar{R} \cdot \mathrm{~S}$ <br>
$\mathbf{R} \oplus \mathbf{S}$ <br>
$\overline{\mathbf{R}+\mathbf{S}}$ <br>
$\mathbf{R}+\mathbf{S}$ <br>
$\overline{\mathbf{R} \oplus \mathbf{S}}$

\end{tabular} \& \[

$$
\begin{array}{cc}
00000 & \text { R00 } \\
\ldots . & \ldots \\
11111 & \text { R31 }
\end{array}
$$
\] \& RAM Reg 00 RAM Reg 31 <br>

\hline
\end{tabular}

## Notes:

1. $\mathrm{R}=$ Source
2. For subtraction the carry is interpreted as borrow.
$S=$ Source
Dest $=$ Destination

## Instruction Set (Continued)

Two Operand Instruction Set

| Instruction | B/W | Quad |  |  | $\mathrm{R}^{[1]}$ | $\mathrm{S}^{[1]}$ |  |  |  |  | Desti | ation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TONR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 11 | $\begin{aligned} & 0001 \\ & 0010 \\ & 0101 \end{aligned}$ | $\begin{aligned} & \text { TODA } \\ & \text { TOAI } \\ & \text { TODI } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{ACC} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { ACC } \\ & \text { I } \\ & \text { I } \end{aligned}$ | 0000 | SUBR | $S$ minus R | 00000 | NRY | Y Bus |
|  |  |  |  |  |  |  | 0001 | SUBRC | S minus R with | 00001 | NRA | ACC |
|  |  |  |  |  |  |  |  |  | carry | 00100 | NRS | Status ${ }^{\text {2] }}$ |
|  |  |  |  |  |  |  | 0010 | SUBS | R minus S | 00101 | NRAS | ACC, Status ${ }^{[2]}$ |
|  |  |  |  |  |  |  | 0011 | SUBSC | $R$ minus $S$ with carry |  |  |  |
|  |  |  |  |  |  |  | 0100 | ADD | R plus S |  |  |  |
|  |  |  |  |  |  |  | 0101 | ADDC | $R$ plus $S$ with carry |  |  |  |
|  |  |  |  |  |  |  | 0110 | AND | $\mathrm{R} \cdot \mathrm{S}$ |  |  |  |
|  |  |  |  |  |  |  | 0111 | NAND | $\overline{\mathrm{R} \cdot \mathrm{S}}$ |  |  |  |
|  |  |  |  |  |  |  | 1000 | EXOR | $\mathrm{R} \oplus \mathrm{S}$ |  |  |  |
|  |  |  |  |  |  |  | 1001 | NOR | $\overline{\mathbf{R}+\mathbf{S}}$ |  |  |  |
|  |  |  |  |  |  |  | 1010 | OR | $\mathbf{R}+\mathbf{S}$ |  |  |  |
|  |  |  |  |  |  |  | 1011 | EXNOR | $\overline{\mathrm{R} \oplus \mathrm{S}}$ |  |  |  |

Notes:

1. $\mathrm{R}=$ Source
$\mathrm{S}=$ Source
2. Status is destination,

Status $\mathrm{i} \leftarrow \mathrm{Yi}, \mathrm{i}=0$ to 3 (byte mode)

$$
\mathrm{i}=0 \text { to } 7 \text { (word mode) }
$$

3. For subtraction the carry is inverted.

Y Bus and Status Contents

| Instruction | Opcode | Description | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { TOR1 } \\ & \text { TOR2 } \\ & \text { TONR } \end{aligned}$ | ADD | R plus $S$ | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathrm{W} \end{aligned}$ | $\mathrm{Y} \leftarrow \mathrm{R}+\mathrm{S}$ | NC | NC | NC | NC | U | U | U | U |
|  | ADDC | R plus S with carry |  | $\mathrm{Y} \leftarrow \mathrm{R}+\mathrm{S}+\mathrm{QC}$ | NC | NC | NC | NC | U | U | U | U |
|  | AND | $\mathrm{R} \cdot \mathrm{S}$ |  | $\mathrm{Y} \leftarrow \mathrm{R}_{\mathrm{i}}{\text { AND } \mathrm{S}_{\mathrm{i}}}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | EXOR | $R \oplus S$ |  | $\mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{R}_{\mathrm{i}}$ EXOR S $_{\mathrm{i}}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | EXNOR | $\widehat{R \oplus}$ |  | $\mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{R}_{\mathrm{i}}$ EXNOR $\mathrm{S}_{\mathrm{i}}$ | NC | NC | NC | NC | 0 | 0 | 0 | U |
|  | NAND | R•S |  | $\mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{R}_{\mathrm{i}}$ NAND $\mathrm{S}_{\mathrm{i}}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | NOR | $\overline{\mathrm{R}+\mathrm{S}}$ |  | $\mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{R}_{\mathrm{i}}{\text { NOR } \mathrm{S}_{\mathrm{i}} \text { }}^{\text {d }}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | OR | $\mathrm{R}+\mathrm{S}$ |  | $\mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{R}_{\mathrm{i}}$ OR $\mathrm{S}_{\mathrm{i}}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | SUBR | S minus R |  | $\mathrm{Y} \leftarrow \mathrm{S}+\overline{\mathrm{R}}+1$ | NC | NC | NC | NC | U | U | U | U |
|  | SUBRC | S minus R with carry |  | $\mathrm{Y} \leftarrow \mathrm{S}+\overline{\mathrm{R}}+\mathrm{QC}$ | NC | NC | NC | NC | U | U | U | U |
|  | SUBS | $R$ minus $S$ |  | $\mathrm{Y} \leftarrow \mathrm{R}+\overline{\mathrm{S}}+1$ | NC | NC | NC | NC | U | U | U | U |
|  | SUBSC | R minus $S$ with carry |  | $\mathrm{Y} \leftarrow \mathrm{R}+\overline{\mathrm{S}}+\mathrm{QC}$ | NC | NC | NC | NC | U | U | U | U |

$\mathrm{U}=$ Update
NC = No Change
$0=$ Reset
$1=$ Set
$i=0$ to 15 when not specified

## Single Bit Shift Instructions

Single Bit Shift Instructions are constructed of four fields:

1. Mode (Byte or Word)
2. Direction (up or down) and shift linkage
3. Source
4. Destination

These instructions are further divided into those using RAM addresses and those that do not. The shift linkage ndicator indicates what is to be loaded into the vacant bit.

During a shift up the LSB may be loaded with a zero, one or with the link status bit (QLINK), while the MSB is shifted into the QLINK bit. During a shift down, the MSB is loaded with a zero, one, the Status Carry bit (QC), the Exclusive-Or of the Negative-Status bit and the OverflowStatus bit (QN $\oplus$ QOVR), or the Link-Status bit. The Status Register's N and Z bits are updated, while the OVR and $C$ bits are reset. Shift down with QN $\oplus$ QOVR can be used in Two's Complement Multiplication.


Single Bit Shift Instructions (Continued)
Single Bit Shift Field Definitions

|  | 15 | 14 | 13 | 12 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |



0085-8

Shift Down Function


Single Bit Shift Instruction Set


Note:

1. $\mathrm{U}=$ Source

Dest $=$ Destination
Y Bus and Status

| Instruction | Opcode | Description | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SHR } \\ & \text { SHNR } \end{aligned}$ | $\begin{aligned} & \text { SHUPZ } \\ & \text { SHUP1 } \\ & \text { SHUPL } \end{aligned}$ | $\begin{aligned} & \text { Up } 0 \\ & \text { Up } 1 \\ & \text { Up QLINK } \end{aligned}$ | $1=\mathrm{W}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \leftarrow \underset{\mathrm{SRC}}{\mathrm{i}-1,1}, \mathrm{i}=1 \text { to } 15 ; \\ & \mathrm{Y}_{0} \leftarrow \text { Shift Input } \end{aligned}$ | NC | NC | NC | SRC $\mathbf{1 5}^{*}$ | 0 | $\mathrm{SRC}_{14}$ | U | U |
|  |  |  | $0=\mathrm{B}$ |  | NC | NC | NC | SRC7* | 0 | SRC6 | 0 | U |
|  | $\begin{aligned} & \text { SHDNZ } \\ & \text { SHDN1 } \\ & \text { SHDNL } \\ & \text { SHDNC } \\ & \text { SHCNOV } \end{aligned}$ | Down 0 Down 1 | $1=\mathrm{W}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{SRC}_{\mathrm{i}}+1, \mathrm{i}=0 \text { to } 14 ; \\ & \mathrm{Y}_{15} \leftarrow \text { Shift Input } \end{aligned}$ | NC | NC | NC | SRC0* | 0 | Shift Input | 0 | U |
|  |  | Down QLINK <br> Down QC <br> Down QN $\oplus$ QOVR | $0=\mathrm{B}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{SRC}_{\mathrm{i}+1}, \mathrm{i}=0 \text { to } 6 ; \\ & \mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{SRC}_{\mathrm{i}-7, \mathrm{i}=8 \text { to } 14 ;} \\ & \mathrm{Y}_{7,15} \leftarrow \mathrm{Shift}^{2} \text { Input } \\ & \hline \end{aligned}$ | NC | NC | NC | SRC0* | 0 | Shift <br> Input | 0 | U |

[^28]
## Instruction Set (Continued)

## Bit-Oriented Instructions

Bit-Oriented Instructions are constructed from four fields:

1. Mode (Byte or Word)
2. Operation
3. Source or Destination
4. Bit position operated on $(0=$ LSB $)$

These instructions are further divided into those using RAM addresses and those that do not. The specified function operates on the given source and the result is stored in the specified destination and/or on the Y-bus.
Set Bit n: Forces the nth bit to ONE without affecting other bit positions.

Reset Bit n : Forces the nth bit to ZERO without affecting other bit positions.
Test Bit $\mathbf{n}$ : Sets the Z status bit to the state of bit $\mathbf{n}$.
$\overline{\text { Load 2 }}{ }^{\text {n }}$ : Loads ZERO in bit position $n$ and sets all other bits.
Load $\mathbf{2 n}^{\mathrm{n}}$ : Loads ONE in bit position n and clears all other bits.
Increment $2^{n}$ : Adds $2^{n}$ to the operand.
Decrement $2^{n}$ : Subtracts $2^{n}$ from the operand.
Load, Set, Reset and Test instructions update $\mathbf{N}$ and $\mathbf{Z}$ status bits while forcing OVR and C bits to ZERO. Arithmetic operations affect the entire lower nibble of the Status Register (OVR, C, N, and Z).


Bit Oriented Instruction Set

| Instruction | B/W | Quadrant | n |  |  | Opcode | RAM Address |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BOR1 | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathbf{W} \end{aligned}$ | 11 | 0 to 15 |  | SETNR <br> RSTNR <br> TSTNR | Set RAM, bit n Reset RAM, bit n Test RAM, bit n |  | R00 $R$ <br> R31 $R$ | RAM Reg 00 <br> RAM Reg 31 |
| Instruction | B/W | Quadrant | n |  |  | Opcode | RAM Address |  |  |
| BOR2 | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | 0 to 15 |  | LD2NR <br> LDC2NR <br> A2NR <br> S2NR | $\begin{array}{ll} 2^{\mathrm{n}} & \rightarrow \text { RAM } \\ 2^{\mathrm{n}} & \rightarrow \text { RAM } \end{array}$ <br> RAM plus $\mathbf{2 n}^{n} \rightarrow$ RAM <br> RAM minus $2^{2} \rightarrow$ RAM |  | R00 R <br> R31  | RAM Reg 00 RAM Reg 31 |
| Instruction | B/W | Quadrant | n |  |  | Opcode | Opcode |  |  |
| BONR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 11 | 0 to 15 | 110 |  |  | 00000 <br> 0000 <br> 0001 <br> 0010 <br> 0010 <br> 0011 <br> 0011 <br> 10000 <br> 1000 <br> 1001 <br> 10100 <br> 1010 <br> 1011 <br> 1011 | TSTNA T <br> RSTNA R <br> SETNA S <br> A2NA A <br> S2NA A <br> LD2NA 2 <br> LDC2NA $\frac{2}{}$ <br> TSTND T <br> RSTND R <br> SETND S <br> A2NDY D <br> S2NDY D <br> LS2NY 2 <br> LDC2NY 2 | Test ACC, bit $n$ Reset ACC, bit n Set ACC, bit n ACC plus 2n $\rightarrow$ ACC ACC minus $2^{2} \rightarrow$ ACC $2^{\mathrm{n}} \rightarrow \mathrm{ACC}$ $\overline{2^{n}} \rightarrow \mathrm{ACC}$ <br> Test D, bit n Reset D, bit n Set D, bit n D plus $2^{n} \rightarrow$ Y Bus D minus $2^{n} \rightarrow$ Y Bus $2^{\mathrm{n}} \rightarrow$ Y Bus $\overline{2^{\mathrm{n}}} \rightarrow$ Y Bus |

## Instruction Set (Continued)

## Rotate By n Bits Instructions

The Rotate by $\mathbf{n}$ Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the $\mathbf{n}$ indicator
specifies the number of bit positions the source is to be rotated up ( 0 to 15 ), and the result is either stored in the specified destination or placed on the Y bus or both. An example of this instruction is given in Figure 5. In the Word mode, all 16-bits are rotated up; while in the Byte mode, only the lower 8-bits ( $0-7$ ) are rotated up. In the Word Mode, a rotate up by $n$ bits is equivalent to a rotate down by ( $16-n$ ) bits. Similarly, in the Byte mode a rotate up by $n$ bits is equivalent to a rotate down by ( $8-\mathrm{n}$ ) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

Rotate By n Bits Field Definitions

| 1514 |  |  | 131298 | 54 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ROTR1 | B/W | Quadrant | n | SRC-Dest | RAM Address |
| ROTR2 | B/W | Quadrant | n | SRC-Dest | RAM Address |
| ROTNR | B/W | Quadrant | n | 1100 | SRC-Dest |

## Rotate by n Example

EXAMPLE: $\mathrm{n}=4$, Word Mode

| Source | 0001 | 0011 | 0111 | 1111 |
| :---: | :---: | :---: | :---: | :---: |
| Destination | 0011 | 0111 | 1111 | 0001 |
| EXAMPLE: $\mathrm{n}=4$, | Byte Mode |  |  |  |
| Source | 0001 | 0011 | 0111 | 1111 |
| Destination | 0001 | 0011 | 1111 | 0111 |

Rotate By n Bits Instruction Set

| Instruction | B/W | Quadrant | n |  |  | $\mathrm{U}^{[1]}$ | Dest ${ }^{[1]}$ | RAM Address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTR1 | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathbf{W} \end{aligned}$ | 00 | 0 to 15 | $\begin{aligned} & 1100 \\ & 1110 \\ & 1111 \end{aligned}$ | RTRA RTRY RTRR | RAM <br> RAM <br> RAM | ACC Y Bus RAM | 00000 <br> 11111 | $\begin{gathered} \mathrm{R} 00 \\ \mathrm{R} 31 \end{gathered}$ | $\begin{aligned} & \text { RAN } \\ & \text { RAN } \end{aligned}$ |  |
| Instruction | B/W | Quadrant | n |  |  | U[1] | Dest ${ }^{11}$ | RAM Address |  |  |  |
| ROTR2 | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathbf{W} \end{aligned}$ | 01 | 0 to 15 | $\begin{aligned} & 0000 \\ & 0001 \end{aligned}$ | RTAR <br> RTDR | $\begin{aligned} & \text { ACC } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { RAM } \end{aligned}$ | 00000 11111 | $\begin{gathered} \mathrm{R} 00 \\ \mathrm{R} 31 \end{gathered}$ | $\begin{aligned} & \text { RAM } \\ & \cdots \\ & \text { RAM } \end{aligned}$ |  |
| Instruction | B/W | Quadrant | n |  |  |  |  |  |  | $\mathrm{U}^{[1]}$ | Dest ${ }^{[1]}$ |
| ROTNR | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathbf{W} \end{aligned}$ | 11 | 0 to 15 | 1100 |  |  |  | $\begin{aligned} & 11000 \\ & 11001 \\ & 11100 \\ & 11101 \end{aligned}$ | RTDY <br> RTDA <br> RTAY <br> RTAA | D <br> D <br> ACC <br> ACC | Y Bus ACC Y Bus ACC |

Note:

1. $\mathrm{U}=$ Source

Dest $=$ Destination
Y Bus and Status

| Instruction | Opcode | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTR1 |  | $1=\mathrm{W}$ | $\mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{SRC}_{(\mathrm{i}-\mathrm{n}) \bmod 16}$ | NC | NC | NC | NC | 0 | $\mathrm{SRC}_{15-\mathrm{n}}$ | 0 | U |
| ROTR2 <br> ROTNR |  | $0=\mathrm{B}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \leftarrow \mathrm{SRC}_{\mathrm{i}}+8=\operatorname{SRC}_{(\mathrm{i}-\mathrm{n}) \bmod 8} \\ & \text { for } \mathrm{i}=0 \text { to } 7 \end{aligned}$ | NC | NC | NC | NC | 0 | SRC6-n | 0 | U |

[^29]Instruction Set (Continued)

## Rotate and Merge Instructions

Each Rotate and Merge instruction consists of five fields:

1. Mode (Byte or Word)
2. Rotated Source (U)
3. Non-Rotated Source (R)
4. Mask Location (S)
5. Number of bits Rotated (n)


The shift register rotates source $\mathbf{U}$ up $n$ places. ANDing with the mask causes any bit ito be passed from the rotated source that corresponds to a set bit in mask position i. The R input is not shifted, but is masked by the compliment of mask $S$, so that a ZERO in mask bit $i$ will pass bit $i$ of $R$. The ORed result is stored in register $\mathbf{R}$. Rotate and Merge operations update the N and Z status bits, while clearing the OVR and C bits.

Rotate and Merge Field Definitions


EXAMPLE: $\mathrm{n}=4$, Word Mode

| U | 0011 | 0001 | 0101 | 0110 |
| :--- | :--- | :--- | :--- | :--- |
| Rotated U | 0001 | 0101 | 0110 | 0011 |
| R | 1010 | 1010 | 1010 | 1010 |
| Mask (S) | 0000 | 1111 | 0000 | 1111 |
| Destination | 1010 | 0101 | 1010 | 0011 |

Rotate and Merge Instruction Set

| Instruction | B/W | Quadrant | n | $\mathrm{U}^{[1]}$ |  |  | R/Dest ${ }^{[1]}$ | $S^{[1]}$ | RAM Address |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTM | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathrm{W} \end{aligned}$ | 01 | 0 to 15 | 0111 | MDAI | D | ACC | I |  |  |  |
|  |  |  |  | 1000 | MDAR | D | ACC | RAM | 00000 | R00 | RAM Reg 00 |
|  |  |  |  | 1001 | MDRI | D | RAM | I |  |  |  |
|  |  |  |  | 1010 | MDRA | D | RAM | ACC | 11111 | R31 | RAM Reg 31 |
|  |  |  |  | 1100 | MARI | ACC | RAM |  | 1111 | R31 | RAM Reg 31 |

## Note:

1. $\mathbf{U}=$ Rotated Source

R/Dest = Non-Rotated Source/Destination
$\mathbf{S}=$ Mask
Y Bus and Status

| Instruction | Opcode | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTM |  | $1=\mathrm{W}$ | $\mathrm{Y}_{\mathrm{i}} \leftarrow(\text { Non Rot Op) })^{*}(\overline{\text { mask }})_{\mathrm{i}}+$ <br>  | NC | NC | NC | NC | 0 | U | 0 | U |
|  |  | $0=\mathrm{B}$ | $\mathrm{Y}_{\mathrm{i}} \leftarrow(\text { Non Rot Op })_{i^{*}}(\overline{\text { mask }})_{\mathrm{i}}+$ <br> (Rot Op) ${ }_{(\mathrm{i}-\mathrm{n}) \bmod 8^{*}(\text { mask })_{\mathrm{i}}}$ | NC | NC | NC | NC | 0 | U | 0 | U |

$\mathbf{U}=$ Update
$\mathrm{NC}=$ No Change
$0=$ Reset
$1=$ Set

## Instruction Set (Continued)

Rotate and Compare Instructions
The five fields of the Rotate and Compare instructions are:

1. Mode (Byte or Word)
2. Rotated Source (U)
3. Non-Rotated Source (R)
4. Mask (S)

## 5. Number of bits Rotated (n)

Input $U$ is rotated $n$ bits, ANDed with the inversion of $S$ and compared with the input R ANDed with the inversion of $S$. Thus, a zero in the mask $S$ will allow that bit of both inputs to be compared. The $\mathbf{Z}$ bit of the Status Register is set if the comparison passes, and reset if it does not. OVR and C bits are reset in the Status Register.

## Rotate and Compare Function



Rotate and Compare Field Definitions

|  | 1514 |  | 1312 | 98 | 54 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ROTC | B/W | Quadrant | n | U,R,S | RAM Address |

EXAMPLE: $\mathrm{n}=4$, Word Mode

| U | 0011 | 0001 | 0101 | 0110 |
| :--- | :--- | :--- | :--- | :--- |
| Rotated U | 0001 | 0101 | 0110 | 0011 |
| R | 0001 | 0101 | 1111 | 0000 |
| Mask (S) | 0001 | 0101 | 1111 | 1111 |

$Z$ (Status) $=1$
Rotate and Compare Instruction Set

| Instruction | B/W | Quad | n |  |  | U[1] | $\mathrm{R}^{[1]}$ | S ${ }^{\text {1] }}$ | RAM Address |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTC | $\begin{aligned} & \mathbf{0}=\mathbf{B} \\ & 1=\mathbf{W} \end{aligned}$ | 01 | 0 to 15 | $\begin{aligned} & 0010 \\ & 0011 \\ & 0100 \\ & 0101 \end{aligned}$ | CDAI <br> CDRI <br> CDRA <br> CRAI | D <br> D <br> D <br> RAM | ACC <br> RAM <br> RAM <br> ACC | $\begin{aligned} & \mathrm{I} \\ & \mathrm{I} \\ & \mathrm{ACC} \\ & \mathrm{I} \\ & \hline \end{aligned}$ | $\begin{gathered} 00000 \\ 11111 \end{gathered}$ | $\begin{gathered} \text { R00 } \\ \text { R31 } \end{gathered}$ | RAM Reg 00 <br> RAM Reg 31 |

## Note:

1. $\mathrm{U}=$ Rotated Source

R $=$ Non-Rotated Source
$\mathbf{S}=$ Mask
Y Bus and Status

| Instruction | Opcode | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTC |  | $1=\mathrm{W}$ | $\mathrm{Y}_{\mathrm{i}} \leftarrow\left(\right.$ Non Rot Op) $\mathrm{i}^{*}(\overline{\text { mask }})_{\mathrm{i}} \oplus$ (Rot Op) ${ }_{(\mathrm{i}-\mathrm{n}) \bmod 16 *(\text { mask })_{i}}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  |  | $0=B$ | $\mathrm{Y}_{\mathrm{i}} \leftarrow(\operatorname{Non} \operatorname{Rot} \mathrm{Op})_{\mathrm{i}^{*}}(\overline{\text { mask }})_{\mathrm{i}} \oplus$ (Rot Op) (i $\left.^{( }-\mathrm{n}\right) \bmod 8^{*}(\text { mask })_{\mathrm{i}}$ | NC | NC | NC | NC | 0 | U | 0 | U |

[^30]
## Instruction Set (Continued)

## Prioritize Instruction

The four fields of the Prioritize instruction are:

1. Mode (Byte or Word)
2. Mask Source (S)
3. Operand Source (R)
4. Destination

The inverted mask, S is ANDed with R. A "one" in S prohibits that bit from participating in the priority encoding. From the 16 -bit input, the priority encoder outputs a 5-bit binary weighted code indicating the bit-position of the highest priority active bit. If there are no active bits, the output is zero. See Figure for operation in both word and byte mode. Using Prioritize updates the N and Z bits of the Status Register, and forces C and OVR to zero. This instruction is limited in that the operand and the mask must be different sources.

## Prioritize Function



0085-12

|  |  | ze Instructio | Field Definit |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| B/W | Quad | Destination | Source (R) | RAM Address/ Mask (S) |
| B/W | Quad | Mask (S) | Destination | RAM Address/ Source (R) |
| B/W | Quad | Mask (S) | Source (R) | RAM Address/ Destination |
| B/W | Quad | Mask (S) | Source (R) | Destination |


| Word Mode |  | Byte Mode |  |
| :---: | :---: | :---: | :---: |
| Highest <br> Priority <br> Bit Active | Encoder <br> Output | Highest <br> Priority <br> Bit Active | Encoder <br> Output |
| None | 0 | None | 0 |
| 15 | 1 | 7 | 1 |
| 14 | 2 | 6 | 2 |
| $*$ | $*$ | $*$ | $*$ |
| $*$ | $*$ | $*$ | $*$ |
| 1 | 15 | 1 | 7 |
| 0 | 16 | 0 | 8 |

*Bits 8 through 15 not available.
Prioritize Instruction

| Instruction | B/W | Quad | Destination |  |  | Source (R) |  |  | RAM Address/Mask (S) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRT1 | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathbf{W} \end{aligned}$ | 10 | $\begin{aligned} & 1000 \\ & 1010 \\ & 1011 \end{aligned}$ | PRIA PR1Y PR1R | $\begin{aligned} & \text { ACC } \\ & \text { Y Bus } \\ & \text { RAM } \end{aligned}$ | $\begin{aligned} & 0111 \\ & 1001 \end{aligned}$ | RPT1A PR1D | $\begin{aligned} & \text { ACC } \\ & \mathrm{D} \end{aligned}$ | 00000 11111 | $\begin{array}{r} \text { R00 } \\ \text { R31 } \end{array}$ | RAM Reg 00 <br> RAM Reg 31 |
| Instruction | B/W | Quad | Mask (S) |  |  | Destination |  |  | RAM Address/Source (R) |  |  |
| PRT2 | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | $\begin{aligned} & 1000 \\ & 1010 \\ & 1011 \end{aligned}$ | PRA PRZ <br> PRI | $\begin{aligned} & \mathrm{ACC} \\ & \mathrm{O} \\ & \mathrm{I} \end{aligned}$ | $\begin{aligned} & 0000 \\ & 0010 \end{aligned}$ | PR2A PR2Y | ACC <br> Y Bus | $\begin{gathered} 00000 \\ 11111 \\ \hline \end{gathered}$ | $\begin{array}{r} \text { R00 } \\ \text { R31 } \end{array}$ | RAM Reg 00 <br> RAM Reg 31 |
| Instruction | B/W | Quad | Mask (S) |  |  | Source (R) |  |  | RAM Address/Destination |  |  |
| PRT3 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | $\begin{aligned} & 1000 \\ & 1010 \\ & 1011 \end{aligned}$ | $\begin{aligned} & \text { PRA } \\ & \text { PRZ } \\ & \text { PRI } \end{aligned}$ | $\begin{aligned} & \mathrm{ACC} \\ & \mathrm{O} \\ & \mathrm{I} \end{aligned}$ | $\begin{aligned} & 0011 \\ & 0100 \\ & 0110 \end{aligned}$ | PR3R PR3A PR3D | $\begin{aligned} & \text { RAM } \\ & \text { ACC } \end{aligned}$ $\mathrm{D}$ | 00000 <br> 11111 | $\begin{array}{r} \text { R00 } \\ \text { R31 } \\ \hline \end{array}$ | RAM Reg 00 RAM Reg 31 |
| Instruction | B/W | Quad | Mask (S) |  |  | Source (R) |  |  | Destination |  |  |
| PRTNR | $\begin{aligned} & 0=\mathbf{B} \\ & 1=W \end{aligned}$ | 11 | $\begin{aligned} & 1000 \\ & 1010 \\ & 1011 \end{aligned}$ | $\begin{aligned} & \text { PRA } \\ & \text { PRZ } \\ & \text { PRI } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ACC} \\ & \mathrm{O} \\ & \mathrm{I} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0100 \\ & 0110 \end{aligned}$ | PRTA PRTD | $\begin{aligned} & \mathrm{ACC} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & 00000 \\ & 00001 \end{aligned}$ | NRY NRA | $\begin{aligned} & \text { Y Bus } \\ & \text { ACC } \end{aligned}$ |

Instruction Set (Continued)
Y Bus and Status-Prioritize Instruction

| Instruction | Opcode | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRT1 PRT2 |  | $1=\mathrm{W}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \leftarrow \operatorname{CODE}\left(\mathrm{SCR}_{\mathrm{n}} \mathrm{mask}_{\mathrm{n}}\right) ; \\ & \mathrm{Y}_{\mathrm{m}} \leftarrow 0 ; \mathrm{i}=0 \text { to } 4 \text { and } \mathrm{n}=0 \text { to } 15 \\ & \mathrm{~m}=5 \text { to } 15 \end{aligned}$ | NC | NC | NC | NC | 0 | U | 0 | U |
| PRT3 <br> PRTNR |  | $0=B$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \leftarrow \operatorname{CODE}\left(\mathrm{SCR}_{\mathrm{n}} \overline{m a s k}_{\mathrm{m}}\right) ; \\ & \mathrm{Y}_{\mathrm{m}} \leftarrow 0 ; \mathrm{i}=0 \text { to } 3 \text { and } \mathrm{n}=0 \text { to } 7 \\ & \mathrm{~m}=4 \text { to } 15 \end{aligned}$ | NC | NC | NC | NC | 0 | U | 0 | U |

*QLINK is loaded with the shifted out bit from the checksum register.

| SRC = Source | $0=$ Reset |
| :--- | :--- |
| U = Update | $1=$ Set |
| NC $=$ No Change | $i=0$ to 15 when not specified |

## CRC Instruction

The single designator for this instruction is the address of the RAM location that is used as the check sum register. Two CRC instructions, CRC Forward and CRC Reverse, are available. These instructions give the procedure for determining the check bits in a CRC calculation. Since the CRC standards do not specify which data bit is transmitted first, the MSB or the LSB, both Forward and Reverse op-
tions are available to the user. The process for generating the check bits for the CRC Forward and Reverse operations are illustrated in the figures below. The ACC is used as a polynomial mask while the RAM contains the partial sum and eventually the final check sum. The serial input comes from the QLINK bit of the Status Register. Status Register bits OVR and C are forced to zero while LINK, N and Z bits are updated.

Cyclic-Redundancy-Check Definitions


CRC Forward Function

[^31]

## Instruction Set (Continued)

## CRC Reverse Function


*This bit must be transmitted first.
Cyclic Redundancy Check Instruction Set

| Instruction | B/W | Quad |  |  | RAM Address |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCF | 1 | 10 | 0110 | 0011 | $\begin{gathered} 00000 \\ \dot{11111} \end{gathered}$ | $\begin{gathered} \text { R00 } \\ \text { R31 } \end{gathered}$ | RAM Reg 00 RAM Reg 31 |
| Instruction | B/W | Quad |  |  | RAM Address |  |  |
| CRCR | 1 | 10 | 0110 | 1001 | $\begin{gathered} 00000 \\ \ldots \\ 11111 \end{gathered}$ | $\begin{gathered} \mathrm{R} 00 \\ \ldots \\ \mathrm{R} 31 \\ \hline \end{gathered}$ | RAM Reg 00 RAM Reg 31 |

## Y Bus and Status

| Instruction | Opcode | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCF |  | $1=\mathrm{W}$ | $\mathrm{Y}_{\mathrm{i}} \leftarrow\left[\left(\mathrm{QLINK} \oplus \mathrm{RAM}_{15}\right) * \mathrm{ACC}_{\mathrm{i}}\right]$ <br> $\oplus \mathrm{RAM}_{\mathrm{i}}-1$ for $\mathrm{i}=15$ to 1 <br> $\mathrm{Y}_{0} \leftarrow\left[\left(\mathrm{QLINK} \oplus \mathrm{RAM}_{15}\right) * \mathrm{ACC}_{0}\right] \oplus 0$ | NC | NC | NC | RAM ${ }_{15}{ }^{*}$ | 0 | U | 0 | U |
| CRCR |  | $1=\mathrm{W}$ | $\mathrm{Y}_{\mathrm{i}} \leftarrow\left[\left(\mathrm{QLINK} \oplus \mathrm{RAM}_{0}\right) * \mathrm{ACC}_{\mathrm{i}}\right]$ <br> $\oplus \operatorname{RAM}_{\mathrm{i}}+1$ for $\mathrm{i}=14$ to 0 <br> $\mathrm{Y}_{15} \leftarrow\left[\left(\mathrm{QLINK} \oplus \mathrm{RAM}_{0}\right) * \mathrm{ACC}_{15}\right] \oplus 0$ | NC | NC | NC | $\mathrm{RAM}_{0}{ }^{*}$ | 0 | U | 0 | U |

[^32]$\mathrm{J}=$ Update
NC $=$ No Change
$$
0=\text { Reset }
$$
$$
1=\text { Set }
$$
$$
\mathrm{i}=0 \text { to } 15 \text { when not specified }
$$

## Instruction Set (Continued)

## Status Instructions

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flag3 | Flag2 | Flag1 | Link | OVR | N | C | Z |

Set Status: Specifies which bits in the Status Register are to be set.
Reset Status: Specifies which bits in the Status Register are to be cleared.
Store Status: Indicates byte or word and the destination into which the processor status is saved. The register is always stored in the low byte of the destination. The high byte is unchanged for RAM storage and is loaded with zeroes for ACC storage.
Load Status: Imbedded in the Single- and Two-Operand Instructions.
Test Status: Instructions specify which of the 12 possible test conditions are to be placed on the conditional test output. In addition to the 8 status bits, four logical functions may be selected: $N \oplus$ OVR, $(N \oplus$ OVR $)+Z, Z+\bar{C}$, and LOW. These functions are useful in testing two's complement and unsigned number arithmetic operations.

The status register may also be tested via the T bus as shown below. The instruction lines $\mathrm{I}_{1}$ thru $\mathrm{I}_{4}$ have bus priority for testing the status register on the CT output.

| $\mathbf{T}_{\mathbf{4}}$ | $\mathbf{T}_{3}$ | $\mathbf{T}_{\mathbf{2}}$ | $\mathbf{T}_{\mathbf{1}}$ | $\mathbf{C T}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{I}_{\mathbf{4}}$ | $\mathbf{I}_{3}$ | $\mathbf{I}_{\mathbf{2}}$ | $\mathbf{I}_{\mathbf{1}}$ |  |
| 0 | 0 | 0 | 0 | $(\mathrm{~N} \oplus$ OVR $)+\mathrm{Z}$ |
| 0 | 0 | 0 | 1 | $\mathrm{~N} \oplus$ OVR |
| 0 | 0 | 1 | 0 | Z |
| 0 | 0 | 1 | 1 | OVR |
| 0 | 1 | 0 | 0 | LOW |
| 0 | 1 | 0 | 1 | C |
| 0 | 1 | 1 | 0 | $\mathrm{Z}+\overline{\mathrm{C}}$ |
| 0 | 1 | 1 | 1 | N |
| 1 | 0 | 0 | 0 | LINK |
| 1 | 0 | 0 | 1 | Flag1 |
| 1 | 0 | 1 | 0 | Flag2 |
| 1 | 0 | 1 | 1 | Flag3 |

Status


Status Instruction Set

| Instruction | B/W | Quad |  |  | Opcode |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SETST | 0 | 11 | 1011 | 1010 | $\begin{aligned} & 00011 \\ & 00101 \\ & 00110 \\ & 01001 \\ & 01010 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { SONCZ } \\ & \text { SL } \\ & \text { SF1 } \\ & \text { SF2 } \\ & \text { SF3 } \\ & \hline \end{aligned}$ | Set OVR, N, C, Z <br> Set LINK <br> Set Flag1 <br> Set Flag2 <br> Set Flag 3 |
| Instruction | B/W | Quad |  |  | Opcode |  |  |
| RSTST | 0 | 11 | 1010 | 1010 | 00011 <br> 00101 <br> 00110 <br> 01001 <br> 01010 | $\begin{aligned} & \text { RONCZ } \\ & \text { RL } \\ & \text { RF1 } \\ & \text { RF2 } \\ & \text { RF3 } \\ & \hline \end{aligned}$ | Reset OVR, N, C, Z <br> Reset LINK <br> Reset Flag1 <br> Reset Flag2 <br> Reset Flag3 |
| Instruction | B/W | Quad |  |  | RAM Address/Destination |  |  |
| SVSTR | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | 0111 | 1010 | $\begin{gathered} 00000 \\ \dot{11111} \end{gathered}$ | R00 <br> R31 | RAM Reg 00 RAM Reg 31 |
| Instruction | B/W | Quad |  |  | Destination |  |  |
| SVSTNR | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathbf{W} \end{aligned}$ | 11 | 0111 | 1010 | $\begin{aligned} & 00000 \\ & 00001 \\ & \hline \end{aligned}$ | NRY NRA | $\begin{aligned} & \text { Y Bus } \\ & \text { ACC } \end{aligned}$ |
| Instruction | B/W | Quad |  |  |  | Opc |  |
| Test | 0 | 11 | 1001 | 1010 | 00000 <br> 00010 <br> 00100 <br> 00110 <br> 01000 <br> 01010 <br> 01100 <br> 01110 <br> 10000 <br> 10010 <br> 10100 <br> 10110 | TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF2 TF3 | Test ( $\mathrm{N} \oplus$ OVR) +Z <br> Test $\mathrm{N} \oplus$ OVR <br> Test Z <br> Test OVR <br> Test LOW <br> Test C <br> Test $\mathbf{Z}+\overline{\mathbf{C}}$ <br> Test N <br> Test LINK <br> Test Flag1 <br> Test Flag2 <br> Test Flag 3 |

Note: IEN * test status instruction has priority over $\mathrm{T}_{1-4}$ instruction.

Instruction Set (Continued)

| Instruction | Opcode | Description | B/W | Y-Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RSTST | RONCZ | Reset OVR, N, C, Z | $0=\mathrm{B}$ | $\mathrm{Y}_{\mathrm{i}} \leftarrow 0$ for $\mathrm{i}=0$ to 15 | NC | NC | NC | NC | 0 | 0 | 0 | 0 |
|  | RL | Reset LINK |  |  | NC | NC | NC | 0 | NC | NC | NC | NC |
|  | RF1 | Reset Flag1 |  |  | NC | NC | 0 | NC | NC | NC | NC | NC |
|  | RF2 | Reset Flag2 |  |  | NC | 0 | NC | NC | NC | NC | NC | NC |
|  | RF3 | Reset Flag3 |  |  | 0 | NC | NC | NC | NC | NC | NC | NC |
| SETST | SONCZ | Set OVR, N, C, Z | $0=B$ | $\mathrm{Y}_{\mathbf{i}} \leftarrow 1$ for $\mathrm{i}=0$ to 15 | NC | NC | NC | NC | 1 | 1 | 1 | 1 |
|  | SL | Set LINK |  |  | NC | NC | NC | 1 | NC | NC | NC | NC |
|  | SF1 | Set Flag1 |  |  | NC | NC | 1 | NC | NC | NC | NC | NC |
|  | SF2 | Set Flag2 |  |  | NC | 1 | NC | NC | NC | NC | NC | NC |
|  | SF3 | Set Flag3 |  |  | 1 | NC | NC | NC | NC | NC | NC | NC |
| SVSTR SVSTNR |  | Save Status* | $\begin{aligned} & 0=\mathbf{B} \\ & 1=\mathbf{W} \end{aligned}$ | $\begin{aligned} & \mathbf{Y}_{\mathrm{i}} \leftarrow \text { Status for } \mathrm{i} \leftarrow 0 \text { to } 7 ; \\ & \mathrm{Y}_{\mathrm{i}} \leftarrow 0 \text { for } \mathrm{i}=8 \text { to } 15 \end{aligned}$ | NC | NC | NC | NC | NC | NC | NC | NC |
| Test | TNOZ | Test (N $\oplus \mathrm{OVR})+\mathrm{Z}$ | $0=B$ | ** | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TNO | Test (N@OVR) |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TZ | Test Z |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TOVR | Test OVR |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TLOW | Test LOW |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TC | Test C |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TZC | Test Z $+\overline{\mathbf{C}}$ |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TN | Test N |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TL | Test LINK |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TF1 | Test Flag1 |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TF2 | Test Flag2 |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TF3 | Test Flag3 |  |  | NC | NC | NC | NC | NC | NC | NC | NC |

## $\bar{U}=$ Update

$\mathrm{NC}=$ No Change
*In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16 -bits from the $Y$ bus are loaded into the RAM or ACC.
$1=$ Set
$=0$ to 15 when not specified

## No-Op Instruction

The No-Op Instruction does not affect any internal regisers; the Status Register, RAM register and AC register are eft unchanged. The 16-bit opcode is fixed.

No Operation Field Definition

No-Op | 1514 | 1312 |  | 98 |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 11 | 1000 | 1010 | 00000 |

## No-Op Instruction

| Instruction | B/W | Quad |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| No-Op | 0 | 11 | 1000 | 1010 | 0000 |

Y Bus and Status


Electrical Characteristics Over Commercial and Military Operating Range $\mathrm{V}_{\mathrm{CC}}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ Max. $=5.5 \mathrm{~V}$

| Parameters | Description |  | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA} \end{aligned}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| IIX | Input Leakage Current |  | $\begin{aligned} & \mathbf{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathbf{V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathbf{O}}$ | Output Leakage Current |  | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathbf{v}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | +10 | $\mu \mathrm{A}$ |
|  |  |  | -10 |  | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current |  |  | $\begin{aligned} & \mathbf{V}_{\mathrm{CC}}=\mathbf{M a x} . \\ & \mathbf{V}_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ |  | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{Q} 1)^{[2]}$ | Supply Current (Quiescent) | Commercial | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ or |  | 126 | mA |
|  |  | Military | $\mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{OE}}_{\mathrm{Y}}=\mathrm{HIGH}$ |  | 145 |  |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}^{2}\right)$ | Supply Current (Static) | Commercial | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OPER}}=0 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  | 68 | mA |
|  |  | Military |  |  | 78 | mA |
| $\mathrm{I}_{\mathbf{C C}}(\text { Max. })^{[2]}$ | Supply Current | Commercial | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz} \\ & \overline{\mathrm{OE}}_{\mathrm{Y}}=\mathrm{HIGH} \end{aligned}$ |  | 145 | mA |
|  |  | Military |  |  | 166 |  |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 |  |  |

Notes:

1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
 for the Commercial temperature range. $\mathrm{I}_{\mathrm{CC}}(\mathbf{A} . \mathrm{C})=.2.1 \mathrm{~mA} / \mathrm{MHz} \times$ Clock Frequency for Military temperature range.
2. Tested on a sample basis.

## Output Loads Used for AC Performance Characteristics



0085-17

Notes:

1. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitance.
2. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.

## Commercial Switching Characteristics

## Guaranteed Commercial Range A.C. Performance Characteristics

( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )

## Combinational Propagation Delays (ns)

| To Output From Input | $Y_{0-15}$ |  |  | T1-4 |  |  | CT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CY7C9116 } \\ & \text { CY7C9117 } \end{aligned}$ | 35 | 45 | 65 | 35 | 45 | 65 | 35 | 45 | 65 |
| $\mathrm{I}_{0-4}$ <br> (ADDR) | 35 | 45 | 65 | 35 | 52 | 73 |  |  |  |
| $\begin{aligned} & \mathrm{I}_{0-15} \\ & \text { (DATA) } \end{aligned}$ | 35 | 45 | 65 | 35 | 52 | 73 |  |  |  |
| $\begin{aligned} & \mathrm{I}_{0-15} \\ & \text { (INST) } \end{aligned}$ | 35 | 45 | 65 | 35 | 52 | 73 | 20 | 29 | 30 |
| DLE* | 20 | 32 | 55 | 30 | 32 | 55 |  |  |  |
| $\mathrm{T}_{1-4}$ |  |  |  |  |  |  | 15 | 25 | 27 |
| CP | 30 | 32 | 60 | 30 | 32 | 66 | 25 | 25 | 37 |
| $\mathrm{Y}_{0-15}$ | 20 | 32 | 53 | 30 | 32 | 53 |  |  |  |
| IEN |  |  |  |  |  |  | 15 | 25 | 25 |

*DLE is guaranteed by other tests.
Enable/Disable Times (ns) ( $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, Disable Only)

| From Input | To Output | Enable |  |  |  |  |  | Disable |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TPZH |  |  | T PZL |  |  | TPHZ |  |  | TPLZ |  |  |
|  |  | 35 | 45 | 65 | 35 | 45 | 65 | 35 | 45 | 65 | 35 | 45 | 65 |
| $\overline{\mathrm{OE}}_{Y}$ | $\mathrm{Y}_{0}-\mathrm{Y}_{15}$ | 18 | 20 | 22 | 18 | 20 | 22 | 18 | 20 | 22 | 18 | 20 | 22 |
| $\mathrm{OE}_{T}$ | $\mathrm{T}_{1}-\mathrm{T}_{4}$ | 15 | 20 | 22 | 15 | 20 | 22 | 15 | 20 | 22 | 15 | 20 | 22 |

## Clock and Pulse Requirements (ns)

| Input | Minimum Low Time |  |  | Minimum High Time |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{3 5}$ | $\mathbf{4 5}$ | $\mathbf{6 5}$ | $\mathbf{3 5}$ | $\mathbf{4 5}$ | $\mathbf{6 5}$ |
| CP | 15 | 15 | 20 | 15 | 15 | 15 |
| DLE |  |  |  | 15 | 15 | 15 |
| $\overline{\text { IEN }}$ | 15 | 15 | 20 |  |  |  |

Set-up and Hold Times (ns)


Notes:

1. Timing for immediate instruction for first cycle.
2. CY7C9117 only.
3. CY7C9115 and CY7C9116 only.
4. $Y=D$ for CY7C9117.
5. $\mathrm{t}_{\mathrm{SX}}$ and $\mathrm{t}_{\mathrm{HK}}$ referenced on the waveforms are looked up on this table by $\mathrm{x}=$ line number on the left. Ex: $\mathrm{t}_{\mathrm{SI}}=13 \mathrm{~ns}$ for -53 ns devices.

## Military Switching Characteristics

## Guaranteed Military Range A.C. Performance Characteristics

( $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )
Combinational Propagation Delays (ns)

| To Output <br> From Input | $\mathbf{Y}_{0-15}$ |  |  | $\mathbf{T}_{1-4}$ |  |  | CT |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C9116 <br> CY7C9117 | 40 | 65 | 79 | 40 | 65 | 79 | 40 | 65 | 79 |
| $\mathbf{I}_{0-4}$ <br> (ADDR) | 40 | 65 | 79 | 40 | 65 | 79 |  |  |  |
| I $_{0-15}$ <br> (DATA) | 40 | 65 | 79 | 40 | 65 | 79 |  |  |  |
| $\mathrm{I}_{0-15}$ <br> (INST) | 40 | 65 | 79 | 40 | 65 | 79 | 22 | 26 | 29 |
| DLE* | 20 | 52 | 62 | 30 | 52 | 62 |  |  |  |
| T $_{1-4}$ |  |  |  |  |  |  | 15 | 26 | 29 |
| CP | 30 | 57 | 67 | 35 | 65 | 75 | 33 | 33 | 39 |
| Y $_{0-15}$ | 20 | 52 | 60 | 30 | 52 | 60 |  |  |  |
| $\overline{\text { IEN }}$ |  |  |  |  |  |  | 20 | 26 | 29 |

Military Switching Characteristics (Continued)
Enable/Disable Times (ns) ( $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, Disable Only)

| From Input | To Output | Enable |  |  |  |  |  | Disable |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TPZH |  |  | TPZL |  |  | TPHZ |  |  | T ${ }_{\text {PLZ }}$ |  |  |
|  |  | 40 | 65 | 79 | 40 | 65 | 79 | 40 | 65 | 79 | 40 | 65 | 79 |
| $\overline{\mathrm{OE}}_{\mathbf{Y}}$ | $\mathrm{Y}_{0}-\mathrm{Y}_{15}$ | 18 | 22 | 25 | 18 | 22 | 25 | 18 | 18 | 25 | 18 | 18 | 25 |
| $\mathrm{OE}_{T}$ | $\mathrm{T}_{1}-\mathrm{T}_{4}$ | 18 | 18 | 20 | 18 | 18 | 20 | 15 | 15 | 20 | 15 | 15 | 20 |

## Clock and Puise Requirements (ns)

| Input | Minimum Low Time |  |  | Minimum High Time |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{4 0}$ | $\mathbf{6 5}$ | $\mathbf{7 9}$ | $\mathbf{4 0}$ | $\mathbf{6 5}$ | $\mathbf{7 9}$ |
| CP | 15 | 20 | 25 | 15 | 15 | 15 |
| DLE |  |  |  | 15 | 15 | 15 |
| $\overline{\text { IEN }}$ | 15 | 15 | 15 |  |  |  |

## Set-up and Hold Times (ns)

| [5] | Input | With Respect To | High to Low Transition |  |  |  |  |  | Low to High Transition |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Set-up |  |  | Hold |  |  | Set-up |  |  | Hold |  |  |  |
| CY7 | C9116 and CY7C9 |  | 40 | 65 | 79 | 40 | 65 | 79 | 40 | 65 | 79 | 40 | 65 | 79 |  |
| 1 | $\begin{aligned} & \mathrm{I}_{0-4} \\ & \text { (RAM Addr) } \end{aligned}$ | CP | 12 | 12 | 12 | 0 | 1 | 1 |  |  |  |  |  |  | Single Addr (Source) |
| 2 | $\begin{aligned} & \mathrm{I}_{0-4} \\ & \text { (RAM Addr) } \end{aligned}$ | $\frac{\text { CP \& }}{\overline{\text { IEN }}}$ | 5 | 7 | 7 |  | Do Not C |  | ange $\rightarrow$ |  |  | 0 | 0 | 0 | Two Addr (Destination) |
| 3 | $\begin{aligned} & \mathbf{I}_{0-15} \\ & \text { (Data) } \end{aligned}$ | CP |  |  |  |  |  |  | 43 | 56 | 65 | 0 | 0 | 0 |  |
| 4 | $\begin{aligned} & \mathrm{I}_{0-4} \\ & \text { (RAM Addr)[2] } \end{aligned}$ | $\overline{\text { IEN }}$ | 15[1] | 25 | $27^{[1]}$ | 5[1] | 12 | $12^{[1]}$ |  |  |  |  |  |  | Two Addr (Immediate) |
| 5 | $\mathrm{I}_{0-15}$ (Instr) ${ }^{\text {[3] }}$ | CP | 15[1] | 25 | 27[1] | 5[1] | 12 | 12 ${ }^{\text {[1] }}$ | 45 | 56 | 65 | 0 | 2 | 2 |  |
| 6 | $\overline{\text { IEN }}^{[2]}$ | CP |  |  |  |  |  |  |  |  |  | 8 | 8 | 8 | Two Addr (Immediate) |
| 7 | İEN HIGH | CP | 5 | 5 | 5 |  |  |  |  |  |  | 0 | 2 | 2 | Disable |
| 8 | IEN LOW | CP |  |  |  |  |  |  | 10 | 10 | 12 | 0 | 3 | 3 | Enable |
| 9 | IEN LOW | CP | 7 | 7 | 7 | 0 | 3 | 3 |  |  |  |  |  |  | Note 1 |
| 10 | $\overline{\text { SRE }}$ | CP |  |  |  |  |  |  | 10 | 10 | 12 | 0 | 1 | 1 |  |
| 11 | $\mathrm{Y}^{[4]}$ | CP |  |  |  |  |  |  | 39 | 45 | 53 | 0 | 0 | 0 |  |
| 12 | $\mathrm{Y}^{[4]}$ | DLE | 7 | 7 | 7 | 3 | 3 | 3 |  |  |  |  |  |  |  |
| 13 | DLE | CP |  |  |  |  |  |  | 20 | 46 | 54 | 0 | 0 | 0 |  |

## Jotes:

. Timing for immediate instruction for first cycle.
CY7C9117 only.
CY7C9115 and CY7C9116 only.
4. $\mathrm{Y}=\mathrm{D}$ for CY 7 C 9117 .
5. $\mathrm{t}_{\mathrm{SX}}$ and $\mathrm{t}_{\mathrm{HX}}$ referenced on the waveforms are looked up on this table by $\mathbf{x}=$ line number on the left. Ex: $\mathrm{tSI}^{2}=24 \mathrm{~ns}$ for -79 ns devices.

## Switching Waveforms

Single Address Access Timing


If $\mathrm{t}_{\mathrm{h} 11}$ is satisfied, $\mathrm{t}_{\mathrm{h} 10}$ need not be satisfied

## Double Address Access Timing



## One-Address Immediate Instruction Cycle Timing



Two-Address Immediate Instruction Timing (7C9117 Only)


## Typical DC and AC Characteristics









## Set-up and Hold Times (Cross Ref. Table)

| [1] | High to Low <br> Transition |  | Low to High <br> Transition |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Set-up | Hold | Set-up | Hold |
| 1 | $\mathrm{t}_{\mathbf{S} 1}$ | $\mathrm{t}_{\mathrm{h} 1}$ |  |  |
| 2 | $\mathrm{t}_{\mathbf{S} 2}$ |  |  | $\mathrm{t}_{\mathrm{h} 2}$ |
| 3 |  |  | $\mathrm{t}_{\mathbf{S} 3}$ | $\mathrm{t}_{\mathrm{h} 3}$ |
| 4 | $\mathrm{t}_{\mathbf{S} 5}$ | $\mathrm{t}_{\mathrm{h} 5}$ |  |  |
| 5 | $\mathrm{t}_{\mathbf{S} 4}$ | $\mathrm{t}_{\mathrm{h} 4}$ | $\mathrm{t}_{\mathbf{S} 13}$ | $\mathrm{t}_{\mathrm{h} 13}$ |
| 6 |  |  |  | $\mathrm{t}_{\mathrm{h} 6}$ |
| 7 | $\mathrm{t}_{\mathbf{S} 7}$ |  |  | $\mathrm{t}_{\mathrm{h} 7}$ |
| 8 |  |  | $\mathrm{t}_{\mathbf{S} 8}$ | $\mathrm{t}_{\mathrm{h} 8}$ |
| 9 | $\mathrm{t}_{\mathbf{S} 14}$ | $\mathrm{t}_{\mathrm{h} 14}$ |  |  |
| 10 |  |  | $\mathrm{t}_{\mathbf{S} 9}$ | $\mathrm{t}_{\mathrm{h} 9}$ |
| 11 |  |  | $\mathrm{t}_{\mathbf{S} 10}$ | $\mathrm{t}_{\mathrm{h} 10}$ |
| 12 | $\mathrm{t}_{\mathbf{S} 11}$ | $\mathrm{t}_{\mathrm{h} 11}$ |  |  |
| 13 |  |  | $\mathrm{t}_{\mathbf{S} 12}$ | $\mathrm{t}_{\mathrm{h} 12}$ |

Note:

1. Refer to Set-up and Hold times shown on pages 22 \& 23 .

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C9115-35JC | J69 | Commercial |
| 45 | CY7C9115-45JC | J69 |  |
| 65 | CY7C9115-65JC | J69 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C9116-35LC | L69 | Commercial |
|  | CY7C9116-35JC | J81 |  |
|  | CY7C9116-35DC | D28 |  |
| 45 | CY7C9116-45LC | L69 |  |
|  | CY7C9116-45JC | J81 |  |
|  | CY7C9116-45DC | D28 |  |
| 65 | CY7C9116-65LC | L69 |  |
|  | CY7C9116-65JC | J81 |  |
|  | CY7C9116-65DC | D28 |  |
| 40 | CY7C9116-40LMB | L69 | Military |
|  | CY7C9116-40DMB | D28 |  |
| 65 | CY7C9116-65LMB | L69 |  |
|  | CY7C9116-65DMB | D28 |  |
| 79 | CY7C9116-79LMB | L69 |  |
|  | CY7C9116-79DMB | D28 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C9117-35GC | G68 | Commercial |
|  | CY7C9117-35JC | J81 |  |
|  | CY7C9117-35LC | L81 |  |
| 45 | CY7C9117-45GC | G68 |  |
|  | CY7C9117-45JC | J81 |  |
|  | CY7C9117-45LC | L81 |  |
| 65 | CY7C9117-65GC | G68 |  |
|  | CY7C9117-65JC | J81 |  |
|  | CY7C9117-65LC | L81 |  |
| 40 | CY7C9117-40GMB | G68 | Military |
|  | CY7C9117-40LMB | L81 |  |
| 65 | CY7C9117-65GMB | G68 |  |
|  | CY7C9117-65LMB | L81 |  |
| 79 | CY7C9117-79GMB | G68 |  |
|  | CY7C9117-79LMB | L81 |  |

Military Specifications Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{Q} 1)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ (Max) | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathbf{I}_{0-4}$ (Addr) | $7,8,9,10,11$ |
| $\mathbf{I}_{0-15}$ (Data) | $7,8,9,10,11$ |
| $\mathbf{I}_{0-15(\text { Instr) }}$ | $7,8,9,10,11$ |
| DLE | $7,8,9,10,11$ |
| $\mathrm{t}_{1-4}$ | $7,8,9,10,11$ |
| CP | $7,8,9,10,11$ |
| $\mathrm{Y}_{0-15}$ | $7,8,9,10,11$ |
| $\overline{\mathrm{IEN}}$ | $7,8,9,10,11$ |
| $\overline{\mathrm{OE}}_{\mathrm{Y}}$ | $7,8,9,10,11$ |
| OE | $7,8,9,10,11$ |
| CP | $7,8,9,10,11$ |

Jocument \#: 38-00057-C
PRODUCTINFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND ..... 12
PROGRAMMING TOOLS
QUALITY AND ..... 13 RELIABILITY
PACKAGES14

## RISC

Introduction to RISC ..... 7-1
Device Number

CY7C601
CY7C602
CY7C604
CY7C605
Description
32-Bit RISC Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-6
Floating-Point Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-14
Cache Controller and Memory Management Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-20
Cache Controller and Memory Management Unit ............................................ . 7-29
32-Bit RISC Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-39

## Introduction to RISC

## Introduction

This section provides an overview of the basic concepts and advantages of RISC computer architectures in general and a brief summary of the specific features of the RISC computer implemented in Cypress's CY7C600 family.

## Scalable Processor Architecture

The Cypress CY7C600 family implements a RISC architecture called SPARC ${ }^{\text {m }}$. SPARC stands for Scalable Processor ARChitecture. It is applicable to large high-performance machines as well as small machines. The term "scalable" refers to the size of the smallest lines on a chip. As lines become smaller, chips get faster. However, some chip designs do not shrink well (they do not scale properly) because the architecture is too complicated. Because of its simplicity, the CY7C600 scales well. Consequently, CY7C600 systems will become faster as better semiconductor techniques are perfected. SPARC is an open computer architecture. We believe that the intelligent and aggressive nature of the SPARC design will make it an industry standard. The design specification is published, and other vendors are also producing SPARC microprocessors.

## What is RISC?

RISC, an acronym for Reduced Instruction Set Computer, is a style of computer architecture emphasizing simplicity and efficiency. RISC designs begin with a necessary and sufficient instruction set. Typically, a few simple operations account for almost all computations. RISC machines are about two to five times faster than machines with traditional complex instruction set architectures. Also, RISC machine's simpler designs are easier to implement, resulting in shorter design cycles.
RISC architectures are a response to the evolution from assembly language to high-level languages. Assembly language programs occasionally employ elaborate machine instructions, whereas high-level language compilers rarely do. For example, most C compilers use only about $30 \%$ of the available instructions on CISC machines. Studies show that approximately $80 \%$ of a typical program's computations require only about $20 \%$ of a processor's instruction set.

RISC is to hardware what the UNIX ${ }^{8}$ operating system is to software. The UNIX system proves that operating systems can be both simple and useful. Hardware studies lead to the same conclusion. As advances in semiconductor technology reduce the cost of processing and memory, overly complex instruction sets become a performance liability. The designers of RISC machines strive for hardware simplicity, with close cooperation between machine architecture and compiler design. At each step, computer architects must ask: to what extent does a feature improve or degrade performance and is it worth the cost of implementation? Each additional feature, no matter how useful it is in an isolated instance, makes all other perform more slowly by its mere presence.

The goal of RISC architecture is to maximize the effective speed of a design by performing infrequent functions in software, including hardware-only features that yield a net performance gain. Performance gains are measured by conducting detailed studies of large high-level language programs. RISC improves performance by providing the building blocks from which high-level functions can be synthesized without the overhead of general but complex instructions.

## RISC Architecture

The following characteristics are typical of RISC architectures, including the CY7C600 design:

- Single-cycle execution. Most instructions are executed in a single machine cycle.
- Hardwired control with no microcode. Microcode add a level of complexity and raises the number of cycles per instruction.
- Load/store, register-to-register design. All computational instructions involve registers. Memory accesses are made with only load and store instructions.
- Simple fixed-format instructions with few addressing modes. All instructions are one word long (typically 32 bits) and have few addressing modes.
- Pipelining. The instruction set design allows for the processing of several instructions at the same time.
- High-performance memory. RISC machines have at least 32 general-purpose registers (the 7C600 has 136) and large cache memories.
- Migration of functions to software. Only those features that measurably improve performance are implemented in hardware. Programs contain sequences of simple instructions for executing complex functions rather than the complex instructions themselves.
- Simple, efficient instruction pipeline visible to compilers. For example, branches take effect after execution of the following instruction, permitting a fetch of the next instruction during execution of the current instruction.
The real keys to enhanced performance are single-cycle execution and keeping the cycle time as short as possible. Many characteristics of RISC architectures, such as load/store and register-to-register design, facilitate single-cycle execution. Simple fixed-format instructions, in the other hand, permit shorter cycles by reducing decoding time.

Note that some of these features, particularly pipelining and highperformance memories, have been used in super-computer designs for many years. The difference is that in RISC architectures these ideas are integrated into a processor with a simple instruction set and no microcode.

Moving functionality from run time to compile time also enhances performance. Functions calculated at compile time do not require further calculating each time the program runs. Furthermore, optimizing compilers can rearrange pipelined instruction sequences
and arrange register-to-register operations to reuse computational results.
A new set of simplified design criteria has emerged:

- Instructions should be simple unless there is a good reason for complexity. To be worthwhile, a new instruction that increases cycle time by $10 \%$ must reduce the total number of cycles executed by at least $10 \%$.
- Microcode is generally no faster than sequences of hardwired instructions. Moving software into microcode does not make it better, it just makes it harder to modify.
- Fixed-format instructions and pipelined execution are more important than program size. As memory gets cheaper and faster, the space/time tradeoff resolves in favor of time. Reducing space no longer decreases time.
- Compiler technology should use simple instructions to generate more complex instructions. Instead of substituting a complicated microcoded instruction for several simple instructions, which compilers did in the 1970s, optimizing compilers can form sequences of simple, fast instructions out of complex highlevel code. Operands can be kept in registers to increase speed even further.


## RISC's Speed Advantage

Using any given benchmark, the performance ( P ) of a particular computer is inversely proportional to the product of the benchmark's instruction count (I), the average number of clock cycles per instruction (C), and the inverse of the clock speed ( S ). Assuming that a RISC machine runs at the same clock speed as a corresponding traditional machine, $S$ is identical. The number of clock cycles per instruction (C), is around 1.3 to 1.7 for RISC machines, and between 4 and 10 for traditional machines. This makes the instruction execution rate of RISC machines about 3 to 6 times faster than traditional machines. But because traditional machines have more powerful instructions, RISC machines must execute more instructions for the same program, typically about $10 \%$ to $30 \%$ more. Since RISC machines execute $10 \%$ to $30 \%$ more instructions 3 to 6 times faster, they are about 2 to 5 times faster than traditional machines for executing typical large programs.

$$
P=\frac{1}{I \times C \times \frac{1}{S}}
$$

Compiled programs on RISC machines are somewhat larger than compiled programs on traditional machines because several simple instructions replace one complex instruction resulting in decreased code density. All SPARC instructions are 32 bits wide, whereas some instructions on traditional machines are narrower. But the number of instructions actually executed may not be as great as the increased program size would indicate. A windowed register file, for example, often simplifies call/return sequences so that context switches become less expensive.

## CY7C600 Architecture

The SPARC CPU is composed of a CY7C601 Integer Unit (IU) that performs basic processing, and a CY7C602 Floating-Point Unit (FPU) that performs floating-point calculations. The CY7C602 is a SPARC-compatible floating-point unit. CY7C600-based computers typically have a Memory Management Unit (MMU), a large virtual-address cache for instructions and data, and are organized around a 32 -bit data and instruction bus.

The integer and floating-point units operate concurrently. The FPU performs floating-point calculations with a set number of floating-arithmetic units. The CY7C600 architecture also specifies an interface for the connection of an additional coprocessor.

## Instruction Categories

The CY7C600 architecture has about 50 integer instructions. CY7C600 instructions fall into seven basic categories:

- Load and store instructions (the only way to access memory). These instructions use two registers or a register and a constant to calculate the memory address involved. Half-word accesses must be aligned on 2-byte boundaries, word accesses on 4-byte boundaries, and double-word accesses on 8 -byte boundaries. These alignment restrictions greatly speed up memory access.
- Arithmetic/logical/shift instructions. These instructions compute a result that is a function of two source operands and then place the result in a register. They perform arithmetic, logical, or shift operations.
- Floating-point and coprocessor instructions. These include floating-point calculations, operations on floating-point registers, and instructions involving the optional coprocessor. Floa-ting-point operations execute concurrently with IU instructions and with other floating-point operations when necessary. This concurrency is transparent to the programmer.
- Control transfer instructions. These include jumps, calls, traps, and branches. Control transfers are usually delayed until after execution of the next instruction so that the pipeline is not emptied every time a control transfer occurs. Thus compilers can be optimized for delayed branching.
- Read/write control register instructions. These include instructions to read and write the contents of various control registers. Generally the source or destination is implied by the instructions.
- Artificial intelligence instructions. These include the tagged arithmetic instructions Tagged Add and Tagged Subtract. Tagged instructions are useful for implementing artificial intelligence languages such as LISP, because tags can automatically indicate to software interpreters the data type of arithmetic operands.
- Multiprocessing instructions. These include two instructions for implementing semaphores in memory: Atomic Load/Store Unsigned Byte, which loads a byte from memory and then sets the location to all 1s, and SWAP, which exchanges the contents of a register and memory location. Both of these instructions are "atomic" or ininterruptible.


## Register Windows

A unique feature contributing to the high performance of the CY7C600 design is its overlapping register windows. Results left in registers by a calling routine automatically become available operands for the called routine, reducing the nced for load and store instructions to main memory.
According to the architectural specification, there may be anywhere between 2 and 32 register windows, each window having 24 working registers, plus 8 global registers. The first implementation has 8 register windows with 24 registers each (but count only 16 since 8 overlap), plus 8 global registers, for a total of 136 registers. Recent research suggests that register windows and tagged arithmetic, found in CY7C600 systems, but not in other commercial RISC machines, are sufficient to provide excellent performance for expert system development requiring AI languages such as LISP and Smalltalk.

## Traps and Interrupts

The CY7C600 design supports a full set of traps and interrupts. They are handled by a table that supports 128 hardware and 128 software traps. Even though floating-point instructions can execute concurrently with integer instructions, floating-point traps are precise because the FPU supplies (from the table) the address of the instructions that failed.

## Protection

Some CY7C600 instructions are privileged and can only be executed while the processor is in supervisor mode. This instruction execution protection ensures that user programs cannot accidentally alter the state of the machine with respect to its peripherals.
The CY7C600 design also provides memory protection, which is essential for smooth multitasking operation. Memory protection makes it impossible for user programs to corrupt the system, other user programs, or themselves.

## Open Architecture

## Advantages of Open Architecture

The CY7C600 design is the first open RISC architecture, and one of the few open CPU architectures. Standard products are more beneficial than proprietary ones because standards allow users to acquire that most cost-effective hardware and software in a competitive multivendor marketplace. Integrated circuits come from several competing semiconductor vendors, while software is supplied by systems vendors. This advantage is lost when users are limited by a processor with proprietary hardware and software.

RISC architectures, and the CY7C600 design in particular, are easy to implement because they are relatively simple. Since they have short design cycles, RISC machines can absorb new technologies almost immediately, unlike more complicated computer architectures.

CY7C600 systems were designed to support:

- The C programming language and the UNIX operating system
- Numerical applications (using FORTRAN)
- Artificial intelligence and expert system applications using AI languages such as LISP and Prolog
Supporting C is relatively easy; most modern hardware architectures are able to do so. The one essential feature is byte addressability. However, numerical applications require fast floating-point operations and artificial intelligence applications require large address spaces and interchangeability of data types.
The floating-point processor, with pipelined floating-point operation capabilities, achieves the high performance needed for numerical applications.
For artificial intelligence and expert system applications, CY7C600 systems offer tagged instructions and word alignment. Because languages such as LISP and Prolog are often interpreted, word alignment makes it easier for interpreters to manipulate and interchange integers and different types of pointers. In the tagged instructions, the two low-order bits of an operand specify the type of operand. If an operand is an integer, most of the time it is added to (or subtracted from) a register. If an operand is a pointer, most of the time a memory reference is involved. Language interpreters can leave operands in the appropriate registers, greatly improving the performance of exploratory programming environments.

The CY7C600 architecture does not dictate a memory management unit (MMU), although a high-performance unit has been specified for the SPARC architecture. The same processor will be used in different types of machines. For example, a single-user machine with embedded applications does not need an MMU. By contrast, a multitasking machine used for timesharing, such as a traditional UNIX workstation, needs a paging MMU. Furthermore, a multiprocessor such as a vector machine or hypercube requires specialized memory management facilities. The CY7C600 architecture can be implemented with a different MMU configuration for each of these purposes, without affecting user software.

## CY7C600 Machines and Other RISC Machines

The CY7C600 design has more similarities to Berkeley's RISC-II architecture than to any other RISC architecture. Like the RISCII architecture, it uses register windows in order to reduce the number of load/store instructions. The CY7C600 architecture allows 32 register windows, but the initial implementation has 8 windows. The tagged instructions are derived from SOAR, the "Smalltalk On A RISC" processor developed at Berkeley after implementing RISC-II.

CY7C600 systems are designed for optimal floating-point performance and support single-, double-, and extended-precision operands and operations, as specified by the ANIS/IEEE 754 floa-ting-point standard. High floating-point performance results from concurrency of the IU and FPU. The integer unit loads and stores floating-point operands, while the floating-point unit performs calculations. If an error (such as a floating-point exception) occurs, the floating-point unit specifies precisely where the trap took place; execution is expediently resumed at the discretion of the integer unit. Furthermore, the floating-point unit has an internal instruction queue; it can operate while the integer unit is processing unrelated functions.

CY7C600 systems deliver very high levels of performance. The flexibility of the architecture makes future systems capable of delivering performance many times greater than the performance of the initial implementation. Moreover, the openness of the architecture makes it possible to absorb technological advances almost as soon as they occur.

## CY7C600 Product Family

Since the CY7C600 has been designed to offer a complete solution fo the implementation of high-performance computers and controllers, the family consists of several members including an Integer Unit, a Floating-Point Controller, a Floating-Point Processor, a Cache Controller and Memory Management Unit, and a Cache Data RAM.
The SPARC processor family consists of a CY7C601 Integer Unit to perform all non-floating-point operations and a CY7C608 Floa-ting-Point Controller (FPC), which interfaces to a CY7C609 Floa-ting-Point Processor to perform floating-point arithmetic concurrent with the IU. Support is also provided for a second generic coprocessor interface. The IU communicates with external memory via a 32-bit address bus and a 32-bit data/instruction bus. In typical data-processing applications, the IU and FPU are combined with a high-performance CY7C604 Cache Controller and Memory Management Unit and a cache memory implemented with CY7C157 Cache RAMs. In many dedicated controller applications the IU can function by itself with high-speed local memory only.

## CY7C601 Integer Unit

The IU is the basic processing engine that executes all of the instruction set except for floating-point operations. The CY7C601 IU contains a large $136 \times 32$ triple-port register file, which is divided into 8 windows. Each window contains 24 working registers and has access to the same 8 global registers. Acurrent window pointer (CWP) filed in the Processor State Register keeps track of which window is currently active. The CWP is decremented when the processor calls a subroutine and is incremented when the processor returns.

The registers in each window are divided into ins, outs, and locals, Each window shares its ins and outs with adjacent windows. The outs of the previous window are the ins of the current window, and the outs of the current window are the ins of the next window. The globals are equally available to all windows and the locals are unique to each window. The windows are joined together in a circular stack where the outs of the last window are the ins of the first window.
The IU supports a multitasking operating system by providing user and supervisor modes. Some instructions are privileged and can only be executed while the processor is in supervisor mode. Changing from user to supervisor mode requires taking a hardware interrupt or executing a trap instruction.
The IU supports both asynchronous traps (interrupts) and synchronous traps (error conditions and trap instructions). Traps transfer control to an offset within a table. The base address of the table is specified by a Trap Base Register and the offset is a function of the trap type. Traps are taken before the current instruction causes any changes visible to the programmer and can therefore be considered to occur between instructions.

## CY7C602 Floating-Point Unit

The CY7C602 FPU provides high-performance, IEEE STD-754-1985-compatible single- and double-precision floatingpoint calculations for 7C600 systems and is designed to operate concurrently with the CY7C601. All address and control signals for memory accesses by the CY7C602 are supplied by the CY7C601. Floating-point instructions are addressed by the CY7C601, and are simultaneously latched from the data bus by both the CY7C601 and CY7C602. Floating-point instructions are concurrently decoded by the CY7C601 and the CY7C602, but do not begin execution in the CY7C602 until after the instruction is enabled by a signal from the CY7C601. Pending and currently executing FP instructions are placed in an on-chip queue while the IU continues to execute non-floating-point instructions.
The CY7C602 has a $32 \times 32$-bit data register file for floating-point operations. The contents of these registers are transferred to and from external memory under control of the CY7C601 using floa-ting-point load/store instructions. Addresses and control signals for data accesses during a floating-point load or store are supplied by the CY7C601, while the CY7C602 supplies or receives data. A1though the CY7C602 operates concurrently with the CY7C601, a program containing floating-point computations generates results as if the instructions were being executed sequentially.

## CY7C604 Cache Controller and Memory Management Unit

The CY7C604 Cache Controller and Memory Management Unit (CMU) provides hardware support for a demand-paged virtual memory environment for the CY7C601 processor. The CY7C604
conforms to the standard SPARC architecture definition for memory management. Page size is fixed at 4 kilobytes. The CMU translates 32 -bit virtual addresses from the processor into 36-bit physical addresses and provides both write-through and buffered copy-back cache policies. The on-chip context register allows support of up to 4096 contexts.

High-speed address look-up is provided by an on-chip translation lookaside buffer (TLB). Each entry contains the virtual to physical mapping of a 4 -kbyte page. If a virtual address match is detected in one of the TLB entries, the physical address translation contained in that entry will be delivered to the outputs of the CMU. If the virtual address from the processor has no corresponding entry in the CMU, the CMU will automatically perform address translation for the virtual address using on-chip hardware to access a main memory resident three-level page table. Each "matched" TLB entry is checked for protection violation automatically and violations are reported to the Integer Unit as memory exceptions.
The CMU also provides storage for 2048 cache address tags for a $64-\mathrm{kbyte}$ cache with a 32 -byte line size. The tag entries can be directly written or read by the processor. In normal operation, eleven low-order bits, 15-5, of the virtual address from the processor are used to select one of the tag entries in the CY7C604 and its 16-bit contents are compared on chip with the 16 high-order processor address bits to determine if the cache contains the required data or instruction. This cache hit/miss comparison is then qualified by various built-in protection checks and the result is output. Pipelined accesses are supported via on-chip registers that capture both address and data from the processor.
The CY7C604 also contains the logic required in a system to implement the byte and half-word write capabilities provided in the SPARC instruction set. Cache tag update is also simplified by an automatic page update on miss feature, which eliminates the need for processor accesses during tag update.

## CY7C605 Cache Controller and Memory Management Unit for Multiprocessor Systems

The CY7C605 Cache Controller and Memory Management Unit is an extension of the CY7C604 for use in multiprocessor systems. The CY7C605 provides the same SPARC reference MMU as the CY7C604, but adds an enhanced cache controller that incorporates bus snooping and cache coherency protocol required to maintain a multiprocessor cache. The CY7C605 provides a dualcache tag memory, which allows the CY7C605 to perform bus snooping while it simultaneously supports cache accesses by the CY7C601. The CY7C605 cache coherency protocol is based on the IEEE Futurebus, which has been recognized as a superior protocol for maintaining cache consistency without degrading processor performance.
The CY7C605 supports direct data intervention, which is the capability of a CY7C605-based cache to directly supply modified data to another requesting cache without first requiring main memory in order to supply modified data to another cache. In addition to direct data intervention, the CY7C605 also supports memory reflection. Memory reflection allows a memory system to automatically update itself during a direct data intervention operation. This feature allows a multiprocessing system to update both a requesting cache and main memory in a single bus operation. The CY7C605 is designed to be pin-compatible with the CY7C604. This feature allows a system to be upgraded from uniprocessor to
multiprocessor by modifying the operating system and replacing the CY7C604 with the CY7C605.

## CY7C157 Cache Data RAM

The CY7C157 16Kx 16 static RAMs are designed to interface easily to and provide maximum performance for the CY7C600 processor. The RAM has registered address inputs and latched data inputs and outputs as well as a self-timed write pulse that greatly simplifies the design of cache memories for the CY7C601 Integer Unit. The device has a single clock that controls loading of the ad-
dress register, data input latches, data output latches, pipeline control latch, and chip enable register. The chip enable is clocked into a register and pipelined through a control register to condition the output enable. This pipelined design allows a cache that works as an extension of the internal instruction pipeline of the CY7C601 Integer Unit, thereby maximizing performance. The write enable is edge-activated and self-timed, thereby eliminating the need for the user to generate accurate write pulses in external logic. A separate asynchronous output enable is provided to disable outputs during a write or to allow other devices access to the bus.


Figure 1. Full System Block Diagram

Copyright 1989 by Cypress Semiconductor Corporation and Sun Microsystems, Inc.

SPARC ${ }^{\mathrm{mm}}$, Sun-4 ${ }^{\mathrm{mm}}$, and NFS ${ }^{\text {m }}$ are trademarks of Sun Microsystems, Inc.
UNIX $B^{8}$ is a registered trademark of AT\&T Bell Laboratories.
VAX ${ }^{8}$ is a registered trademark of Digital Equipment Corporation.

## SEMICONDUCTOR

## Features

- Reduced Instruction Set Computer (RISC) Architecture
- Simple format instructions
- Most instructions execute in a single cycle
- Very high performance
$-25-$, $33-$, and $40-\mathrm{MHz}$ clock speeds yield 18, 24, and 29 MIPS sustained throughput respectively
- Very fast interrupt response
- Four-stage pipeline
- Large windowed register file
-136 general-purpose 32-bit registers
- Registers can be used as eight windows of 24 registers each for low procedure overhead
- Registers can also be used as register banks for fast context switching
- Multiprocessing support
- Large virtual address space
- 32-bit virtual address bus
- 8-bit address space identifier bus
- Hardware pipeline interlocks
- Multitasking support
- User/supervisor modes
- Privileged instructions
- Artificial intelligence support
- High-performance coprocessor interface for user-defined coprocessor


## 32-Bit RISC Processor

## Overview (continued)

The CY7C601 SPARC processor provides the following features:
Simple instruction format. All instructions are 32-bits wide and aligned on 32 -bit boundaries in memory. The three basic instruction formats feature uniform placement of opcode and address fields.
Register intensive architecture. Most instructions operate on either two registers or one register and a constant, and place the result in a third register. Only load and store instructions access off-chip memory.
Large windowed register file. The processor has 136 on-chip 32 -bit registers configured as eight overlapping sets of 24 registers each and eight global registers. This scheme allows compilers to cache local values across subroutine calls and provides a register based parameter passing mechanism.
Delayed control transfer. The processor always fetches the next instruction after a control transfer, and either executes it or annuls it depending on the state of a bit in the control transfer instruction. This feature allows compilers to rearrange code to place a useful instruction after a delayed control transfer and thereby take better advantage of the processor pipeline.
Concurrent floating-point. Floating-point instructions can execute concurrently with each other and with non-floating-point instructions.
Fast interrupt response. Interrupt inputs are sampled on every clock cycle and can be acknowledged in one to three cycles. The first instruction of an interrupt service routine can be executed within 6 to 8 cycles of receiving the interrupt request.

## The 7C600 Family

The SPARC processor family consists of a CY7C601 integer unit to perform all non-floating-point operations and a CY7C602 Floating-Point Unit (FPU) to perform floating-point arithmetic concurrent with the CY7C601. Support is also provided for a second generic coprocessor interface. The CY7C601 communicates with external memory via a 32 -bit address bus and a 32 -bit data/instruction bus. In typical data processing applications, the CY7C601 and CY7C602 are combined with a high-performance CY7C604 memory management unit and cache controller and a cache memory implemented with CY7C157 16-kbyte x 16 cache RAMS. In many dedicated controller applications the CY7C601 can function by itself with only high speed local memory.

## Coprocessor Interface

The CY7C601 is the basic processing engine which executes all of the instruction set except for floating-point operations. The CY7C601 and CY7C602 operate concurrently. The CY7C602 recognizes floating-point instructions and places them in a queue while the CY7C601 continues to execute non-floating-point instructions. If the CY7C602 encounters an instruction which will not fit in its queue, the CY7C602 holds the CY7C601 until the instruction can be stored. The CY7C602 contains its own set of registers on which it operates. The contents of these registers are transferred to and from external memory under control of the CY7C601 via floating-point load/store instructions. Processor interlock hardware hides floating-point concurrency from the compiler or assembly language programmer. A program containing floating-point computations generates the same results as if instructions were executed sequentially.

## Registers

The CY7C601 contains a large $136 \times 32$ triple-port register file which is divided into 8 windows, each with 24 working registers and each having access to the same 8 global registers. A Current Window Pointer (CWP) field in the processor state register keeps track of which window is currently active. The CWP is decremented when the processor calls a subroutine and is incremented when the processor returns. The registers in each window are divided into ins, outs, and locals. The eight global registers are shared by all windows and appear as registers 0-7 in each window. Registers 8-15 serve as outs, registers 16-23 as locals, and 24-31 serve as ins. Each window shares its ins and outs with adjacent windows. The outs of the previous window are the ins of the current window, and the outs of the current window are the ins of the next window. The globals are equally available to all windows and the locals are unique to each window. The windows are joined together in a circular stack where the outs of window 7 are the ins of window 0 .

## Multitasking Support

The CY7C601 supports a multitasking operating system by providing user and supervisor modes. Some instructions are privileged and can only be executed while the processor is in supervisor mode. Changing from user to supervisor mode requires taking a hardware interrupt or executing a trap instruction.

## Interrupts and Traps

The CY7C601 supports both asynchronous traps (interrupts) and synchronous traps (error conditions and trap instructions). Traps transfer control to an offset within a table. The base address of the table is specified by a trap base register and the offset is a function of the trap type. Traps are taken before the current instruction causes any changes visible to the programmer and can therefore be considered to occur between instructions.

## Instruction Set Summary

Instructions fall into five basic categories as follows:

1. Load and store instructions. Load and store are the only instructions which access external memory. They use two CY7C601 registers or one CY7C601 register and a signed immediate value to generate the memory address. The instruction destination field specifies either an CY7C601 register, a CY7C602 register, or a coprocessor register as the destination for a load or source for a store. Integer load and store instructions support 8 -, 16 -, 32 -, and 64-bit transfers while floating-point and coprocessor instructions support 32 - and 64 -bit accesses.
2. Arithmetic/logical/shift. These instructions compute a result that is a function of two source operands and write the result into a destination register or discard it. They perform arithmetic, tagged arithmetic, logical, and shift operations. An instruction SETHI, useful in creating 32-bit constants in two instructions, writes a 22 -bit constant into the high order bits of a register and zeroes the remaining bits. The contents of any register can be shifted left or right any number of bits in one clock cycle as specified by a register or the instruction itself. The tagged instructions are useful in artificial intelligence applications.
3. Control transfer. Control transfer instructions include jumps, calls, traps and branches. Control transfer is usually delayed so that the instruction immediately following the control transfer
(called the delay instruction) is executed before control is transferred to the target location. The delay instruction is always fetched, however, a bit in the control transfer instruction can cause the delay instruction to be nullified if the branch is not taken. This flexibility increases the likelihood that a useful instruction can be placed after the control transfer thereby filling an otherwise unused hole in the processors pipeline. Branch and call instructions use program counter relative displacements. A jump and link instruction uses a register indirect displacement computing its target address as either the sum of two registers or the sum of a register and a 13 -bit signed immediate value. The branch instruction provides a displacement plus or minus 8 megabytes, and the call instructions 30-bit displacement allows transfer to almost any address.
4. Read/write control registers. The processor provides special instructions to read and write the contents of the various control registers within the machine. These registers include the multiply step register, processor state register, window invalid mask register, and trap base register.
5. Floating-point/coprocessor instructions. These instructions include all floating-point conversion and arithmetic operations as well as future coprocessor instructions. These instructions involve operations only on the contents of the register file internal to the CY7C602 or coprocessor.
The instruction set of the processor is summarized in Table 1.

## Registers

The following sections provide an overview of the 7C601 registers. The CY7C601 has two types of registers; working registers (r registers), and control registers. The r registers provide storage for processes, and the control registers keep track of and control the state of the CY7C601.


Figure 1. Register Windows
r Registers. The r registers (Figure 1) consist of eight 32-bit global registers, and 8 windows, each having twenty-four 32 -bit registers. Each two adjacent windows are overlapped in eight registers. This results in a total of 136 32-bit general purpose registers on the chip.
CY7C601 Control Registers. The CY7C601 control registers contain various addresses and pointers used by the system to control its internal state. They include the Program Counters (PC and nPC ), the Processor State Register (PSR), the Window Invalid Mask register (WIM), the Trap Base Register (TBR), and the Y register. The following paragraphs briefly describe each:


Figure 2. Processor State Register
Processor Status Register (PSR). The processor status register contains fields that describe and control the state of the CY7C601. IU Implementation and IU Version Numbers (IMPL field, $P S R<31: 28>$; VER field, $P S R<27: 24>$ ). These are read-only fields in the PSR. The version number and the implementation number are each set to " 0001 ".

Table 1. Instruction Set Summary

|  | Inputs | Operation |  | Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \hline \text { LDSB(LDSBA*) } \\ & \text { LDSH(LDSHA* } \\ & \text { LDUB(LDUBA*) } \\ & \text { LDUH(LDUHA*) } \\ & \text { LD(LDA* } \\ & \text { LDD(LDDA*) } \\ & \hline \end{aligned}$ | Load Signed Byte <br> Load Signed Halfword <br> Load Unsigned Byte <br> Load Unsigned Halfword <br> Load Word <br> Load Doubleword | (from Alternate Space) (from Alternate Space) (from Alternate Space) (from Alternate Space) (from Alternate Space) (from Alternate Space) | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 3 \end{aligned}$ |
|  | LDF LDDF LDFSR | Load Floating Point <br> Load Double Floating Point <br> Load Floating Point State Register |  | $\begin{aligned} & 2 \\ & 3 \\ & 2 \end{aligned}$ |
|  | LDC LDDC LDCSR | Load Coprocessor Load Double Coprocessor Load Coprocessor State Register |  | $\begin{aligned} & 2 \\ & 3 \\ & 2 \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { STB(STBA*) } \\ & \text { STH(STHA*) } \\ & \text { ST(STA*) } \\ & \text { STD(STDA*) } \\ & \hline \end{aligned}$ | Store Byte <br> Store Halfword <br> Store Word <br> Store Doubleword | (into Alternate Space) (into Alternate Space) (into Alternate Space) (into Alternate Space) | $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 4 \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { STF } \\ & \text { STDF } \\ & \text { STFSR } \\ & \text { STDFQ* } \end{aligned}$ | Store Floating Point Store Double Floating Point Store Floating Point State Register Store Double Floating Point Queue |  | $\begin{aligned} & 3 \\ & 4 \\ & 3 \\ & 4 \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { STC } \\ & \text { STDC } \\ & \text { STCSR } \\ & \text { STDCO* } \end{aligned}$ | Store Coprocessor <br> Store Double Coprocessor <br> Store Coprocessor State Register <br> Store Double Coprocessor Queue |  | $\begin{aligned} & 3 \\ & 4 \\ & 3 \\ & 4 \end{aligned}$ |
|  | $\begin{aligned} & \text { LDSTUB(LDSTUBA*) } \\ & \text { SWAP(SWAPA*) } \end{aligned}$ | Atomic Load/Store Unsigned Byte Swap r Register with Memory | (in Alternate Space) <br> (in Alternate Space) | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |
|  | $\begin{aligned} & \text { ADD(ADDcc) } \\ & \text { ADDX(ADDXcc) } \end{aligned}$ | Add <br> Add with Carry | (modify icc) (modify icc) | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
|  | TADDcc(TADDccTV) | Tagged Add and modify icc | (and Trap on overflow) | 1 |
|  | $\begin{aligned} & \text { SUB(SUBcc) } \\ & \text { SUBX(SUBXcc) } \end{aligned}$ | Subtract <br> Subtract with Carry | $\begin{aligned} & \text { (modify icc) } \\ & \text { (modify icc) } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
|  | TSUBcc(TSUBccTV) | Tagged Subtract and modify icc | (and Trap on overflow) | 1 |
|  | MULSce | Multiply Step and modify icc |  | 1 |
|  | AND(ANDcc) ANDN(ANDNcc) OR(ORcc) ORN(ORNcc) XOR(XORcc) XNOR(XNORcc) | And <br> And Not <br> Inclusive Or <br> Inclusive Or Not <br> Exclusive Or <br> Exclusive Nor | (and modify icc) (and modify icc) (and modify icc) (and modify icc) (and modify icc) (and modify icc) | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
|  | $\begin{aligned} & \text { SLL } \\ & \text { SRL } \\ & \text { SRA } \end{aligned}$ | Shift Left Logical Shift Right Logical Shift Right Arithmetic |  | 1 1 1 |
|  | SETHI | Set High 22 Bits of r Register |  | 1 |
|  | SAVE <br> RESTORE | Save Caller's window Restore Caller's window |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
|  | Bicc FBicc CBccc | Branch on Integer Condition Codes Branch on Floating Point Condition Codes Branch on Coprocessor Condition Codes |  | $\begin{aligned} & \hline 1^{* *} \\ & 1^{* *} \\ & 1^{* *} \end{aligned}$ |
|  | CALL | Call |  | 1** |
|  | JMPL | Jump and Link |  | 2** |
|  | RETT | Return from Trap |  | 2** |
|  | Ticc | Trap on Integer Condition Codes |  | 1 (4 if Taken) |

Table 1. Instruction Set Summary (continued)


* Privileged instruction.

Integer Condition Codes ( $P S R<23: 20>$ ). The integer condition codes consist of four flags: negative, zero, overflow, and carry. These flags are set by the conditions occurring during integer logic and arithmetic operations.
Enable Coprocessor (EC bit, PSR<13>). This bit is used to enable the coprocessor. If a coprocessor operation (CPop) is encountered and the EC bit is cleared (i.e., coprocessor disabled), a coprocessor disabled trap is generated.
Enable Floating Point Unit (EF bit, PSR $<12>$ ). This bit is used to enable the floating point unit. If a floating point operation (FPop) is encountered and the EF bit is cleared (i.e., FPU disabled), a floating point disabled trap is generated.
Processor Interrupt Level (PIL field, PSR $<11: 8>$ ). This four bit field sets the CY7C601 interrupt level. The CY7C601 will only acknowledge interrupts greater than the level indicated by the PIL field. Bit 11 is the MSB; bit 8 is the LSB.
Supervisor Mode ( $S$ bit, PSR $<7>$ ). $\quad S=1$ indicates that the CY7C601 is in supervisor mode. Supervisor mode can only be entered by a software or hardware trap.
Previous Supervisor Mode (PS bit, PSR < $6>$ ). This bit indicates the state of the supervisor bit before the most recent trap.
Trap Enable (ET bit, PSR $<5>$ ). This bit enables or disables the CY7C611 traps. This bit is automatically set to 0 (traps disabled) upon entering a trap. When $\mathrm{ET}=0$, all asynchronous traps are ignored. If a synchronous trap occurs when ET $=0$, the CY7C601 enters error mode.
Current Window Pointer (CWP field, $\operatorname{PSR}<4: 0>$ ). The r registers are addressed by the Current Window Pointer (CWP), a field of the Processor Status Register (PSR), which points to the 24 active local registers. It is incremented by a RESTORE instruction and decremented by a SAVE instruction. Note that the globals are always accessible regardless of the CWP. In the overlapping configuration each window shares its ins and outs with adjacent windows. The outs from a previous window (CWP +1 ) are the ins of the current window, and the outs from the current window are the ins for the next window (CWP -1). In both the windowed and register bank configurations globals are equally available and the locals are unique to each window.
Program Counters (PC and nPC). The Program Counter (PC) holds the address of the instruction being executed, and the next Program Counter (nPC) holds the address of the next instruction to be executed.
** Assuming delay slot is filled with useful instruction.
Trap Base Register (TBR). The trap base register contains the base address of the trap table and a field that provides a pointer into the trap table.

| Trap Base Address |  | Trap Type (tt) |  | Reserved |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 20 |  | 8 | 4 |  |  |
| 31 | 12 | 11 | 4 | 0 |  |

Figure 3. Trap Base Register

Window Invalid Mask Register (WIM). The window invalid mask register determines which windows are valid and which window accesses cause window_overflow and window_underflow traps.


Figure 4. Window Invalid Mask
Y register. The Y register is used to hold the partial product during execution of the multiply-step instruction (MULSCC).

## Pin Description

The integer unit's external signals fall into three categories: 1) memory subsystem interface signals, 2) floating-point unit/ coprocessor interface signals, and 3) miscellaneous I/O signals. These are described in the following sections. Paragraphs after the tables describe each signal. Signals that are active LOW are marked with an overcomer; all others are active HIGH. For example, $\overline{\mathrm{WE}}$ is active LOW, while RD is active HIGH.

## Memory Subsystem Interface Signals

A[31:0]. These 32 bits are the addresses of instructions or data and they are sent out "unlatched" by the integer unit. Assertion
of the MAO signal during a cache miss will force the integer unit to put the previous (missed) address on the address bus. A[31:0] pins are tristated if the $\overline{\mathrm{AOE}}$ or TOE signal is deasserted.
ASI[7:0]. These 8 bits are the address space identifier for an instruction or data access to the memory. ASI[7:0] are sent out "unlatched" by the integer unit. The value on these pins during any given cycle is the address space identifier corresponding to the memory address on the $\mathbf{A}[31: 0]$ pins at that cycle. Assertion of the MAO signal during a cache miss will force the integer unit to put the previous address space identifier on the ASI[7:0] pins. ASI[7:0] pins are tristated if the $\overline{\mathrm{AOE}}$ or $\overline{\mathrm{TOE}}$ signal is deasserted. Normally, the encoding of the ASI bits is as shown in Table 2. The remaining codes are software generated.

Table 2. ASI Bit Assignment

| Address Space Identifier (ASI) | Address Space |
| :---: | :--- |
| 00001000 | User Instruction |
| 00001010 | User Data |
| 00001001 | Supervisor Instruction |
| 00001011 | Supervisor Data |

D [31:0]. $\mathrm{D}[31: 0]$ is the bi-directional data bus to and from the integer unit. The data bus is driven by the integer unit during the execution of integer store instructions and the store cycle of atomic load/store instructions. Similarly, the data bus is driven by the floating point unit only during the execution of float-ing-point store instructions. The store data is sent out unlatched and must be latched externally before it is used. Once latched, store data is valid during the second data cycle of a store single access, the second and third data cycle of a store double access, and the third data cycle of an atomic load store access. The alignment for load and store instructions is done inside the processor. A double word is aligned on an 8-byte boundary, a word is aligned on a 4-byte boundary, and a half word is aligned on a 2-byte boundary. $\mathrm{D}(31)$ corresponds to the most significant bit of the least significant byte of the 32 -bit word. If a double word, word, or half word load or store instruction generates an improperly aligned address, a memory address not aligned trap will occur. Instructions and operands are always expected to be fetched from a 32-bit wide memory.
SIZE[1:0]. These two bits specify the data size associated with a data or instruction fetch. Size bits are sent out "unlatched" by the integer unit. The value on these pins at any given cycle is the data size corresponding to the memory address on the $\mathrm{A}[31: 0]$ pins at that cycle. SIZE[1:0] remains valid on the bus during all data cycles of loads, stores, load_doubles, store_doubles and atomic load stores. Since all instructions are 32 -bits long, SIZE [1:0] is set to " 10 " during all instruction fetch cycles. Encoding of the SIZE[1:0] bits is shown in Table 3.

Table 3. Size Bit Assignment

| Size 1 | Size 0 | Data Transfer Type |
| :---: | :---: | :--- |
| 0 | 0 | Byte |
| 0 | 1 | Halfword |
| 1 | 0 | Word |
| 1 | 1 | Word (Load/Store Double) |

$\overline{\text { MHOLDA }}$ and MHOLDB. The processor pipeline will be frozen while $\overline{\text { MHOLDA }}$ or $\overline{\text { MHOLDB }}$ is asserted and the CY7C601 out-
puts will revert to and maintain the value they had at the rising edge of the clock in the cycle before MHOLDA or MHOLDB was asserted. MHOLDA/B is used to freeze the clock to both the integer and floating point units during a cache miss (for systems with cache) or when a slow memory is accessed. This signal must be presented to the processor chip at the beginning of each processor clock cycle and be stable during the high time of the processor clock. Either MHOLDA or MHOLDB can be used for stopping the processor during a cache miss or memory exception. $\overline{M H O L D B}$ has the same definition as MHOLDA. The processor hardware uses the logical "OR" of all hold signals (i.e., MHOL $\overline{\mathrm{DA}}, \overline{\mathrm{MHOLDB}}$ and BHOLD ) to generate a final hold signal for freezing the processor pipeline. All HOLD signals are latched (transparent latch) in the CY7C601 before they are used.
$\overline{\text { BHOLD. }} \overline{\mathrm{BHOLD}}$ is asserted by the I/O controller when an external bus master requests the data bus. Assertion of this signal will freeze the processor pipeline. External logic should guarantee that after deassertion of BHOLD, the data at all inputs to the chip is the same as what it was before BHOLD was asserted. This signal must be presented to the processor chip at the beginning of each processor clock cycle and be stable during the high time of the processor clock since the CY7C601 processes the BHOLD input through a transparent latch before it is used. BHOLD should be used only for bus access requests by an external device since the MDS and MEXC signals are not recognized while this input is active. $\overline{\text { BHOLD }}$ should not be deasserted while LOCK is asserted.
MDS. Assertion of this signal will enable the clock input to the on-chip instruction register (during an instruction fetch) or to the load result register (during a data fetch). In a system with cache, $\overline{\text { MDS }}$ is used to signal the processor when the missed data (cache miss) is ready on the bus. In a system with slow memories, MDS is used to signal the processor when the read data is available on the bus. MDS must be asserted only while the processor is frozen by either the MHOLDA or MHOLDB input signals. The CY7C601 samples the MDS signal via an on-chip transparent latch before it is used. The MDS signal is also used for strobing memory exceptions. In other words, $\overline{M D S}$ should be asserted whenever MEXC is asserted (see MEXC definition).
MEXC. This signal is asserted by the memory (or cache) controller to initiate an instruction (or data) exception trap. MEXC is latched in the processor at the rising edge of CLK and is used in the following cycle. If MEXC is asserted during an instruction fetch cycle an instruction access exception is generated, and if MEXC is asserted during a data fetch cycle, a data access exception trap is generated. The MEXC signal is used during (MHOLD) in conjunction with the MDS signal to indicate to the CY7C601 that the memory system was unable to supply valid instruction or data. If MDS is applied without MEXC, the CY7C601 accepts the contents of the data bus as valid information but when MDS is applied with MEXC an exception trap is generated and the contents of the data bus is ignored by the CY7C601. (i.e., $\overline{\text { MHOLD }}$ and $\overline{\text { MDS }}$ must be low when MEXC is asserted). MEXC must be deasserted in the same clock cycle in which MHOLD is released.

MAO. This signal is used during a MHOLD by the integer unit to select between the current memory access parameters and the previous (missed) memory parameters (i.e., the value of those parameters at the second rising edge of CLK before MHOLD was applied). A logic high value at this pin during a cache miss will cause the integer unit to put A[31:0], ASI[7:0], SIZE[1:0], RD, WE, WRT, LDSTO, LOCK, and DXFER values corresponding to the missed memory address on the bus. Normally, MAO should
be kept at a "low" level, selecting the access parameters for the current access. MAO should not be used during store cycle misses because the WE output would be lost .
$\overline{\mathbf{A O E}}$. deassertion of this signal will three-state all output drivers associated with $\mathrm{A}[31: 0]$ and $\mathrm{ASI}[7: 0]$ outputs. $\overline{\mathrm{AOE}}$ is connected directly to the output drivers of the address and ASI signals and must be asserted during normal operations. This signal should be deasserted only when the bus is granted to another bus master (i.e., when either BHOLD, MHOLDA or MHOLDB is asserted).
$\overline{\text { DOE. deassertion of this signal will three-state all output drivers }}$ of the data $\mathrm{D}[31: 0]$ bus. $\overline{\mathrm{DOE}}$ is connected directly to the data bus output drivers and must be asserted during normal operations. This signal should be deasserted only when the bus is granted to another bus master (i.e., when either BHOLD, MHOLDA or MHOLDB is asserted).
COE. deassertion of this signal will three-state all output drivers associated with SIZE [1:0], RD, WE, WRT, LOCK, LDSTO and DXFER outputs. COE is connected directly to the output drivers and must be asserted during normal operations. This signal should be deasserted only when the bus is granted to another bus master (i.e., when either BHOLD, MHOLDA, or MHOLDB is asserted).
RD. This signal specifies whether the current memory access is a read or write operation. It is sent out "unlatched" by the integer unit and must be latched externally before it is used. RD is set to " 0 " only during data cycles of store instructions including the store cycles of atomic load store instructions. This signal when used in conjunction with SIZE[1:0], ASI[7:0], and LDSTO, can be used to check access rights of bus transactions. In addition, the RD signal may be used to turn off the output drivers of data RAMs during a store operation. For atomic load store instructions the RD signal is " 1 " during the first data cycle (read cycle) and " 0 " during the second and third data cycles (write cycle).
$\overline{\mathbf{W E}}$. This signal is asserted by the integer unit during the second data cycle of store single instructions, the second and third data cycles of store double instructions, and the third data cycle of atomic load/store instructions. The WE signal is sent out "unlatched" and must be latched externally before it is used. The $\overline{\mathrm{WE}}$ signal may be externally qualified by HOLD signals (i.e., MHOL$\overline{\mathrm{DA}}$ and MHOLDB) to avoid writing into the memory during memory exceptions.
WRT. This signal is asserted (set to " 1 ") by the processor during the first data cycle of single or double integer store instructions, the first data cycle of single or double floating-point store instructions, and the second data cycle of atomic load/store instructions. WRT is sent out "unlatched" and must be latched externally before it is used.
LDSTO. This signal is asserted by the integer unit during the data cycles of atomic load store operations. LDSTO is sent out "unlatched" by the integer unit and must be latched externally before it is used.
LOCK. This signal is set to " 1 " when the processor needs the bus for multiple cycle transactions such as atomic load/store, double loads and double stores. LOCK signal is sent "unlatched" and should be latched externally before it is used. The bus may not be granted to another bus master as long as LOCK signal is asserted (i.e., BHOLD should not be asserted in the following processor clock cycle when LOCK = 1).
DXFER. This signal is asserted by the processor at the beginning of all bus data transfer cycles. DXFER is "unlatched" and DXFER $=1$ indicates a data cycle.

INULL. Assertion of INULL indicates that the current memory access (whose address is held in an external latch) is to be nullified by the processor. INULL is intended to be used to disable cache misses (in systems with cache) and to disable memory exception generation for the current memory access (i.e., MDS and MEXC should not be asserted for a memory access when INULL = 1). INULL is a latched output and is active during the same cycle as the address which it nullifies. INULL is asserted under the following conditions: During the second cycle of a store instruction, or whenever the CY7C601 address is invalid due to an external or internal exception. If a floating-point unit or coprocessor unit is present in the system, INULL should be ORed with the FNULL and CNULL signals from these units.
$\overline{\text { IFT. The state of this pin determines the behavior of the }}$ IFLUSH instruction. If $\overline{\mathrm{IFT}}=1$, then IFLUSH executes like a NOP with no side effects. If $\overline{\mathrm{FFT}}=0$, then IFLUSH causes an unimplemented instruction trap.

## Floating-Point/Coprocessor Interface Signals

$\overline{\mathbf{F P}}$. This signal indicates whether or not a floating-point unit exists in the system. The $\overline{\mathrm{FP}}$ signal is normally pulled up to VDD by a resistor. It is grounded when the FPU chip is present. The integer unit generates a floating-point disable trap if $\overline{\mathrm{FP}}=1$ during the execution of a floating-point instruction, FBfcc instruction or floating-point load, and store instructions.
$\overline{\mathbf{C P}}$. This signal indicates whether or not a coprocessor exists in the system. The $\overline{C P}$ signal is normally pulled up to VDD by a resistor. It is grounded when the coprocessor chip is present. The integer unit generates a coprocessor disable trap if $\overline{\mathrm{CP}}=1$ during the execution of a coprocessor instruction, CBecc instruction or coprocessor load and store instructions.
FCC[1:0]. These bits are taken as the current condition code bits of the FPU. They are considered valid if FCCV =1. During the execution of the FBfcc instruction, the processor uses these bits to determine whether the branch should be taken or not. FCC[1:0] are latched by the processor before they are used.
CCC[1:0]. These bits are taken as the current condition code bits of the coprocessor. They are considered valid if CCCV =1. During the execution of the CBccc instruction, the processor uses these bits to determine whether the branch should be taken or not. CCC[1:0] are latched by the processor before they are used.
FCCV. This signal should be asserted only when the FCC[1:0] bits are valid. The floating-point unit deasserts FCCV if pending floating-point compare instructions exist in the floating-point queue. FCCV is reasserted when the compare instruction is completed and the floating-point condition codes FCC[1:0] are valid. The integer unit will enter a wait state if FCCV is deasserted (i.e., FCCV = " 0 "). The FCCV signal is latched (transparent latch) in the CY7C601 before it is used.
CCCV. This signal should be asserted only when the $\operatorname{CCC}[1: 0]$ bits are valid. The coprocessor deasserts CCCV if pending coprocessor compare instructions exist in the coprocessor queue. CCCV is reasserted when the compare instruction is completed and the coprocessor condition codes $\mathrm{CCC}[1: 0]$ are valid. The integer unit will enter a wait state if CCCV is deasserted (i.e., CCCV $=$ " 0 "). The CCCV signal is latched (transparent latch) in the CY7C601 before it is used.
FHOLD. This signal is asserted by the floating-point unit if a situation arises in which the FPU cannot continue execution. The floating-point unit checks all dependencies in the decode stage of the instruction and asserts $\overline{\mathrm{FHOLD}}$ (if necessary) in the next cy-
cle. This signal is used by the integer unit to freeze the instruction pipeline in the same cycle. The FPU must eventually deassert FHOLD in order to unfreeze the integer unit's pipeline. The FHOLD signal is latched (transparent latch) in the CY7C601 before it is used.
CHOLD. This signal is asserted by the coprocessor if a situation arises in which the coprocessor cannot continue execution. The coprocessor checks all dependencies in the decode stage of the instruction and asserts CHOLD (if necessary) in the next cycle. This signal is used by the integer unit to freeze the instruction pipeline in the same cycle. The coprocessor must eventually deassert CHOLD in order to unfreeze the integer unit's pipeline. The $\overline{\text { CHOLD }}$ signal is latched (transparent latch) in the CY7C601 before it is used.
FEXC. Assertion of this signal indicates that a floating-point exception has occurred. FEXC must remain asserted until the integer unit takes the trap and acknowledges the FPU via FXACK signal. Floating-point exceptions are taken only during the execution of floating-point instructions, FBfcc instruction and floating-point load, and store instructions. FEXC is latched in the integer unit before it is used. The FPU should deassert FHOLD if it detects an exception while FHOLD is asserted. In this case $\overline{\text { FEXC }}$ should be asserted a cycle before FHOLD is deasserted.
CEXC. Assertion of this signal indicates that a coprocessor exception has occurred. This signal must remain asserted until the integer unit takes the trap and acknowledges the coprocessor via CXACK signal. Coprocessor exceptions are taken only during the execution of coprocessor instructions, CBccc instruction and coprocessor load and store instructions. CEXC is latched in the integer unit before it is used. The coprocessor should deassert CHOLD if it detects an exception while CHOLD is asserted. In this case CEXC should be asserted a cycle before CHOLD is deasserted.
INST. This signal is asserted by the integer unit whenever a new instruction is being fetched. It is used by the FPU or coprocessor to latch the instruction on the $\mathrm{D}[31: 0]$ bus into the FPU or coprocessor instruction buffer. The FPU (or coprocessor) needs two instruction buffers (D1 and D2) to save the last two fetched instructions. When INST is asserted a new instruction enters into the D1 buffer and the old instruction in D1 enters into the D2 buffer.

FLUSH. This signal is asserted by the integer unit and is used by the FPU or coprocessor to flush the instructions in its instruction registers. This may happen when a trap is taken by the integer unit. Instructions that have entered into the floating-point (or coprocessor) queue may continue their execution if FLUSH is raised as a result of a trap or exception other than floating-point (or coprocessor) exceptions.
FINS1. This signal is asserted by the integer unit during the decode stage of an FPU instruction if the instruction is in the D1 buffer of the FPU chip. The FPU uses this signal to latch the instruction in D1 buffer into its Execute stage instruction register.

FINS2. This signal is asserted by the integer unit during the decode stage of an FPU instruction if the instruction is in the D2 buffer of the FPU chip. The FPU uses this signal to latch the instruction in D2 buffer into its execute stage instruction register.

CINS1. This signal is asserted by the integer unit during the decode stage of a coprocessor instruction if the instruction is in the D1 buffer of the coprocessor chip. The coprocessor uses this sig-
nal to latch the instruction in D1 buffer into its execute stage instruction register.
CINS2. This signal is asserted by the integer unit during the decode stage of a coprocessor instruction if the instruction is in the D2 buffer of the coprocessor chip. The coprocessor uses this signal to latch the instruction in D2 buffer into its execute stage instruction register.
FXACK. This signal is asserted by the integer unit in order to acknowledge to the FPU that the current FEXC trap is taken. The FPU must deassert FEXC after it receives an asserted level of FXACK signal so that the next floating-point instruction does not cause a "repeated" floating-point exception trap.
CXACK. This signal is asserted by the integer unit in order to acknowledge to the coprocessor that the current CEXC trap is taken. The coprocessor must deassert CEXC after it receives an asserted level of CXACK signal so that the next coprocessor instruction does not cause a "repeated" coprocessor exception trap.

## Miscellaneous I/O Signals

IRL[3:0]. The data on these pins defines the external interrupt level. IRL[3:0] $=0000$ indicates that no external interrupts are pending. The integer unit uses two on-chip synchronizing latches to sample these signals on the rising edge of CLK. A given interrupt level must remain valid for at least two consecutive cycles to be recognized by the integer unit. $\operatorname{IRL}[3: 0]=1111$ signifies an non-maskable interrupt. All other interrupt levels are maskable by the PIL field of the Processor State Register (PSR). External interrupts should be latched and prioritized by the external logic before they are passed to the integer unit. The external interrupt latches should keep the interrupts pending until they are taken (and acknowledged) by the integer unit. External interrupts can be acknowledged by software or by the Interrupt Acknowledge (INTACK) output.
INTACK. This signal is asserted by the integer unit when an external interrupt is taken.
 SET signal must be asserted for a minimum of eight processor clock cycles. After a reset, the integer unit will start fetching from address 0 . The RESET signal is latched by the integer unit before it is used.
ERROR. This signal is asserted by the integer unit when a trap is encountered while traps are disabled via the ET bit in the PSR. In this situation the integer unit saves the PC and $n P C$ registers, sets the $t \mathrm{t}$ value in the TBR, enters into an error state, asserts the $\overline{\text { ERROR }}$ signal and then halts. The only way to restart the processor trapped in the error state, is to trigger a reset by asserting the RESET signal.
$\overline{\text { TOE }}$. This signal is used to force all output drivers of the processor chip into a high-impedance state. It is used to isolate the chip from the rest of the system for debugging purposes.
FPSYN. This pin is a mode pin which is used to allow execution of additional instructions in future designs. It should be normally kept deasserted (FPSYN =0) to disable the execution of these instructions.
CLK. CLK is a $50 \%$ duty-cycle clock used for clocking the CY7C601's pipeline registers. It is HIGH during the first half of the processor cycle, and LOW during the second half. The rising edge of CLK defines the beginning of each pipeline stage in the CY7C601 chip.

## Features

- Direct interface to CY7C601 integer unit
- Direct interface to CY7C157 cache RAM
- Full compliance with ANSI/IEEE-754 standard for binary floating-point arithmetic
- Supports single and double precision floating-point operations
- 6.15 MFLOPs peak doubleprecision performance at 40 MHz
- SPARC-compatible interface allows concurrent execution of integer and floating-point instructions
- Hardware interlocks synchronize integer unit and floating-point unit operations
- 64-bit multiplier and divide/square root unit
- 64-bit ALU
- 16 64-bit registers or 32 32-bit registers in a three-port floating-point register file with an independent load/ store port.
- 144-pin PGA package
- Available in speeds of $\mathbf{2 5}, \mathbf{3 3}$, and 40 MHz


## Floating-Point Unit

## Description

The CY7C602 is a high-speed SPARC©compatible floating-point unit for use with the CY7C601 integer unit. The CY7C602 floating-point unit allows floating-point instructions to execute concurrently with CY7C601 integer unit instructions. The CY7C602 interfaces directly to the CY7C601 integer unit without glue logic. The CY7C602 provides a peak 6.15 MFLOPS of double-precision performance at 40 MHz .

Logic Block Diagram

Pin Configuration


C602-2

D (SAME AS INPUT D)
C602-1

## Selection Guide

|  |  | 7C602-40 | 7C602-33 | 7C602-25 |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Supply Current (mA) | Commercial | 450 | 400 | 350 |

[^33]

C602-3
Figure 1. CY7C601-CY7C602 Hardware Interface

## Functional Description

The CY7C602 floating-point unit is a high-performance, singlechip implementation of the SPARC reference floating-point unit. The CY7C602 FPU directly interfaces with the CY7C601 integer unit, providing concurrent floating-point and integer instruction execution. The Cypress 7C600 chip-set, comprised of the CY7C601 integer unit, CY7C602 floating-point unit, CY7C604 cache controller and memory management unit, and two CY7C157 cache RAMs, constitutes a high-performance CPU requiring no interface logic. The Cypress 7C600 chip-set is available in speeds up to 40 MHz , providing a sustained 29 MIPS of integer unit performance and over 6 MFLOPS of double-precision floa-ting-point performance.
The CY7C602 supports single and double precision floating-point operation. Double precision floating-point is efficiently executed in the CY7C602 using a 64-bit internal datapath. The floatingpoint datapath circuitry contains a 64-bit multiplier, a 64-bit ALU, and a 64 -bit divide/square-root unit. The CY7C602 provides thir-ty-two 32-bit floating-point registers, which can be concatenated for use as 64 -bit registers. The CY7C602 complies with the ANSI/ IEEE-754 floating-point standard.
The CY7C602 supports the execution of SPARC floating-point instructions. These instructions are separated into two groups: floa-ting-point load/store and floating-point operate instructions (FPops). Floating-point load/store instructions are used to transfer data to and from the data registers (f registers). FP load/store instructions also allow the CY7C601 integer unit to read and write the floating-point status register (FSR) and to read the front entry of the floating-point queue. Floating-point operate instructions (FPops) include basic numeric operations (add, subtract, multiply, and divide), conversions between data types, register to register moves, and floating-point number comparison. FPops operate only on data in the floating-point registers. Floating-point branch instructions are executed by the IU on the basis of FP condition codes, and are not executed by the FPU.

The SPARC floating-point/integer unit interface provides concurrent execution of integer and floating-point instructions. The CY7C601 integer unit fetches all instructions for both itself and the CY7C602 FPU, providing all addressing and control signals. The CY7C602 floating-point unit latches all integer and floatingpoint instructions in parallel with the CY7C601. When the CY7C601 decodes a floating-point instruction, it signals the CY7C602 with the FINS1 or FINS2 signal. This starts the execution of the floating-point instruction by the CY7C602.

## CY7C602 Registers

The CY7C602 has three types of user-accessibie registers: the $f$ registers, the FP queue, and the floating-point status register (FSR). The f registers are the CY7C602 data registers. The FSR is the CY7C602 status and operating mode register. The FP queue contains the CY7C602 instructions that have started execution and are awaiting completion. The following section describes these registers in detail.

## f Registers

The CY7C602 provides 32 registers for floating-point operations, referred to as f registers. These registers are 32 bits in length, which can be concatenated to support 64-bit double words.
Integer and single precision data requires a single 32 -bit f register. Double precision data requires 64 bits of storage and occupies an even-odd pair of adjacent $f$ registers. Extended precision data requires 128 bits of storage and occupies a group of four consecutive f registers, always starting with register $\mathrm{f0}, \mathrm{f} 4, \mathrm{f8}, \mathrm{f} 12, \mathrm{f} 20, \mathrm{f} 24$, or f28.
The CY7C602 forces register addressing to match the data type specified by the floating-point instruction. This ensures data alignment in the f register file for double and extended precision data. Figure 2 illustrates how the CY7C602 uses the five register address bits in a floating-point instruction for the different types
of data. Single data word transfers (integer, single-precision floa-ting-point) can be stored in any register. Consequently, all five bits of the register address specified in the floating-point instruction are valid. Double precision data must reside in an even-odd pair of adjacent registers. By ignoring the LSB of the register address for a FPop requiring a register pair, the CY7C602 ensures data alignment. In a similar manner, the two LSBs of the register address are ignored in a SPARC FPU that supports extended precision data.


Figure 2. f Register Addressing

## FP Queue

The CY7C602 maintains a floating-point queue of instructions that have started execution, but have yet to complete execution. The FP queue is used to accommodate the multiple clock nature of floating-point instructions. It also allows the CY7C602 to optimize execution through the use of data forwarding. Data forwarding allows FPop results to be used by a subsequent FPop before the results have been stored in its destination register. This saves one clock of execution time for each instruction that uses this feature.
The other purpose of the FP queue is to support the handling of FP exceptions. When the CY7C602 encounters an exception case, it enters pending exception mode and waits for the next FP instruction to be executed. When the CY7C601 decodes a FP instruction following the exception, it asserts the FINS1 or FINS2 signal. The CY7C602 then enters exception mode and asserts FEXC to signal a floating-point exception. When the CY7C602 enters the exception mode, floating-point execution halts until the FP queue is emptied. This allows the CY7C601 to store the floa-ting-point instructions under execution when the exception case occurred. Emptying the FP queue frees the CY7C602 for use by the trap handler without losing the pre-exception state of the CY7C602. After the trap handler finishes execution, the CY7C601 re-fetches the FPop instructions previously stored in the FP queue, thus bringing the CY7C602 back to its previous state.
The FP queue contains the 32-bit address and 32-bit FPop instruction of up to three instructions under execution. Only FPop instructions are queued. The top entry of the FP queue is accessible by executing the store double floating-point queue (STDFQ) instruction. A load FP queue instruction does not exist, as the FP queue must be re-initialized by launching the queued instructions.

## Floating-Point Status Register (FSR)

The following paragraphs describe the bit fields of the FloatingPoint Status Register (FSR). Figure 3 illustrates the bit assign-
ments for the FSR. Refer to Table 1 (following page) for bit assignments for the FSR fields.
RD FSR(31:30). Rounding Direction: These two bits define the rounding direction used by the CY7C602 during an FP arithmetic operation.
RP FSR(29:28). Rounding Precision: These two bits define the rounding precision to which extended results are rounded. This is in accordance with the ANSI/IEEE STD-745-1985.
TEM FSR(27:23). Trap Enable Mask: These five bits enable traps caused by FPops. These bits are ANDed ( $1=$ enable, $0=$ disable) with the bits of the CEXC (current exception field) to determine which traps will force a floating-point exception to the CY7C601. All trap enable fields correspond to the similarly named bit in the CEXC field (see below). The TEM field only affects which bits in the CEXC field will cause the FEXC signal to be asserted. ALL trap types, regardless of the state of the TEM field, are reported in the AEXC and CEXC fields.
NS FSR(22). Non-Standard Floating Point: This bit enables non-standard floating-point operations in the CY7C602.
version $\operatorname{FSR}(19: 17)$. The version number is used to identify the SPARC floating-point processor type. This field is set to 011 (3H) for the CY7C602, and is read-only.
FTT FSR(16:14). Floating-point Trap Type: This field identifies the floating-point trap type of the current FP exception. This field can be read and written, and must be cleared by software.
QNE FSR(13). Queue Not Empty: This bit signals whether the FP queue is empty. ( $0=$ empty, $1=$ not empty)
FCC $\operatorname{FSR}(11: 10)$. Floating-point Condition Codes: These two bits report the FP condition codes (see Table 1 below).
AEXC $\operatorname{FSR}(9: 5)$. Accumulated EXCeptions: This field reports the accumulated FP exceptions. All exception cases, masked or unmasked, are ORed with the contents of the AEXC and accumulated as status. All accumulated fields have the same definition as the corresponding field for CEXC (see below). This field can be read and written, and must be cleared by software (see Table 1 below).
CEXC FSR(4:0). Current EXCeptions: This field reports the current FP exceptions. This field is automatically cleared upon the execution of the next floating-point instruction. CEXC status is not lost upon assertion of a floating-point exception, since instructions following a valid exception are not executed by the CY7C602. The following defines the five CEXC bits:
$n v c=1 \quad$ indicates invalid operation exception. This is defined as an operation using an improper operand value. An example of this is $0 / 0, \infty$, or $-\infty$.
ofc $=1$ indicates overflow exception. The rounded result would be larger in magnitude than the largest normalized number in the specified format.
$u f c=1 \quad$ indicates underflow exception. The rounded result is inexact, and would be smaller in magnitude than the smallest normalized number in the indicated format.
$d z c=1$ indicates division-by-zero, $\mathbf{X} / 0$, where $\mathbf{X}$ is subnormal or normalized. Note that $0 / 0$ does not set the dzc bit.
$n x c=1$ indicates inexact exception. The rounded result differs from the infinitely precise correct result.
R FSR21, 20, and 12. Reserved - always set to 0.


Figure 3. Floating-Point Status Register

Table 1. Floating-Point Status Register Summary

| Field | Values | FSR bits | Description | Loadable by LDFSR |
| :---: | :---: | :---: | :---: | :---: |
| RD | 0 - Round to nearest (tie-even) <br> 1 - Round to 0 <br> 2-Round to $+\infty$ <br> 3 - Round to - $\infty$ | 31:30 | Rounding Direction | yes |
| RP | 0 - Extended precision <br> 1-Single precision <br> 2 - Double precision <br> 3 - Reserved | 29:28 | Extended Rounding Precision | yes |
| TEM | 0 - Disable trap <br> 1 - Enable trap NVM OFM UFM DZM NXM | $\begin{gathered} \hline 27: 23 \\ 27 \\ 26 \\ 25 \\ 24 \\ 23 \end{gathered}$ | Trap Enable Mask <br> invalid operation trap mask overflow trap mask underflow trap mask divide by zero trap mask inexact trap mask | yes |
| NS | 0 - Disable <br> 1 - Enable | 22 | Non-standard Floating-point | yes |
| version | 0-7 | 19:17 | FPU version number | no |
| FIT | 0 - None <br> 1 - IEEE Exception <br> 2 - Unfinished FPop <br> 3 - Unimplemented FPop <br> 4 - Sequence Error <br> 5-7 Reserved | 16:14 | Floating-point trap type | no |
| QNE | 0 - queue empty | 13 | Queue Not Empty | no |
| FCC | $\begin{array}{\|l\|} \hline 0-= \\ 1-< \\ 2-> \\ 3-\text { Unordered } \\ \hline \end{array}$ | 11:10 | Floating-point Condition Codes | yes |
| AEXC | NVA OFA UFA DXA NXA | $\begin{gathered} \hline 9: 5 \\ 9 \\ 8 \\ 7 \\ 6 \\ 5 \\ 5 \end{gathered}$ | Accrued Exception Bits accrued invalid exception accrued overflow exception accrued underflow exception accrued divide by zero exception accrued inexact exception | yes |
| CEXC | $\begin{aligned} & \text { NVC } \\ & \text { OFC } \\ & \text { UFC } \\ & \text { DZC } \\ & \text { NXC } \end{aligned}$ | $\begin{gathered} 4: 0 \\ 4 \\ 3 \\ 2 \\ 1 \\ 0 \end{gathered}$ | Current Exception Bits current invalid exception current overflow exception current underflow exception current divide by zero exception current inexact exception | yes |
| r | Always set to 0 | 21, 20, 12 | reserved bits | no |

FINS2 input. Floating-point INStruction in buffer 2: The FINS2 signal is asserted by the CY7C601 during the decode stage of a FPU instruction if the instruction is stored in the D2 buffer of the CY7C602. The CY7C602 uses this signal to launch the instruction in the D 2 buffer into its execute stage instruction register.
FLUSH input. Floating-point instruction fLUSH: The FLUSH signal is asserted by the CY7C601 to signal to the CY7C602 to flush the instructions in its instruction registers. This may happen when a trap is taken by the CY7C601. The CY7C601 will restart the flushed instructions after returning from the trap. FLUSH has no effect on instructions in the floating-point queue. In addition to freezing the FPU pipeline, the CY7C602 uses FLUSH to shut off D bus drivers during store. To ensure correct operation of the CY7C602, FLUSH must not change state more than once during a clock cycle.

## Coprocessor Interface Signals:

$\overline{\text { CHOLD }}$ input. Coprocessor HOLD: The $\overline{\mathrm{CHOLD}}$ signal is asserted by the coprocessor if it cannot continue execution. The coprocessor must check all dependencies in the decode stage of the instruction and assert the CHOLD signal, if necessary, in the next cycle. The coprocessor must eventually deassert this signal to unfreeze the CY7C601 and CY7C602 pipelines. The CHOLD signal is latched with a transparent latch in the CY7C602 before it is used.
CCCV input. Coprocessor Condition Codes Valid: The coprocessor asserts the CCCV signal when the CCC(1:0) represent a valid condition. The CCCV signal is deasserted when a pending floating-point compare instruction exists in the coprocessor queue. CCCV is reasserted when the compare instruction is completed and CCC bits are valid. The CY7C602 will enter a wait state if CCCV is deasserted. The CCCV signal is latched with a transparent latch in the CY7C602 before it is used.

## System/Memory Interface Signals:

A(31:0) input. Address bus (31:0): The address bus for the CY7C602 is an input-only bus. The CY7C601 supplies all addresses for instruction and data fetches for the CY7C602. The CY7C602 captures addresses of floating-point instructions from the $\mathrm{A}(31: 0)$ bus into the DDA register. When INST is asserted by the CY7C601, the contents of the DDA is transferred to the DA1 register.
$\mathbf{D}(31: 0)$ input/output. Data bus (31:0): The $\mathrm{D}(31: 0)$ bus is driven by the FPU only during the execution of floating-point store instructions. The store data is sent out unlatched and must be latched externally before it is used. Once latched, store data is valid during the second data cycle of a store single access and on the second and third data cycle of a store double access. The data alignment for load and store instructions is done inside the FPU. A double word is aligned on an eight-byte boundary. A single word is aligned on a four-byte boundary.
$\overline{\mathrm{DOE}}$ input. Data Output Enable: The $\overline{\mathrm{DOE}}$ signal is connected directly to the data output drivers and must be asserted during normal operation. deassertion of this signal tri-states all output drivers on the data bus. This signal should be deasserted only when the bus is granted to another bus master, i.e, when either $\overline{\mathrm{BHOLD}}, \overline{\text { MHOLDA, or }} \overline{\mathrm{MHOLDB}}$ is asserted.
MHOLDA, $\overline{M H O L D B}$ input. Memory HOLD: Asserting MHOLDA or MHOLDB freezes the CY7C602 pipeline. Either $\overline{M H O L D A}$ or MHOLDB is used to freeze the FPU (and the IU)
pipelines during a cache miss (for systems with cache) or when slow memory is accessed.
$\overline{\text { BHOLD }}$ input. Bus HOLD: This signal is asserted by the system's I/O controller when an external bus master requests the data bus. Assertion of this signal will freeze the FPU pipeline. External logic should guarantee that after deassertion of BHOLD, the state of all inputs to the chip is the same as before $\overline{\mathrm{BHOLD}}$ was asserted.
$\overline{\text { MDS }}$ input. Memory Data Strobe: The $\overline{\text { MDS }}$ signal is used to load data into the FPU when the internal FPU pipeline is frozen by assertion of MHOLDA, MHOLDB, or BHOLD.
FNULL output. Fpu NULLify cycle: This signal signals to the memory system when the CY7C602 is holding the instruction pipeline of the system. This hold would occur when FHOLD or

FCCV is asserted. This signal is used by the memory system in the same fashion as the integer unit's INULL signal. The system needs this signal because the IU's INULL does not take into account holds requested by the FPU.
RESET input. RESET: Asserting the RESET signal resets the pipeline and sets the writable fields of the floating-point status register (FSR) to zero. The RESET signal must remain asserted for a minimum of eight cycles. After a reset, the IU will start fetching from address 0 .
CLK input. CLocK: The CLK signal is used for clocking the FPU's pipeline registers. It is high during the first half of the processor cycle and low during the second half. The rising edge of CLK defines the beginning of each pipeline stage in the FPU.

## Cache Controller and Memory Management Unit

## Features

- Fully conforms to the SPARC Reference Memory Management Unit (MMU) Architecture
- Support for virtual memory
- Supports context switching
- 4096 contexts for TLB entries
- 4096 contexts for cache tag
- On-chip Translation Lookaside Buffer (TLB)
- 64 fully associative entries
- Multi-level TLB flush
- TLB probe support
- Lockable entries
- Random TLB replacement
- Supports multi-level address mapping (4-kbyte, 256-kbyte, 16-Mbyte, and 4-Gbyte).
- Page-level memory access protection
- Read/Write/Execute
- User/supervisor modes
- Hardware table walk
- Large address space support
- 32-bit virtual address
- 36-bit physical address
- 2048 cache tag entries
- 32-byte cache line size
- Address and data latches for virtual bus
- Lockable cache
- Write-through and copy-back cache polices
- 32-byte read line buffer
- 32-byte copy-back write line buffer
- 32-byte write-through buffer
- Conforms to SPARC Reference Mbus Level 1 specification
- Aliasing detection
- Byte write generation
- 0.8-micron CMOS technology
- 2.2 watts typical power dissipation at 33 MHz


## Description

The CY7C604 consists of a cache controller with on-chip cache tag and a memory management unit. It is a high-speed CMOS implementation of the SPARC reference memory management architecture, combined with a cache tag and cache memory controller. The CY7C604 directly connects to the CY7C601 integer unit microprocessor and CY7C157 cache data RAM without any external circuitry.
When combined with two CY7C157 16 -kbyte by 16 cache RAMs, the CY7C604 forms a complete, no wait-state, 64 -kbyte direct mapped virtual cache. The cache size can be scaled up to 256-kbyte and the number of TLB entries increased to 256 with the use of additional CY7C604s and CY7C157s.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

| Maximum Supply Current (mA) |  | 7C604-40 | 7C604-33 | 7C604-25 |
| :---: | :--- | :---: | :---: | :---: |
|  | Commercial | 650 | 600 | 600 |

SPARC is a registered trademark of Sun Microsystems, Inc.

## Functional Description

The CY7C604 (CMU) is a combined Memory Management Unit (MMU) and cache controller with on-chip cache tag memory. The CY7C604 is designed as part of a system solution for high-performance computing using the Cypress SPARC chip set. This chip set consists of the CY7C601 integer unit, the CY7C602 floating-point unit, the CY7C604 CMU, and two CY7C157 cache RAMs. The Cypress SPARC chip set comprises a five chip, high-performance CPU requiring no additional glue logic. As part of this chip set, the CY7C604 provides support for large addressing spaces with virtual to physical address translation. In addition to an MMU, the CY7C604 provides 2048 cache tag entries and logic to control a $64-\mathrm{kbyte}$ virtual cache. The CY7C604 is a high-performance, high-ingetration solution to virtual memory and cache support for the CY7C600 family.
The CY7C604 is designed to be used in conjunction with the CY7C157 cache RAM. Two 16-kbyte x 16-bit CY7C157s and one CY7C604 constitute a 64 -kbyte cache. The combination of a CY7C604 and two CY7C157s may be cascaded to provide up to 256 kbytes of cache.
The MMU portion of the CY7C604 provides translation from a 32-bit virtual address range (4 gigabytes) to a 36 -bit physical address ( 64 gigabytes), as provided in the SPARC reference MMU specification. Virtual address translation is further extended with the use of a context register, which is used to identify up to 4096 contexts or tasks. The cache tag entries and TLB entries contain context numbers to identify tasks or processes. This minimizes unnecessary cache tag and TLB entry replacement during task switching.
The MMU features a 64-entry Translation Lookaside Buffer (TLB). The TLB acts as a cache for address mapping entries used by the MMU to map a virtual address to a physical address. These mapping entries, referred to as page table entries or PTEs, allow one of four levels of address mapping. A PTE can be defined as the address mapping for a single 4 -kbyte page, a 256 -kbyte region, a 16 -Mbyte region, or a 4-Gbyte region. The TLB entries are lockable, allowing important TLB entries to be excluded from replacement. The use of multiple CY7C604s in a system allows the number of TLB entries to increase from 64 up to a maximum of 256.

The MMU performs its address translation task by comparing a virtual address supplied by the CY7C601 (integer unit) to the address tags in the TLB entries. If the virtual address and the value of the context register match a TLB entry, a TLB "hit" occurs. When this occurs, the physical address stored in the TLB is used to translate the virtual address to a physical address. The access type (read/write of data or instruction) and privilege level (user/ supervisor) are checked during translation. If a TLB hit occurs but access level protection is violated, the MMU signals an exception and the operation ends.
If the virtual address or context does not match any valid TLB entry, a TLB "miss" occurs. This causes a table walk to be performed by the MMU. The table walk is a search performed by the MMU through the address translation tables stored in main memory. The MMU searches through several levels of tables for the PTE corresponding to the virtual address. Upon finding the PTE, the MMU translates the address and selects a TLB entry for replacement, where it then stores the PTE.
The 64 -kbyte virtual cache is organized into 2048 lines of 32 bytes each. The term "virtual cache" refers to the direct addressing of the cache by the integer unit (CY7C601) with the virtual address bus. Virtual address bits (VA(15:5)) select the cache line, and vir-
tual address bits (VA(4:2)) select the 32-bit word of the cache line, as illustrated in Figure 1. The CY7C604 provides access control for the cache by checking the context and virtual address against the cache tags. If the virtual address, access level, and context match the cache tag for the cache line addressed, a cache hit occurs and the access is enabled. If the virtual address or context do not match the cache tag for the cache line, a cache miss occurs and the cache controller accesses main memory for the required data.


Figure 1. Virtual 64-kbyte Cache
The CY7C604 provides cache locking, which prevents the data stored in the cache from being replaced. The entire cache is locked by setting the Cache Lock bit (CL) in the System Control Register (SCR).
The cache controller supports two modes of caching: write-through with no write allocate and copy-back with write allocate. Write-through mode is a simpler style of cache management that causes write accesses to the cache to be written through to main memory upon each write access. The advantage of this method is that the cache always remains coherent with main memory. Its disadvantage is that each write to the cache is echoed to main memory, which increases traffic on the system bus. Another disadvantage to write-through is that the processor is delayed by the time required to arbitrate the system bus and write the data to main memory. However, in the case of the CY7C604, this disadvantage is largely offset by the inclusion of write buffers. The write buffers can store up to four double-word accesses, allowing the CY7C601 to continue execution while data is written to main memory.
Copy-back cache mode causes write accesses to be written to the cache only. This causes the cache line to become modified. Modified cache lines are automatically written back to main memory only when the cache line is no longer needed. Copy-back mode provides substantial system performance improvements over write-through due to decreased traffic on the system bus.
A 32-byte write buffer and a 32-byte read buffer are provided in the CY7C604 to fully buffer the transfer of a cache line. This feature allows the CY7C604 to simultaneously read a cache line from main memory as it is flushing a modified cache line from the cache. This feature is also used in write-through cache mode for write accesses to main memory. The write buffer avoids stalling the CY7C601 on writes to main memory by storing the write data
memory. These cache RAMs are 16 -kbyte $\times 16$ SRAMs with on-chip address and data latches and timing control. The CY7C601 cache can be expanded to a maximum of 256 kbytes by adding additional groups of one CY7C604 and two CY7C157s. Using multiple CY7C604s to expand the cache is referred to as a multichip configuration for the CY7C604, and is described in the CY7C604 Multichip Configuration section in the SPARC RISC User's Manual.
The cache is organized as 2048 cache lines of 32 bytes each. The CY7C604 has 2048 cache tag entries on-chip, one tag entry for each cache line. Addressing for the virtual cache is provided directly from the virtual address bus. The virtual address field (VA(15:5)) selects one of the 2048 lines of the cache. This address field also selects one of the corresponding cache tag entries in the CY7C604. A cache hit occurs when the upper sixteen bits of the virtual address and the context register match with the virtual address and context stored in the selected cache tag entry. The lowest five bits of the virtual address bus (VA(4:0)) select one of the 32 bytes in the cache line. Cache data replacement is always performed by replacing cache lines.
The cache is designed to provide data with every read access asserted on the virtual bus, regardless of the cache controller. The CY7C604 controls cache read access by halting the CY7C601 if a cache hit is not detected by the cache controller. The cache controller then reads the new cache line from main memory, and supplies the correct data to the CY7C601. After the correct data is latched into the CY7C601 by strobing the MDS signal, the CY7C601 is released and execution proceeds normally.
Writes to the cache are controlled by the CY7C604, which decodes the lowest two bits of the virtual address, the SIZE(1:0) signal, and checks for a cache hit to enable the correct cache byte write enable signals. If a cache write hit occurs, the CY7C604 decodes the correct CBWE signals for the write access, and outputs these to the CY7C157 cache RAM write enables. If the cache mode is set to write-through (see Cache Modes), the write data is also written to main memory. If a write cache miss occurs for write-through cache mode, the data is written to main memory and the cache is not updated. If the write cache miss occurs during copy-back cache mode (see Cache Modes), the cache line is fetched from main memory. If the cache line stored in the cache when the write cache miss occurred has been modified, the old cache line is written to main memory before the cache line is replaced by the new data. After the cache line has been replaced, the write access is enabled by the CY7C604.

## Cache Tag

The CY7C604 features 2048 direct-mapped cache tag entries. The on-chip cache tag and the TLB are accessed simultaneously. Each entry in the cache consists of 16 bits of virtual address (VA(31:16)), a 12 -bit context number (CXN(11:0)), one valid bit $(\mathrm{V})$ and one modified bit (M). The valid bit (V) is set or cleared to indicate the validity of the cache tag entry. The modified bit (M) of a cache tag entry is set during copy-back mode after a write access to the cache line. This indicates that the cache line has been modified. The modified bit has no meaning for write-through cache mode. The cache line select field (VA(15:5)) is used to select a cache line entry and its corresponding cache tag entry. The address field(VA(31:16)) and context register are compared against the virtual address and the context fields of the selected cache tag entry. If a match occurs, then a cache hit is generated. If a match is not found, then a cache miss is generated. To complete an access successfully, both the cache tag and the TLB
must be hit with appropriate access level permission. On PowerOn Reset ( $\overline{\mathrm{POR}}$ ), all cache tag entries are invalidated (all V bits are cleared).
A supervisor bit ( $\mathbf{S}$ ) is included in the cache tag entry. For cache tag entries which are accessible by the supervisor only (access level field 6 or 7 ), the $S$ bit is set. During a cache tag look up, if the access is supervisor mode and the the $S$ bit is set, the context number comparison is ignored and the context match is forced. This operation is similar to a TLB look up with access level field set to either 6 or 7.

## Cache Modes

The virtual cache can be programmed for either write-through with no write allocate or copy-back with write allocate. The two cache modes differ in how they treat cache write accesses. Write-through cache mode causes write hits to the cache to be written to both cache and main memory. Write-through write cache misses will only update main memory and invalidate the cache tag, but will not modify the cache.
A write access in copy-back mode will modify the cache only. The writing of the modified cache line to main memory is deferred until the cache line is no longer required. Copy-back cache mode has the advantage of reducing traffic on the system bus. Bus traffic is reduced since all updates to memory are deferred and are performed subsequently only as absolutely required. In addition, all such data transfers are made utilizing the more efficient burst mode.

## CY7C604 Registers

All values in all control registers are read/write (with the exception of the implementation and version fields of the SCR). Control registers are accessible by use of the alternate space load or store instructions with ASI $=4$.
Programmer's Note: To ensure software compatibility with future versions of the CY7C604, reserved fields in a register should be written as zeros and masked out when read.

## System Control Register (SCR)

The system control register, as shown in Figure 2, defines the operation modes for the cache controller and MMU. The following describes the functions of the bit fields in the SCR.
CE. Cache-enable bit ( $\mathrm{SCR}(8)$ ) indicates whether the virtual cache is enabled or not. This bit is set to 1 to enable the cache controller.
CL. Cache-lock bit (SCR(9)) indicates whether the entire cache is locked or not. This bit is set to 1 to lock the cache.
CM. Cache-mode bit (SCR(10)) indicates whether the cache is operating under write-through no write allocate policy or copy-back write allocate policy. This bit is set to 1 to enable copy-back cache mode. Setting this bit to 0 will enable write-through cache mode.
C. Cacheable bit (SCR(13)) indicates whether the access is cacheable or not when the MMU is disabled. This bit is set to 1 if accesses on the physical bus (with the MMU disabled) are to be considered cacheable.
BM. Boot-mode bit (SCR(14)) indicates the system is in boot mode. This bit is set to 1 to indicate boot mode and is automatically set upon power-on reset.
MCA(1:0). Multichip address field (SCR(23:22)) provides the address field in multichip configuration. For more information, refer to the CY7C604 Multichip Configuration section in the SPARC RISC User's Manual.
MCM(1:0). Multichip mask field (SCR(21:20)) provides a masking facility to mask certain multichip address (MCA) bits in order to provide a facility to build systems with a different number of CY7C604s (from 1 to 4).
MV. Multichip configuration valid bit (SCR(19)) indicates that the MCA and MCM fields are valid.

NF. No-fault bit (SCR(1)) prevents supervisor data accesses from signaling data faults to the CY7C601. When the NF bit is set, ex-ception-generating logic (in both the TLB and the table walk) does not indicate supervisor data faults to the CY7C601 (via MEXC), but status and address information is recorded in the SFSR and SFAR registers as in normal data access operations. When the NF bit is not set, the CY7C604 reports the supervisor data exceptions.
ME. MMU-enable bit $(\operatorname{SCR}(0))$ indicates whether the MMU is enabled or not. This bit is set to 1 to enable the MMU.
The implementation number (SCR(31:28)) and the version number (SCR(27:24)) fields are hardwired; they are read only fields and writes to those fields are ignored.

Implementation number field: 0001
Version number field: 0000
On power-on reset, all writeable control bits except the BM bit are cleared. This sets the CY7C604 into the following state: cache disabled ( $\mathrm{CE}=0$ ), cache unlocked ( $\mathrm{CL}=0$ ), write-through mode $(\mathrm{CM}=0)$, non-cacheable $(\mathrm{C}=0)$, boot-mode enabled $(\mathrm{BM}=$ $1)$, multichip disabled ( $\mathrm{MV}=0$ ), no fault disabled ( $\mathrm{NF}=0$ ), and MMU disabled $(\mathrm{ME}=0)$.


IMPL = Specific Implementation of the MMU
VER $=$ Version of Specific Implementation (typically mask revision)
MCA (0:1) = Multichip Address
MCM (0:1) = Multichip Mask
MV = Multichip Valid
$B M=$ Boot Mode
C = Cacheable (when MMU disabled)

CM = Cache Mode
CL $=$ Cache Lock
CE = Cache Enable
$N F=$ No Fault
ME = MMU Enable
RSV = Reserved

Figure 2. System Control Register (SCR)

## Context Table Pointer Register (CTPR)

The context table pointer points to the context table in physical memory. The table is indexed by the contents of the context register. The context table pointer appears on bits 35 through 14 of the Mbus (MAD(35:14)) during the first fetch of TLB miss processing. Once the root pointer is cached in the PTPC (page table pointer cache), no fetching of the root pointer is required until the context is changed (see Figure 3).


> CTP $=$ Context Table Pointer
> RSV $=$ Reserved

Figure 3. Context Table Pointer Register

## Context Register (CXR)

The context register defines a virtual address space associated with the current process. The CXR is a twelve bit register that supports 4096 contexts. This register is used to define the current context for the CY7C604. Nearly all CY7C604 operations are dependent upon matching the value of this register to a cache tag entry or TLB entry.

| RSV | CXN |
| :--- | :--- |
| 31 | 1211. |
| CXN $=$ Context Number |  |
| RSV $=$ Reserved |  |

## Figure 4. Context Register

## Reset Register (RR)

The RR register contains information regarding whether Watch DogReset(WDR), Software Internal Reset (SIR) or Software External Reset (SER) occurred. This is a read/write register, and setting the software internal reset bit (SIR) or the software external reset (SER) causes the corresponding reset. On power-on reset, the WDR, SIR, and SER bits in the RR will be cleared. Reading the RR will also clear these bits.

| RSV | WDR | SIR | SER |
| :--- | :--- | :--- | :---: |
| 31 |  | 3 | 2 |
| RSV $=$ Reserved | 1 | 0 |  |
| WDR $=$ Watchdog Reset |  |  |  |
| SIR $=$ Software Internal Reset |  |  |  |
| SER $=$ Software External Reset |  |  |  |

Figure 5. Reset Register

## Root Pointer Register (RPR)

The RPR is the context level table Page Table Pointer (PTP) and is cached in the page table pointer cache.


Figure 6. Root Pointer Register
On power-on reset, the $V$ bit is cleared. When the current context is changed by writing to the Context Pointer Register (CXR), the V bit of the RPR is cleared. The V bit is also cleared when the CTPR register is written.

## Instruction access PTP (IPTP)

The IPTP is the instruction access level 2 table Page Table Pointer (PTP) and is part of the page table pointer cache. On power-on reset, the V bit is cleared.

| IPTP | RSV | $V$ |  |
| :--- | :--- | :--- | :--- |
| $31 \quad 4$ | 3 | 1 | 0 |
|  | IPTP $=$ Instruction Access PTP |  |  |
|  | RSV $=$ Reserved |  |  |
|  | $V=$ Valid |  |  |

## Figure 7. Instruction Access PTP Register

## Data access PTP (DPTP)

The DPTP is the data access level 2 table Page Table Pointer (PTP) and is a register in the page table pointer cache. On power-on reset, the V bit is cleared.


Figure 8. Data Access PTP Register

## Index Tag Register (ITR)

The ITR contains the tag (index1 and index2) fields of the IPTP and DPTP entries.

| ITAG |  | RSV | DTAG |  |  | RSV |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 31 |  | 18 | 17 | 16 | 15 |  | 2 | 1

RSV $=$ Reserved
ITAG = Instruction Access PTP Tag
DTAG = Data Access PTP Tag
Figure 9. Index Tag Register

## TLB Replacement Control Register (TRCR)

The TRCR contains the Replacement Counter (RC) and Initial Replacement Counter (IRC) fields as shown in Figure 10. These fields are used in order to support random replacement and to support locking capabilities of the TLB. On power-on reset, both the RC and IRC fields are initialized to zero.


## RSV = Reserved

RC $=$ Replacement Counter
IRC $=$ Initial Replacement Counter
Figure 10. TLB Replacement Control Register

## Synchronous Fault Status Register (SFSR)

The synchronous fault status register, illustrated in Figure 11, contains fault-associated information for synchronous faults. Synchronous faults are faults that occur during an integer unit access of memory. Synchronous faults include almost all possible faults for the CY7C604. This type of fault is synchronous to the operations of the CY7C601. For the CY7C604, this fault type covers all cases except those caused by delayed writes of data stored in the write buffers. These faults are asynchronous to the operation of the CY7C601, and are named asynchronous faults.
An example of a synchronous fault is a privilege violation fault caused by attempting an unauthorized memory access. Upon encountering a synchronous fault, the CY7C604 asserts the MEXC signal, along with MHOLD and MDS. Synchronous faults are the only exception type that assert the MEXC signal.
The CBT bit indicates that a translation error occurred during a table walk for the flush of a modified cache line of a copy-back mode cache miss. The SFAR will contain the address of the missed cache access, not the modified cache line address causing the translation error. When this type of error occurs, the cache tag remains valid, and the cache line remains modified.
The Uncorrectable Error (UE), Timeout Error (TO), and Bus Error bits (BE) report error status as encoded in the MERR, MRTY, and MRDY signals. (Refer to the section on Mbus for further information.) The level bits ( L ) describe the level in a table walk process at which the fault occurred (if applicable).

| RSV | CBT | UC | TO | BE | L | AT | FT | FAV | OW |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | 14 | 13 | 12 | 11 | 10 | 10 | 87 | 5 | 4 | 2 |

Figure 11. Synchronous Fault Status Register
The access type bits (AT(2:0)) describes the access type that caused the fault. This field specifies user/supervisor access and whether the access is load or store of data or instruction. The Fault-Type bits (FT) describe the fault type. The fault address valid bit is set when the address in the Synchronous Fault Address

Register (SFAR) is a valid fault address. The Over-Write bit ( OW ) is set in the case of a double fault where the fault status stored in the SFSR does not correspond with the fault first trapped on by the CY7C601.

## Synchronous Fault Address Register (SFAR)

The synchronous fault address register contains the faulted virtual address.


## SFA = Synchronous Fault Address

Figure 12. Synchronous Falut Address Registers

## Asynchronous Fault Status Register (AFSR)

Asynchronous faults are those faults caused by a delayed memory access initiated by the CY7C604. This type of error can only be caused by a delayed write to main memory initiated by the write buffer. Asynchronous faults cause the CMER signal to be asserted, which can be used as an interrupt to the CY7C601.
The UC, TO, and BE bits are identical to those in the SFSR. They are set by the information encoded into the MERR, $\overline{\text { MRTY, and MRDY }}$ signals of the Mbus. The asynchronous fault address bits provide the upper four bits of the physical address not captured in the Asynchronous Fault Address Register (AFAR), which is a thirty-two bit register.


Figure 13. Asynchronous Falut Status Register
The Asynchronous Fault Occurred bit (AFO) is set when an asynchronous fault is encountered. Once the Asynchronous Fault Occurred (AFO) bit is set, no further asynchronous faults are recorded until the AFO bit is cleared, which is accomplished by reading the asynchronous fault address register (see Figure 13). On power-on reset, the UC, TO, BE, and AFO bits in the AFSR will be cleared. Reading the AFSR will also clear these bits.

## Asynchronous Fault Address Register (AFAR)

The AFAR contains bits $31-0$ of the physical address for a asynchronous faults (bus errors). Asynchronous faults can occur during delayed write accesses or during background cache line flush operations in copy-back mode (see Figure 14). The address in the AFAR is concatenated with the four AFA bits in the AFSR to define the entire 36 -bit physical address.

|  | AFA |
| :--- | :--- |
| 31 | 0 |

AFA $=$ Asynchronous Fault Address
Figure 14. Asynchronous Fault Address Register

SEMICONDUCTOR


Figure 15. CY7C604 Pin Configuration

## Pin Definitions

The functional pinout is shown in Figure 15. Note that all three-state output signals are driven to their inactive state before they are released to three-state.

|  |  | Virtual Bus Signals |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |


|  | Virtual Bus Signals (continued) |  |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |
| D(31:0) | I/O | Virtual Data bus. Three-state input/output <br> signals. $\mathbf{D}(31: 0)$ are input signals during <br> CY7C601 normal write accesses, modified |
|  |  | cache-line reads from the cache RAM, <br> CY7C604 register writes or CY7C604 diag- <br> nostic accesses. They are output signals dur- <br> ing cache line loads into cache RAM, |
|  | CY7C604 register reads or CY7C604 diag- |  |
| nostic accesses. |  |  |

$\overline{\text { ERROR }}$ I Error (active low) signal from the CY7C601. When this signal is asserted, it indicates the CY7C601 has halted due to entering the error state. The CY7C604 reads this signal and initiates a watchdog reset.
FNULL I Floating point unit NULLification cycle (active high). When FNULL is active, the current access will be ignored.

INULL I Integer unit NULLification cycle (active high). When INULL is active, the current access will be ignored.
$\overline{\mathrm{IOE}}$
O Integer unit Output Enable (active low). This signal is continually driven high or low. This signal is connected to the $\overline{\mathrm{AOE}}$ and DOE inputs of the CY7C601. When asserted, the $\overline{\mathrm{OEE}}$ will place the address (A(31:0)), address space identifiers (ASI(7:0)), and data ( $\mathrm{D}(31: 0)$ ) drivers of the CY7C601 in a three-state condition.
$\overline{\text { IRST }} \quad 0 \quad$ Integer unit Reset (active low) is asserted to reset integer unit. This signal is continually driven high or low.

LDSTO I Load Store Atomic operation indicator (active high). Asserted by the CY7C601 during atomic load store cycles and is sampled by the CY7C604 on the rising edge of the clock.
$\overline{\text { MDS }}$
O Memory Data Strobe (active low) is asserted for one clock to strobe data into the CY7C601 during a cache miss. MHOLD must be low when MDS is asserted. It is driven off of the falling edge of the clock. This is a three-state output.
$\overline{\text { MEXC }}$
$\overline{\text { MHOLD }}$
Memory Exception (active low) is asserted for one clock whenever a privilege or protection violation is detected. MHOLD and MDS must be low when MEXC is asserted. This is a three-state output.
O Memory Hold (active low) is asserted by the CY7C604 whenever it requires additional time to complete the current access such as during cache miss etc. It is driven off of the falling edge of the clock.

|  | Virtual Bus Signals (continued) |  |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |
| RD | IRead cycle indicator (active high). Asserted <br> by the CY7C601 during read cycles and is <br> sampled by the CY7C604 on the rising edge <br> of the clock. This signal is also used to gen- <br> erate cache output enable (CROE). |  |
| SIZE(1:0) | ISIZE of access indicator. Specifies the data <br> width of the CY7C601 access and is sampled <br> by the CY7C604 at the rising edge of the <br> clock. |  |
| SNULL | ISystem NULLification cycle (active high). <br> When SNULL is active, the current access <br> will be ignored. |  |
| IWrite Enable to indicate write cycle (active <br> low). Asserted by the CY7C601 during <br> write cycles and is sampled by the CY7C604 <br> on the rising edge of the clock. This signal is <br> also used to generate cache byte write en- <br> ables (CBWE(3:0)). |  |  |

## Mbus Signals

| Signal <br> Name | I/O | Description |
| :--- | :---: | :--- |
| CMER | O | CMU Error (active low). This signal is as- <br> serted if any bus error has occurred during <br> writes to main memory. A system can use <br> this signal to cause an interrupt. This signal <br> has the same timing specifications as the <br> Mbus control signals and asserted for one <br> clock. This signal is constantly driven. |
|  | I/OMbus Address and Data (three-stated bus). <br> MAD <br> (63:0) | During the address phase of a transaction <br> MAD(35:0) contains the physical address <br> PA(35:0). The remaining signals <br> MAD(63:36) during the address phase of the <br> transaction contains the transaction asso- <br> ciated information as shown below: |


| $\operatorname{MAD}(39: 36)$ | Transaction_Type |  |
| :---: | :---: | :---: |
| 0 H | Mbus write |  |
| 1 H | Mbus read | $\overline{\text { MRDY }}$ |
| 2-F H | Reserved | MRDY |
| $\mathbf{M A D}(42 ; 40)$ | Transaction Size |  |
| 0 | Byte (8 bits) |  |
| 1 | Halfword (16 bits) | $\overline{\text { MRST }}$ |
| 2 | Word (32 bits) | MRST |
| 3 | Doubleword (64bits) |  |
| 4 | 16 Bytes* |  |
| 5 | 32 Bytes |  |
| 7 | 64 Bytes** | $\overline{\text { MRTY }}$ |

* Not supported by the CY7C604.

MAD(43) (MC) Mbus Cacheable (active high). Indicates the current Mbus transaction is cacheable. PA(35:0). The remaining signals MAD(63:36) during the address phase of the ciated information as shown below:

|  | Mbus Signals (continued) |  |
| :--- | :--- | :--- |
| Signal <br> Name | I/O | Description |
|  | MAD(45) (MBL) Mbus Boot Mode/Local <br> indicator. MBL is high during the address <br> phase of boot mode transactions. The in- <br> struction fetch and data accesses to the <br> Mbus while the MMU is disabled in boot <br> mode are considered BOOT MODE transac- <br> tions. The data transactions on the Mbus <br> required for Load/Store Alternate instruc- <br> tions with ASI $=1$ are considered LOCAL <br> transactions. |  |

MAD(63:46) Reserved during address phase (Driven high).

During the data phase of the transaction the $\operatorname{MAD}(63: 0)$ lines contain the 64 bits of data being transferred.

O Mbus Address Strobe (active low). Asserted by the bus master during the first cycle of every bus transaction to indicate the address phase of that transaction. This is a three-state output.
I/O Mbus Bus Busy (active low). Asserted by the current Mbus master during an entire transaction and, if required, during both the read and write transactions of indivisible accesses. The potential bus master devices sample $\overline{\text { MBB }}$ in order to obtain bus mastership as soon as the current master releases the bus. This is a three-state output.
I Mbus Bus Grant (active low). Asserted by external arbiter when the Mbus is granted to a master. This signal is continually driven.

O Mbus Bus Request (active low). Asserted by potential Mbus master devices to acquire bus mastership. This signal is continually driven.
I Mbus Error (active low). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released.

I Mbus Ready (active low). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released.
O Mbus Reset (active low). Asserted for 1024 clock cycles by only one source on the Mbus to initialize all devices on the Mbus. This signal is continually driven.
I Mbus Retry (active low). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released.

## Miscellaneous Signals

| $\begin{array}{l}\text { Signal } \\ \text { Name }\end{array}$ | I/O | Description |
| :--- | :---: | :--- |$]$| CLK | ISystem Clock. This is the same clock used <br> by the 7C601 integer unit. |
| :--- | :--- | :--- |
| CSEL | Chip Select (active low). In multi-CMU sys- <br> tems, CSEL on each CY7C604 is connected <br> to different address lines (any one from <br> A(31:16)) to initialize the multichip configu- <br> ration. In single-CMU systems, CSEL <br> should be connected to ground in order to <br> permanently enable the CY7C604. In mul- <br> ti-CMU systems, CSEL should be connected <br> to ground or VCC through a resistor during |
| Power-On Reset. This is required in order to |  |
| enable only one boot mode CMU. |  |


| CACHE <br> MODE | CSTA | CONDITION |
| :--- | :---: | :--- |
| Write- <br> through | 1 | read and valid cache line <br> replacement |
|  | 0 | read and invalid cache line <br> replacement |
|  | 1 | write and cache hit |
|  | 0 | write and cache miss |
| Copy- <br> back | 1 | read and valid cache line <br> replacement |
|  | 0 | read and invalid cache line <br> replacement |
|  | undef. | write |

I Test Output Enable (active low). This signal is used (when high) to three-state all output drivers of the CY7C604. TOE SHOULD BE TIED LOW DURING NORMAL OPERATION. It is used to isolate the CY7C604 from the rest of the system for debugging purposes.

## Features

- Multiprocessing support
- Pin-compatible with CY7C604
- Cache coherency protocol modeled after IEEE Futurebus
- Separate virtual and physical cache tag memories
- Each cache tag memory holds 2048 cache entries
- Allows concurrent bus snooping without stalling processor
- Large address space support
- 32-bit virtual address
- 36-bit physical address
- 32-byte cache line size
- Byte write generation
- Write-through and copy-back cache policies
- 32-byte read line buffer
- 32-byte copy-back write line buffer
- 32-byte write-through buffer
- Fully conforms to SPARC Reference Mbus Level-2 specification
- Fully conforms to the SPARC reference Memory Management Unit (MMU) architecture
- On-chip Translation Lookaside Buffer (TLB)
-64 fully associative entries
- Multi-level TLB flush
- TLB probe support
- Lockable entries
- Random TLB replacement
- Supports multi-level address mapping (4-kbyte, 256-kbyte, 16-Mbyte, and 4-Gbyte).
- Supports context switching
- 4096 contexts for TLB entries
- 4096 contexts for cache tag
- Page-level memory access protection
- Read/Write/Execute
- User/Supervisor modes
- Hardware table walk
- 0.8-micron CMOS technology


## Description

The CY7C605 is a combined cache controller and memory management unit optimized for multiprocessing systems. It is a high-speed CMOS implementation of the SPARC reference memory management architecture, combined with a cache memory controller and on-chip virtual and physical cache tag memories. The CY7C605 supports the SPARC reference Mbus level-2 protocol for multiprocessing systems.
The CY7C605 is a functional superset of the CY7C604, and is pin-compatible to the CY7C604. The CY7C605 directly connects to the CY7C601 integer unit microprocessor and CY7C157 cache data RAM without any external circuitry. When combined with two CY7C157 16-kbyte x 16 cache RAMs, the CY7C605 forms a complete, no wait-state, 64 -kbyte direct mapped virtual cache system.

## Logic Block Diagram

| VIRTUAL BUS CONTROL |  | CONTROLR | EGISTERS | VIRTUAL CACHE TAG ARRAY |
| :---: | :---: | :---: | :---: | :---: |
|  |  | RR | CXR |  |
| TLB ARRAY |  | CTPR | TRCR |  |
| $\underset{\text { CAR }}{\text { CAM }}$ | $\underset{\text { ARRAY }}{\text { RAM }}$ | $\begin{aligned} & \text { CACHE CONTROL } \\ & \text { AND } \\ & \text { ALIAS } \\ & \text { DETECTION } \end{aligned}$ |  |  |
| TLB CONTROL |  | FAULT <br> REGISTERS <br> SFSR <br> St | PTP <br> CACHE <br> ITR |  |
| TABLE WALK CONTROL |  | SFAR | RPR |  |
|  |  | AFSR | IPTP |  |
|  |  | AFAR | DPTP |  |
| Mbus (LEVEL-2) CONTROL |  | WRITE BUFFER(S) |  |  |
|  |  | READ BUFFER |  |  |

Pin Configuration


## Selection Guide

| Maximum Supply Current (mA) |  | 7C605-40 | 7C605-33 | 7C605-25 |
| :---: | :--- | :---: | :---: | :---: |
|  | Commercial | 650 | 600 | 600 |
|  | Military |  |  | 650 |

SPARC is a registered trademark of Sun Microsystems, Inc.

## Functional Description

The CY7C605 represents the evolution of the Cypress CY7C600 family into the realm of multiprocessing. The CY7C605 is a combined memory management unit (MMU) and cache controller with on-chip cache tag memory. A superset of the CY7C604, the CY7C605 is designed to support the requirements of multiprocessing systems. The CY7C605 provides two separate cache tag memories as compared to the single cache tag memory used on the CY7C604. The second cache tag memory allows concurrent bus snooping without stalling the CY7C601. This allows the CY7C605 to maintain cache coherency with other cache systems without degrading CPU performance. The CY7C605 supports the Mbus cache coherency protocol, which is modeled after the acclaimed IEEE Futurebus. The CY7C605 is pin-compatible with the CY7C604. This allows a CY7C604-based CPU to be used in a multiprocessor system by substituting the CY7C605.
The CY7C605 is designed as part of a system solution for high-performance multiprocessor computing using the Cypress SPARC chip set. This chip set consists of the CY7C601 integer unit, the CY7C602 floating-point unit, the CY7C605 CMU, and two CY7C157 cache RAMs. The Cypress SPARC chip set comprises a five chip, high-performance CPU requiring no additional glue logic. As part of this chip set, the CY7C605 provides support for large addressing spaces with virtual to physical address translation, and provides control for a 64 -kbyte virtual cache. As part of a multiprocessor system, the CY7C605 automatically maintains cache coherency with other multiprocessor CPUs sharing a common memory system.
The MMU portion of the CY7C605 provides translation from a 32-bit virtual address range (4 gigabytes) to a 36 -bit physical address ( 64 gigabytes), as provided in the SPARC reference MMU specification. Virtual address translation is further extended with the use of a context register, which is used to identify up to 4096 contexts or tasks. The cache tag entries and TLB entries contain context numbers to identify tasks or processes. This minimizes unnecessary cache tag and TLB entry replacement during task switching.
The MMU features a 64-entry Translation Lookaside Buffer (TLB). The TLB acts as a cache for address mapping entries used by the MMU to map a virtual address to a physical address. These mapping entries, referred to as page table entries or PTEs, allow one of four levels of address mapping. A PTE can be defined as the address mapping for a single 4 -kbyte page, a 256 -kbyte region, a 16-Mbyte region, or a 4-Gbyte region. The TLB entries are lockable, allowing important TLB entries to be excluded from replacement.
The MMU performs its address translation task by comparing a virtual address supplied by the CY7C601 (integer unit) to the address tags in the TLB entries. If the virtual address and the value of the context register match a valid TLB entry, a TLB "hit" occurs. When this occurs, the physical address stored in the TLB is used to translate the virtual address to a physical address. The access type (read/write of data or instruction) and privilege level (user/supervisor) are checked during translation. If a TLB hit occurs but access level protection is violated, the MMU signals an exception and the operation ends.
If the virtual address or context does not match any valid TLB entry, a TLB "miss" occurs. This causes a table walk to be performed by the MMU. The table walk is a search performed by the MMU through the address translation tables stored in main memory. The MMU searches through several levels of tables for the PTE corresponding to the virtual address. Upon finding the

PTE, the MMU translates the address and selects a TLB entry for replacement, where it then stores the PTE.
The 64-kbyte virtual cache is organized into 2048 lines of 32 bytes each. The term "virtual cache" refers to the direct addressing of the cache by the integer unit (CY7C601) with the virtual address bus. Virtual address bits (VA(15:5)) select the cache line, and virtual address bits (VA(4:2)) select the 32-bit word of the cache line, as illustrated in Figure 1. The cache line selected by (VA(15:5)) is associated with a cache tag entry for that cache line. The CY7C605 provides access control for the cache by checking the context and virtual address against the cache tag for the selected cache line. If the virtual address, access level, and context match the validated cache tag for the cache line addressed, a cache hit occurs and the access is enabled. If the virtual address or context do not match the cache tag, or if the cache tag entry has been invalidated, a cache miss occurs and the cache controller accesses main memory for the required data.


Figure 1. Virtual 64-kbyte Cache
The cache controller supports two modes of caching: write-through with no write allocate and copy-back with write allocate. The difference between the two caching modes is in how they handle write accesses to the cache. Write-through mode causes write accesses to the cache to be written through to both cache and main memory upon each write access. Copy-back cache mode causes write accesses to be written to the cache only, which causes the caches lines to become modified with respect to main memory. Modified cache lines are automatically written back to main memory only when the cache line is no longer needed.
Write-through has the disadvantage that each write to the cache increases traffic on the system bus. This disadvantage becomes of increasing importance as multiple processors contend for memory bus bandwidth. Write-through also has the disadvantage that the processor is delayed by the time required to arbitrate the system bus and write the data to main memory. However, in the case of the CY7C605, this disadvantage is largely offset by the inclusion of write buffers. The write buffers can store up to four double-word accesses, allowing the CY7C601 to continue execution while data is written to main memory.
Copy-back caching has long been recognized as providing higher system performance than write-through. Blocks of write accesses
(typically occurring in context switching or data intensive operations) cause a write-through cache system to stall the processor even with the inclusion of write buffers. This is a problem inherent with write-through that is avoided by copy-back caching mode. However, copy-back caching in multiprocessing systems introduces the issue of data consistency. Since copy-back holds modified data until the processor no longer requires the data, main memory becomes inconsistent with the contents of the cache.

Cache coherency protocols have been established to deal with the data consistency problem, but many cache designs have avoided copy-back caching due to the complexity of implementing the protocol. The CY7C605 solves the problems of supporting cache consistency protocols and provides the multiprocessor designer with the performance of a true copy-back cache system The CY7C605 supports a cache coherency protocol modeled after the IEEE Futurebus, which has been acclaimed in the industry as a superior cache protocol. To support this protocol, the CY7C605 utilizes a dual cache tag memory to allow concurrent bus snooping. This enables the CY7C605 to monitor all bus activity without stalling the processor. The CY7C605 uses the bus activity information to maintain cache coherency, which it does automatically as a concurrent task without interfering with the cache operations for the processor. Therefore, the CY7C605 provides a multiprocessing system a maximum performance copy-back cache without the problems of supporting a cache coherency protocol.

A 32-byte write buffer and a 32-byte read buffer are provided in the CY7C605 to fully buffer the transfer of a cache line. This feature is used in copy-back cache mode to allow the CY7C605 to simultaneously read a cache line from main memory as it is flushing a modified cache line from the cache. This feature is also used in write-through cache mode for write accesses to main memory. The write buffer avoids stalling the CY7C601 on writes to main memory by storing the write data until the physical bus becomes available. The write buffer then writes the data to memory as a background task.

The CY7C605 supports the SPARC Mbus standard bus interface. The Mbus is a peer level, high-speed, 64-bit, multiplexed address and data bus which supports a full peer level protocol (i.e., multiple bus masters). The Mbus transfers data in transaction sizes from 1 to 128 bytes. These data transfers are performed in either burst or non-burst mode, depending upon size. Data transactions larger than eight bytes (one doubleword) are transferred in burst mode, which consists of an address phase followed by multiple data phases. Non-burst transactions consist of an address phase followed by one data phase, and are used for data transactions less than eight bytes. Bus mastership is granted and controlled by an external bus arbiter. The bus arbiter sets bus priorities, and grants access to a bus master.

Mbus is divided into two levels of implementation: level-1 and level-2. Level-1, implemented on the CY7C604, is the uniprocessor version of Mbus. Level-1 is a subset of level-2, which is the multiprocessor version of Mbus. The CY7C605 supports level-2 Mbus. Level-2 Mbus includes the IEEE Futurebus cache coherency protocol, which has been recognized in the industry as a superior method of supporting multiprocessing systems.

The level-2 Mbus supports direct data intervention, which allows a cache system with the up-to-date version of a cache line to directly supply the data to another cache system without having to first update main memory. Direct data intervention provides a significant performance improvement over systems which do not support this feature. In addition, the CY7C605 provides support for memory systems with reflective memory controllers. A memory system with reflective memory control can recognize a cache to cache data transaction and automatically update itself without delaying the system. Secondary cache controllers are also supported by the CY7C605, which provide a performance advantage over systems directly using main memory.

## Memory Management Unit

The MMU provides virtual to physical address translation with the use of an on-chip Translation Lookaside Buffer (TLB). The translation lookaside buffer is in reality a full Address Translation Cache (ATC) for address translation entries stored from tables in main memory. These entries, referred to as page table entries or PTEs, contain the mapping information used by the MMU to translate the virtual addresses. Addresses presented to the MMU for translation are compared against the set of PTEs stored in the TLB. All entries in the TLB are simultaneously accessed through the use of advanced Content Addressable Memory (CAM) technology. If a match for the virtual address and context is found in a valid TLB entry and the access protection is not violated, a TLB hit occurs and the address is translated. A virtual address and context that matches a valid TLB entry but violates the memory access protections will cause the CY7C605 to generate a memory exception to the CY7C601. If the TLB entries do not match the address and context, or the TLB entry is invalid, then a TLB miss occurs. The MMU responds to the TLB miss by initiating a table walk to find the correct PTE stored in main memory for the virtual address.
The MMU uses a tree-structured table walk algorithm to find page table entries not found in the TLB. The table walk is a search through a series of tables in main memory for the PTE corresponding to a virtual address. The table walk uses a series of four tables. These tables are: the context table, the level 1 table, the level 2 table, and the level 3 table. The table walk uses the context pointer register as a base register and the context number as a offset to point to an entry in the context table. At any address, the MMU finds either a PTE, which terminates its search, or a page table pointer (PTP). A PTP is a pointer used in conjunction with a field in the virtual address to select an entry in the next level of tables. The table walk continues searching through levels of tables as long as PTPs are found pointing to the next table. The table walk terminates when a PTE is found, or an exception is generated if a PTE is not found after accessing the level 3 table. An exception is also generated if the table walk finds an invalid or reserved entry in the page tables.
Upon finding the PTE, the CY7C605 stores it in an available TLB entry and translates the corresponding virtual address. The tablewalk processing is implemented in the CY7C605 hardware. It is self-initiated, and is transparent to the user.

## Cache Controller

The cache controller provides cache memory access control for a $64-\mathrm{kbyte}$ direct mapped virtual cache. The cache controller per-
forms this task by comparing memory accesses against the address and status entries in a cache tag memory. The CY7C605 provides two separate cache tag memories for access comparison. Cache memory accesses from the processor are compared against the Processor Virtual cache TAG (PVTAG) memory. Bus snooping operations are compared against the Mbus Physical cache TAG (MPTAG) memory. The use of two cache tag memories allows the cache controller to service processor cache accesses concurrently with bus snooping cache tag accesses. This feature of the CY7C605 provides significant performance improvements over cache systems sharing a single cache tag memory between the processor cache access and the bus snooping operations. Single cache tag systems typically must stall the processor when a bus snooping operation is required, causing serious performance degradation.

The cache controller is designed to use two CY7C157 cache RAMs for the cache memory. These cache RAMs are 16-kbyte x 16 SRAMs with on-chip address and data latches and timing control. Two CY7C157s and one CY7C605 comprise an entire 64-kbyte cache system with physical bus interface and read and write buffers.
The cache is organized as 2048 cache lines of 32 bytes each. The CY7C605 has 2048 cache tag entries in both the PVTAG and MPTAG, one entry in each cache tag memory per cache line. Addressing for the virtual cache is provided directly from the virtual address bus. The virtual address field (VA(15:5)) selects one of the 2048 lines of the cache. This address field also selects the cache tag entry in the PVTAG dedicated to the selected cache line. A cache hit occurs when the upper sixteen bits of the virtual address and the context register match with the virtual address and context stored in the selected cache tag entry in PVTAG. The lowest five bits of the virtual address bus (VA(4:0)) select one of the 32 bytes in the cache line. Cache data replacement is always performed by replacing cache lines.
The cache is designed to provide data with every read access asserted on the virtual bus, regardless of the cache controller. The CY7C605 controls cache read access by halting the CY7C601 if a cache hit is not detected by the cache controller. The cache controller then reads the new cache line from main memory, and supplies the correct data to the CY7C601. After the correct data is latched into the CY7C601 by strobing the MDS signal, the CY7C601 is released and execution proceeds normally.
Writes to the cache are controlled by the CY7C605, which decodes the lowest two bits of the virtual address, the $\operatorname{SIZE}(1: 0)$ signal, and checks for a cache hit to enable the correct cache byte write enable signals. If a cache write hit occurs, the CY7C605 decodes the correct CBWE signals for the write access, and outputs these to the CY7C157 cache RAM write enables. If the cache mode is set to write-through (see Cache Modes), the write data is also written to main memory. If a write cache miss occurs for write-through cache mode, the data is written to main memory and the cache is not updated. If the write cache miss occurs during copy-back cache mode (see Cache Modes), the cache line is fetched from main memory. If the cache line stored in the cache when the write cache miss occurred has been modified, the old cache line is written to main memory before the cache line is replaced by the new data. After the cache line has been replaced, the write access is enabled by the CY7C605.

## Cache Tag

The CY7C605 features two separate cache tag arrays: the processor virtual cache tag memory (PVTAG) and the Mbus physical cache tag memory (MPTAG). Cache controllers using only one
cache tag array must delay the processor when bus snooping requires access to the cache tags. The inclusion of two independent cache tag memories allows the CY7C605 to support processor accesses to cache while simultaneously performing bus snooping on the Mbus.

## Cache Modes

The cache can be programmed for either write-through with no write allocate or copy-back with write allocate. The two cache modes differ in how they treat cache write accesses. Write-through cache mode causes write hits to the cache to be written to both cache and main memory. Write-through write cache misses will only update main memory and invalidate the cache tag, but will not modify the cache.
A write access in copy-back mode will modify the cache only. The writing of the modified cache line to main memory is deferred until the cache line is no longer required. Copy-back cache mode has the advantage of reducing traffic on the system bus. Bus traffic is reduced since all updates to memory are deferred and are subsequently performed only as absolutely required. In addition, all such data transfers are made utilizing the more efficient burst mode. The following describes the two cache modes in detail.

## Write-through mode with no Write Allocate

For write-through cache mode, write access cache hits cause both the cache and main memory to be updated simultaneously. A write access cache miss causes only main memory to be updated (no write allocate). The selected cache line is invalidated for a write access cache miss. Write-through caching mode normally requires a processor to delay during a write miss while the data is written to main memory. The CY7C605 provides write buffers to prevent this delay in most cases. The write buffers store the write access and write the data to main memory as a background task.
During read access cache hits, the cached data is read out and supplied to the CY7C601. In the case of a read access cache miss, a cache line is fetched from main memory to load into the cache and the required data is supplied to the CY7C601.

## Copy-back mode with Write Allocate

When the cache is configured for copy-back mode, only the cache is updated on write access cache hits (i.e., main memory is not updated). The modified bit of the cache tag for the cache line is set on a copy-back write access (write hit or after a write miss is corrected). During write access cache misses, if the selected cache line is clean (not modified), a cache line is fetched from main memory to load into the cache and only the cache is updated. If the selected cache line is modified, the selected cache line is flushed out to update main memory. The CY7C605 simultaneously fetches the new cache line from main memory and stores it into the read buffer as it flushes the modified cache line from the cache and stores it into its write buffer. After the modified cache line has been flushed, the CY7C605 writes the modified cache line out of its write buffer into main memory while the new cache line is stored into the cache memory from the read buffer. During read access cache hits, the cached data is read out and supplied to the CY7C601. During read access cache misses, if the selected cache line is clean (not modified), a cache line is fetched from main memory to load into the cache. If the selected cache line is modified, the selected cache line is flushed out to the CY7C605 write buffer, and a new cache line is fetched from main memory and stored into the read buffer. The new cache line is
then stored in the cache from the read buffer, while the modified cache line stored in the write buffer is written out to main memory.

## Multiprocessing Support

The CY7C605 is specifically designed to support multiprocessing systems. The CY7C605 accomplishes this by providing features necessary to maintain cache coherency with a second-level memory system (typically main memory or a secondary cache) and other caching systems on the shared bus.
The CY7C605 supports two modes of caching: write-through and copy-back. Write-through caching mode modifies main memory with each write access to the cache. This avoids the issue of lack of coherency between the individual cache systems and main memory, but greatly increases memory bus traffic. The effect of this increased bus traffic is a degrading of the performance of a multiprocessor system as the processing nodes compete for memory bus bandwidth. This problem is greatly reduced when copy-back caching mode is used.
Copy-back mode holds all changes to a cache line until the line is flushed from the cache. This minimizes bus traffic to only those transactions necessary to maintain the cache. However, by allowing the cache line to be modified without updating main memory, a problem arises when other processing nodes require an up-todate copy of that memory location. The problem of modified cache lines is solved by the enforcement of a cache coherency protocol.
The CY7C605 implements a cache coherency protocol specified by the SPARC reference standard Mbus level-2 interface. This protocol is modeled after that used by the IEEE Futurebus. In this protocol, each cache line is described by one of five states: Invalid (I), Exclusive Clean (EC), Exclusive Modified (EM), Shared Clean (SC), and Shared Modified (SM). The following describes these five cache states:
Invalid (I): Cache line is not valid.
Exclusive Clean (EC): Only this cache module has a valid copy of this cache line, other than the next level of memory (main memory or secondary cache). No other cache module on the same level of memory has a valid copy of this cache line.
Exclusive Modified (EM): Only this cache module has a valid copy of this cache line. This cache module is the OWNER of the cache line, and has the responsibility to update the next level of memory (main memory or secondary cache) and also to supply data if any other cache references this memory location.
Shared Clean (SC): The same cache line may exist in more than one cache module. The next level of memory may or may not contain a valid copy of this cache line, depending upon whether this cache line has been modified in any other cache.
Shared Modified (SM): The same cache line may exist in more than one cache module, but this cache module is the OWNER of the cache line. The next level of memory does not have a valid
copy of this cache line, and this cache module has the responsibility to update the next level of memory and to supply any other cache that may reference this same memory location.
These five states are described by three state bits (Valid (V), Shared (SH), and Modified(M)) in each MPTAG cache tag entry. The PVTAG cache tag entries corresponding to the same cache lines can be in one of two states: Valid (V) and Invalid (I).
Under write-through cache mode, only the valid and invalid states apply to either the MPTAG or PVTAG cache tag entries. The shared and modified bits in the MPTAG are ignored by the CY7C605 when in write-through mode.

## CY7C605 Registers

All values in all control registers are read/write (with the exception of the implementation and version fields of the SCR). Control registers are accessible by use of the alternate space load or store instructions with ASI $=4$.

## System Control Register (SCR)

The system control register, as shown in Figure 2, defines the operation modes for the cache controller and MMU. The following describes the functions of the bit fields in the SCR.
IMPL, VER-The implementation number (SCR(31:28)) and the version number (SCR(27:24)) fields are hardwired; they are read only fields and writes to those fields are ignored.

## Implementation number field: 0001

Version number field: 1111
MID(3:0)-Module Identification number (SCR(18:15)) identifies the processor module during transactions on the Mbus. This fourbit module identification number is embedded in the Mbus address phase of all Mbus transactions initiated by the CY7C605.
BM-Boot-mode bit (SCR(14)) indicates the system is in boot mode. This bit is set to 1 to indicate boot mode. This bit is automatically set upon power-on reset.
$\mathbf{C}$-Cacheable bit (SCR(13)) indicates whether the access is cacheable or not when the MMU is disabled. This bit is set to 1 if accesses on the physical bus (with the MMU disabled) are to be considered cacheable.
MR-Memory Reflection (SCR(11)) indicates whether the main memory system on the Mbus supports memory reflection. MR affects the status of the MTAG cache tag bits.
CM-Cache-mode bit (SCR(10)) indicates whether the cache is operating under write-through no write allocate policy or copy-back write allocate policy. This bit is set to 1 to enable copy-back cache mode. Setting this bit to 0 will enable write-through cache mode.


Figure 2. System Control Register (SCR)

CE-Cache-enable bit (SCR(8)) indicates whether the virtual cache is enabled or not. This bit is set to 1 to enable the cache controller.
NF-No-fault bit (SCR(1)) prevents supervisor data accesses from signaling data faults to the CY7C601. When the NF bit is set, ex-ception-generating logic (in both the TLB and the table walk) does not indicate supervisor data faults to the CY7C601 (via $\overline{\text { MEXC }}$ ), but status and address information is recorded in the SFSR and SFAR registers as in normal data access operations. When the NF bit is not set, the CY7C605 reports the supervisor data exceptions.
ME-MMU-enable bit (SCR(0)) indicates whether the MMU is enabled or not. This bit is set to 1 to enable the MMU.
On power-on reset, all writeable control bits except the BM bit are cleared. This sets the CY7C605 into the following state: cache disabled ( $\mathrm{CE}=0$ ), write-through mode $(\mathrm{CM}=0)$, non-cacheable ( $\mathrm{C}=0$ ), boot-mode enabled ( $\mathrm{BM}=1$ ), no fault disabled ( $\mathrm{NF}=$ 0 ), and MMU disabled (ME = 0).

## Context Table Pointer Register (CTPR)

The context table pointer points to the context table in physical memory. The table is indexed by the contents of the context register. The context table pointer appears on bits 35 through 14 of the Mbus (MAD (35:14)) during the first fetch of TLB miss processing. Once the root pointer is cached in the PTPC (page table pointer cache), no fetching of the root pointer is required until the context is changed (see Figure 3).

| CTP | RSV |
| :--- | :--- |
| 31 109 0 <br> CTP $=$ Context Table Pointer  <br> RSV $=$ Reserved  |  |

Figure 3. Context Table Pointer Register

## Context Register (CXR)

The context register defines a virtual address space associated with the current process. The CXR is a twelve-bit register that supports 4096 contexts. This register is used to define the current context for the CY7C605. Nearly all CY7C605 operations are dependent upon matching the value of this register to a cache tag entry or TLB entry.

|  | RSV | CXN |  |
| :--- | :--- | :--- | :---: |
| 31 |  | 1211 |  |
|  | CXN $=$ Context Number |  |  |
|  | RSV $=$ Reserved |  |  |

Figure 4. Context Register

## Reset Register (RR)

The RR register contains information regarding whether Watch Dog Reset (WDR), Software Internal Reset (SIR) or Software External Reset (SER) occurred. This is a read/write register, and setting the Software Internal Reset bit (SIR) or the Software External Reset (SER) causes the corresponding reset. On power-on reset, the WDR, SIR, and SER bits in the RR will be cleared. Reading the RR will also clear these bits.


Figure 5. Reset Register

## Root Pointer Register (RPR)

The RPR is the context level table Page Table Pointer (PTP) and is cached in the page table pointer cache.


## Figure 6. Root Pointer Register

On power-on reset, the V bit is cleared. When the current context is changed by writing to the Context Pointer Register (CXR), the V bit of the RPR is cleared. The V bit is also cleared when the CTPR register is written.

## Instruction access PTP (IPTP)

The IPTP is the instruction access level 2 table Page Table Pointer (PTP) and is part of the page table pointer cache. On power-on reset, the V bit is cleared.


Figure 7. Instruction Access PTP Register

## Data access PTP (DPTP)

The DPTP is the data access level 2 table Page Table Pointer (PTP) and is a register in the page table pointer cache. On pow-er-on reset, the V bit is cleared.


Figure 8. Data Access PTP Register

## Index Tag Register (ITR)

The ITR contains the tag (index1 and index2) fields of the IPTP and DPTP entries.


Figure 9. Index Tag Register

## TLB Replacement Control Register (TRCR)

The TRCR contains the Replacement Counter (RC) and Initial Replacement Counter (IRC) fields as shown in Figure 10. These fields are used in order to support random replacement and to support locking capabilities of the TLB. On power-on reset, both the RC and IRC fields are initialized to zero.


Figure 10. TLB Replacement Control Register

## Synchronous Fault Status Register (SFSR)

The synchronous fault status register, illustrated in Figure 11, contains fault-associated information for synchronous faults. Synchronous faults are faults that occur during an integer unit access of memory. Synchronous faults include almost all possible faults for the CY7C605. This type of fault is synchronous to the operations of the CY7C601. For the CY7C605, this fault type covers all cases except those caused by delayed writes of data stored in the write buffers. These faults are asynchronous to the operation of the CY7C601, and are named asynchronous faults.
An example of a synchronous fault is a privilege violation fault caused by attempting an unauthorized memory access. Upon encountering a synchronous fault, the CY7C605 asserts the MEXC signal, along with MHOLD and MDS. Synchronous faults are the only exception type that assert the MEXC signal.
The uncorrectable error (UE), timeout error (TO), and bus error bits (BE) report error status as encoded in the MERR, MRTY, and MRDY signals. (Refer to the section on Mbus for further information.) The level bits ( L ) describe the level in a table walk process at which the fault occurred (if applicable).


Figure 11. Synchronous Fault Status Register
The access type bits (AT(2:0)) describes the access type that caused the fault. This field specifies user/supervisor access and whether the access is load or store of data or instruction. The fault address valid bit is set when the address in the Synchronous Fault

Address Register (SFAR) is a valid fault address. The Over-Write bit (OW) is set in the case of a double fault where the fault status stored in the SFSR does not correspond with the fault first trapped on by the CY7C601.

## Synchronous Fault Address Register (SFAR)

The synchronous fault address register contains the faulted virtual address.

| SFA |
| :---: |
| 31 |

Figure 12. Synchronous Fault Address Register

## Asynchronous Fault Status Register (AFSR)

Asynchronous faults are those faults caused by a delayed memory access initiated by the CY7C605. This type of error can only be caused by a delayed write to main memory initiated by the write buffer. Asynchronous faults cause the CMER signal to be asserted, which can be used as an interrupt to the CY7C601.
The UC, TO, and BE bits are identical to those in the SFSR. They are set by the information encoded into the MERR, MRTY, and MRDY signals of the Mbus. The asynchronous fault address bits provide the upper four bits of the physical address not captured in the Asynchronous Fault Address Register (AFAR), which is a thirty-two bit register.

| RSV | UC | TO | BE | RSV | AFA(35:32) | RSV | AFO |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 31 | 13 | 12 | 11 | 109 | 87 | 4 | 3 | 1 |

## Figure 13. Asynchronous Fault Status Register

The Asynchronous Fault Occurred bit (AFO) is set when an asynchronous fault is encountered. Once the Asynchronous Fault Occurred (AFO) bit is set, no further asynchronous faults are recorded until the AFO bit is cleared, which is accomplished by reading the asynchronous fault address register (see Figure 13). On power-on reset, the UC, TO, BE, and AFO bits in the AFSR will be cleared. Reading the AFSR will also clear these bits.

## Asynchronous Fault Address Register (AFAR)

The AFAR contains bits 31-0 of the physical address for a asynchronous faults (bus errors). Asynchronous faults can occur during delayed write accesses or during background cache line flush operations in copy-back mode (see Figure 14). The address in the AFAR is concatenated with the four AFA bits in the AFSR to define the entire 36 -bit physical address.


Figure 14. Asynchronous Fault Address Register


Figure 15. CY7C605 Pin Configuration

## Pin Definitions

The functional pinout is shown in Figure 15. Note that all three-state output signals are driven to their inactive state before they are released to three-state.

|  |  | Virtual Bus Signals |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |
| A(31:16) | I | Virtual Address bus. A(31:16) are input sig- <br> nals during normal read/write accesses and <br> are latched into the CY7C605 on the rising <br> edge of clock. |
| A(15:2) | I/OVirtual Address bus. Three-state input/out- <br> put signals. A(15:2) are input signals during <br> normal read/write accesses and are latched <br> into the CY7C605 on the rising edge of the <br> clock. They are output signals during cache <br> line loads into the cache RAM and modified <br> cache-line reads from the cache RAM. |  |
| A(1:0) | IVirtual Address bus. A(1:0) are input sig- <br> nals during normal read/write accesses and <br> are latched on the rising edge of clock. |  |


|  | Virtual Bus Signals (continued) |  |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |

INULL I Integer unit NULLification cycle (active high). When INULL is active, the current access will be ignored.
$\overline{\text { IOE }}$
$\overline{\text { IRST }}$

LDSTO
O Integer unit Output Enable (active low). This signal is continually driven high or low. This signal is connected to the $\overline{\mathrm{AOE}}$ and DOE inputs of the CY7C601. When asserted, the $\overline{\mathrm{IOE}}$ will place the address (A(31:0)), address space identifiers (ASI(7:0)), and data ( $\mathrm{D}(31: 0)$ ) drivers of the CY7C601 in a three-state condition.
O Integer unit Reset (active low) is asserted to reset integer unit. This signal is continually driven high or low.
I Load Store Atomic operation indicator (ac- tive high). Asserted by the CY7C601 during atomic load store cycles and is sampled by the CY7C605 on the rising edge of the clock.

|  | $\begin{array}{l}\text { Virtual Bus Signals }\end{array}$ |  |
| :--- | :---: | :--- |
| $\begin{array}{l}\text { Signal } \\ \text { Name }\end{array}$ | I/O | Description |$]$| MDS | O | Memory Data Strobe (active low) is asserted <br> for one clock to strobe data into the <br> CY7C601 during a cache miss. MHOLD <br> must be low when MDS is asserted. It is <br> driven off of the falling edge of the clock. <br> This is a three-state output. |
| :--- | :--- | :--- |
| MEXC | OMemory Exception (active low) is asserted <br> for one clock whenever a privilege or protec- <br> tion violation is detected. <br> MHOLD and <br> MDS must be low when MEXC is asserted. |  |
| This is a three-state output. |  |  |



| Mbus Signals (continued) |  |  |
| :---: | :---: | :---: |
| Signal <br> Name | 1/0 | Description |
| $\overline{\text { MBG }}$ | 1 | Mbus Bus Grant (active low). Asserted by external arbiter when the Mbus is granted to a master. This signal is continually driven. |
| $\overline{\text { MBR }}$ | 0 | Mbus Bus Request (active low). Asserted by potential Mbus master devices to acquire bus mastership. This signal is continually driven. |
| $\overline{\text { MERR }}$ | I | Mbus Error (active low). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released. |
| $\overline{\text { MIH }}$ | I/O | Memory INhibit (active low). Asserted by the CY7C605 for Mbus transactions where the cache owns the data that has been requested on the Mbus. This signal is monitored during bus snooping by the CY7C605. |
| $\overline{\text { MRDY }}$ | I/O | Mbus Ready (active low). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is asserted by the CY7C605 during direct data intervention operations This signal is to be three-stated when released. |
| MRST | 0 | Mbus Reset (active low). Asserted for 1024 clock cycles by only one source on the Mbus to initialize all devices on the Mbus. This signal is continually driven. |
| $\overline{\text { MRTY }}$ | I | Mbus Retry (active low). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released. |
|  | MER | 2 MRDY MRTY Action |
|  | H | $\mathrm{H} \quad \mathrm{H} \quad$ Nothing |
|  | H | $\mathbf{H}$ $\mathbf{L} \quad$Relinquish <br> and Retry* |
|  | H | L $\quad$ H $\quad \begin{aligned} & \text { Data } \\ & \text { Strobe }\end{aligned}$ |
|  | H | L L Reserved |
|  | L | $\mathrm{H} \quad \mathrm{H} \quad$ Bus Error |
|  | L | H L Time Out |
|  | L | L H Uncorrectable Error |
|  | L | L L Retry* |
|  | * See section on Physical Bus (Mbus) |  |
| $\overline{\text { MSH }}$ | I/O | Memory SHared (active low). Asserted by the CY7C605 after detecting a data request on the Mbus for which the CY7C605 has a copy. This signal is monitored by the CY7C605 during bus snooping. |
| $\overline{\text { POR }}$ | I | Power-On Reset (active low). The POR initializes all on-chip logic to a known state, invalidates all the TLB entries, and all cache tag entries. It must be asserted for a minimum of 8 clocks. It also causes the CY7C605 to assert IRST to reset the CY7C601. |


| Cache RAM Signals |  |  |
| :---: | :---: | :---: |
| Signal Name | 1/O | Description |
| $\begin{aligned} & \hline \overline{\text { CBWE }} \\ & (3: 0) \end{aligned}$ | 0 | Cache Byte Write Enables (active low). During normal write operations, certain byte enable signals are asserted depending upon the size and $A(1: 0)$ inputs. During a cache line load all four byte enable signals are asserted. These signals can also be driven by using a store alternate instruction with ASI $=$ FH. This feature is supported for diagnostic purposes. This output is continually driven (not three-stated). CBWE0 controls the most significant byte (MSB) and CBWE3 controls the least significant byte (LSB). |
| $\overline{\text { CROE }}$ | 0 | Cache RAM Output Enable (active low). Asserted during normal read operations with ASI $=8,9, \mathrm{~A}, \mathrm{~B}$ and during modified cache line read operations. This signal is also asserted during cache data read operations with ASI $=\mathrm{F}$ for diagnostic purposes. This signal is continually driven. |


|  | Miscellaneous Signals |  |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |
| CLK | I | System Clock. This is the same clock used <br> by the 7C601 integer unit. |
| TOE | ITest Output Enable (active low). This signal <br> is used (when high) to three-state all output <br> drivers of the CY7C605. TOE SHOULD <br> BE TIED LOW DURING NORMAL OP- <br> ERATION. It is used to isolate the |  |
|  | CY7C605 from the rest of the system for <br> debugging purposes. |  |

## 32-Bit RISC Controller

## Features

- SPARC ${ }^{\text {cerem }}$ processor optimized for embedded control applications
- Reduced Instruction Set Computer (RISC) architecture
- Simple format instructions
- Most instructions execute in a single cycle
- Very high performance
-40-ns instruction cycle with 4-stage pipeline
- $\mathbf{1 8}$ sustained MIPS at $\mathbf{2 5} \mathbf{~ M H z}$
$-\mathbf{2 4 0}$-ns worst-case interrupt response
- 136 32-bit registers
- Eight overlapping windows of 24 registers each
- Dividing registers into seperate register banks allows fast context switching
-8 global registers
- Hardware pipeline interlocks
- 16 prioritized interrupts levels
- Large address space
- 24-bit address space
- 3-bit address space indentifier
- Multitasking support
- User/supervisor modes
- Privileged instructions
- Artificial intelligence support
- Multiprocessing support
- High-performance floating-point processor interface
- Concurrent execution of float-ing-point instructions
- 0.8-micron 2-layer metal CMOS technology
- 160-pin quad flat package
- Power
-3 watts maximum


## Logic Block Diagram



C611-1

## Selection Guide

|  |  | CY7C611-25 |
| :--- | :---: | :---: |
| Maximum Operating Current (mA) | Commercial | 600 |

SPARC is a registered trademark of Sun Microsystems, Inc.

## Floating-Point Coprocessor Interface

The CY7C611 is the basic processing engine which executes all of the instruction set except for floating-point operations. The CY7C602 and CY7C611 operate concurrently. The CY7C602 recognizes floating-point instructions and places them in a queue while the CY7C611 continues to execute non-floating point instructions. If the CY7C602 encounters an instruction which will not fit in its queue, the CY7C602 holds the CY7C611 until the instruction can be stored. The CY7C602 contains its own set of registers on which it operates. The contents of these registers are transferred to and from external memory under control of the CY7C611 via floating-point load/store instructions. Processor interlock hardware hides floating-point concurrency from the compiler or assembly language programmer. A program containing floating-point computations generates the same results as if instructions were executed sequentially.

## Multitasking Support

The CY7C611 supports a multitasking operating system by providing user and supervisor modes. Some instructions are privileged and can only be executed while the processor is in supervisor mode. Changing from user to supervisor mode requires taking a hardware interrupt or executing a trap instruction.

## Interrupts and Traps

The CY7C611 supports both asynchronous traps (interrupts) and synchronous traps (error conditions and trap instructions). The occurrence of a trap causes the CY7C611 to fetch the beginning address of the trap routine from a trap table. The base address of the trap table is specified by a trap base register and the offset is a function of the trap type. After fetching the trap routine address, program control jumps to the trap routine. Traps are taken before the current instruction is executed and can therefore be considered to occur between instructions.

## Registers

The following sections provide an overview of the CY7C611 registers. The CY7C611 has two types of registers; working registers ( $r$ registers), and control registers. The $r$ registers provide storage for processes, and the control registers keep track of and control the state of the CY7C611.
Special $r$ Registers. The utilization of four $r$ registers is partially fixed by the instruction set. Global register $\mathrm{r}[0]$ is dummy register; it returns the value " 0 " when it is used as a source register, and it is not modified when used as a destination register. This feature makes the most common value easily available and eliminates the need for a clear register instruction. Another r register fixed by the instruction set is $\mathrm{r}[15]$. Upon executing a CALL instruction, the address of the CALL instruction is written into r[15]. Upon entering a trap routine, registers $\mathrm{r}[17]$ and $\mathrm{r}[18]$ contain the PC and nPC.
r Register Addressing. r registers r 8 through r 31 are addressed internally using the register number and current window pointer (CWP) field of the processor status register(PSR; see next section). The CWP is essentially an index field for $r$ register addressing, and acts as a pointer to a group of 24 registers. Figure 1 illustrates r register addressing using the CWP. Incrementing or decrementing the CWP changes the register offset by 16 , thereby causing the register addressing to overlap by eight registers. This allows r24


Figure 1. CWP register addressing
through r31 of the current window to act as r8 through r15 of the next window. Registers r0 through r7 do not use the CWP to address them, therefore they are global in nature.
The Window Invalid Mask register (WIM) is used to disallow selected CWP values. Each bit of the least significant byte of the WIM register corresponds to a register window or CWP value. Incrementing or decrementing the CWP to a window invalidated by the WIM register causes the CY7C611 to cause a window underflow or window overflow trap. This is used in a register window environment to set the boundaries for software. The WIM register can also be used to set boundaries for register banks in a bank switching environment.
CY7C611 Control Registers. The CY7C611's control registers contain various addresses and pointers used by the system to control its internal state. They include the Program Counters (PC and nPC), the Processor State Register (PSR), the Window Invalid Mask register (WIM), the Trap Base Register (TBR), and the Y register. The following paragraphs briefly describe each:

Processor Status Register (PSR). The processor status register contains fields that describe and control the state of the CY7C611. Figure 2 illustrates the bit assignments for the PSR.
IU Implementation and IU Version Numbers. These are read-only fields in the PSR. The version number is set to "0001" and the implementation number is set to binary " 0011 ".
Integer Condition Codes. The integer condition codes consist of four flags: negative, zero, overflow, and carry. These flags are set
by the conditions occurring during integer logic and arithmetic operations.

Enable Floating-Point Unit (EF bit). This bit is used to enable the floating-point unit. If a floating-point operation (FPop) is encountered and the EF bit is cleared (i.e., FPU disabled), a floating-point disabled trap is generated.

Processor Interrupt Level (PIL). This four bit field sets the CY7C611 interrupt level. The CY7C611 will only acknowledge interrupts greater than the level indicated by the PIL field. Bit 11 is the MSB; bit 8 is the LSB.

Supervisor Mode (S). $\mathbf{S}=1$ indicates that the CY7C611 is in supervisor mode. Supervisor mode can only be entered by a software or hardware trap.

Previous Supervisor Mode (PS). This bit indicates the state of the supervisor bit before the most recent trap.

Trap Enable (ET). This bit enables or disables the CY7C611 traps. This bit is automatically set to 0 (traps disabled) upon entering a trap. When ET $=0$, all asynchronous traps are ignored. If a synchronous trap occurs when $\mathrm{ET}=0$, the CY7C611 enters error mode.

Current Window Pointer (CWP). The r registers are addressed by the Current Window Pointer (CWP), a field of the Processor Status Register (PSR) that points to the 24 active local registers. It is incremented by a RESTORE instruction and decremented by a SAVE instruction. Note that the globals are always accessible
regardless of the CWP. In the overlapping configuration each window shares its ins and outs with adjacent windows. The outs from a previous window (CWP +1 ) are the ins of the current window, and the outs from the current window are the ins for the next window (CWP -1). In both the windowed and register bank configurations globals are equally available and the locals are unique to each window.


Figure 2. Processor State Register
Program Counters (PC and nPC). The Program Counter (PC) holds the address of the instruction being executed, and the Next Program Counter (nPC) holds the address of the next instruction to be executed.

Trap Base Register (TBR). The trap base register contains the base address of the trap table and a field that provides a pointer into the trap table.

| Reserved | Trap Base Address | Trap Type (t) | Reservec |
| :---: | :---: | :---: | :---: |
| 9 | 11 | 8 | 4 |
| 31 | 22 | 11 | 30 |

Figure 3. Trap Base Register

Window Invalid Mask Register (WIM). The window invalid mask register determines which windows are valid and which window accesses cause window_overflow and window_underflow traps.


Figure 4. Window Invalid Mask
Y register. The Y register is used to hold the partial product during execution of the multiply-step instruction (MULSCC).

## Pin Description

The integer unit's external signals fall into three categories:

1. memory subsystem interface signals,
2. floating-point unit interface signals, and
3. miscellaneous I/O signals.

These are described in the following sections. Paragraphs after the tables describe each signal. Signals that are active LOW are marked with an overbar; allothers are active HIGH. For example, $\overline{\text { WE }}$ is active LOW, while RD is active HIGH.

## Memory Subsystem Interface Signals

The memory interface signals consist of 27 bit of address ( 24 bits of address and a three-bit address space identifier), 32 bits of bidirectional data lines, and two bits to identify the size (byte, halfword, word, or double word) of data bus transactions.

A[23:0]-These 24 bits are the addresses of instructions or data and they are sent out "unlatched" by the CY7C611. Assertion of the MAO signal during a cache miss will force the integer unit to put the previous (missed) address on the address bus. $\mathrm{A}[23: 0]$ pins are tristated if the TOE signal is deasserted.
ASI[2:0]-These three bits are the address space identifier for an instruction or data access to the memory. ASI[2:0] are sent out "unlatched" by the integer unit. The value on these pins during any given cycle is the address space identifier corresponding to the memory address on the A[23:0] pins at that cycle. Assertion of the MAO signal during a cache miss will force the integer unit to put the previous address space identifier on the ASI[2:0] pins. ASI[2:0] pins are tri-stated if the TOE signal is deasserted. Normally, the encoding of the ASI bits is as shown in Table 1. The remaining codes are software generated.

| Address Space Identifier (ASI) | Address Space |
| :---: | :---: |
| 000 | User Instruction |
| 010 | User Data |
| 001 | Supervisor Instruction |
| 011 | Supervisor Data |

Table 1. ASI Bit Assignment
$\mathrm{D}[31: 0]-\mathrm{D}[31: 0]$ is the bidirectional data bus to and from the integer unit. The data bus is driven by the integer unit during the execution of integer store instructions and the store cycle of atomic load/store instructions. Similarly, the data bus is driven by the floating-point unit only during the execution of floating-point store instructions. The store data is sent out unlatched and must be latched externally before it is used. Once latched, store data is valid during the second data cycle of a store single access, the second and third data cycle of a store double access, and the third data cycle of an atomic load store access. The alignment for load and store instructions is done inside the processor. A double word is aligned on an eight-byte boundary, a word is aligned on a four-byte boundary, and a half word is aligned on a two-byte boundary. $\mathrm{D}(31)$ corresponds to the most significant bit of the least significant byte of the 32 -bit word. If a double-word, word, or halfword load or store instruction generates an improperly aligned address, a memory address not aligned trap will occur. Instructions and operands are always expected to be fetched from a 32 -bit wide memory.

SIZE[1:0]. These two bits specify the data size associated with a data or instruction fetch. Size bits are sent out "unlatched" by the CY7C611. The value on these pins at any given cycle is the data size corresponding to the memory address on the $\mathrm{A}[23: 0]$ pins in that cycle. SIZE[1:0] remains valid on the bus during all data cycles of loads, stores, load_doubles, store_doubles and atomic load stores. Since all instructions are 32-bits long, SIZE[1:0] is set to "10" during all instruction fetch cycles. Encoding of the SIZE[1:0] bits is shown in Table 2.

| SIZE1 | SIZE0 | Data Transfer Type |
| :---: | :---: | :---: |
| 0 | 0 | Byte |
| 0 | 1 | Halfword |
| 1 | 0 | Word |
| 1 | 1 | Word (Load/Store Double) |

Table 2. Size Bit Assignment
$\overline{\text { MHOLDA }}$ or MHOLDB. The processor pipeline will be frozen while MHOLDA is asserted and the CY7C611 outputs will revert to and maintain the value they had at the rising edge of the clock in the cycle before MHOLDA was asserted. MHOLDA is used to freeze the clock to both the Integer and floating-point units during a cache miss (for systems with cache) or when a slow memory is accessed. This signal must be presented to the processor chip at the beginning of each processor clock cycle and be stable during the high time of the processor clock. Either MHOLDA or $\overline{\mathrm{MHOLDB}}$ can be used for stopping the processor during a cache miss or memory exception. MHOLDB has the same definition as MHOLDA. The processor hardware uses the logical "OR" of all hold signals (i.e., $\overline{M H O L D A}, \overline{M H O L D B}$, and BHOLD) to generate a final hold signal for freezing the processor pipeline. All HOLD signals are latched (transparent latch) in the CY7C611 before they are used.
$\overline{\text { BHOLD }}$. $\overline{\mathrm{BHOLD}}$ is asserted by the I/O controller when an external bus master requests the data bus. Assertion of this signal will freeze the processor pipeline. External logic should guarantee that after deassertion of BHOLD, the data at all inputs to the chip is the same as what it was before $\overline{\mathrm{BHOLD}}$ was asserted. This signal must be presented to the processor chip at the beginning of each processor clock cycle and be stable during the high time of the processor clock since the CY7C611 processes the BHOLD input through a transparent latch before it is used. BHOLD should be used only for bus access requests by an external device since the MDS and MEXC signals are not recognized while this input is active. $\overline{\text { BHOLD }}$ should not be deasserted while LOCK is asserted.
$\overline{\text { MDS. }}$. Assertion of this signal will enable the clock input to the on-chip instruction register (during an instruction fetch) or to the load result register (during a data fetch). In a system with cache, $\overline{\text { MDS }}$ is used to signal the processor when the missed data (cache miss) is ready on the bus. In a system with slow memories, MDS is used to signal the processor when the read data is available on the bus. $\overline{\text { MDS }}$ must be asserted only while the processor is frozen by either the MHOLDA or MHOLDB input signals. The CY7C611 samples the MDS signal via an on-chip transparent latch before it is used. The $\overline{\text { MDS }}$ signal is also used for strobing memory exceptions. In other words, MDS should be asserted whenever MEXC is asserted (see MEXC definition).
MEXC. This signal is asserted by the memory (or cache) controller to initiate an instruction (or data) exception trap.

MEXC is latched in the processor at the rising edge of CLK and is used in the following cycle. If MEXC is asserted during an instruction fetch cycle, an instruction access exception is generated, and if MEXC is asserted during a data fetch cycle, a data access exception trap is generated. The MEXC signal is used during (MHOLD) in conjunction with the MDS signal to indicate to the CY7C611 that the memory system was unable to supply valid instruction or data. If MDS is applied without MEXC, the CY7C611 accepts the contents of the data bus as valid information, but when MDS is applied with MEXC an exception trap is generated and the contents of the data bus is ignored by the CY7C611. (In other words, MHOLD and MDS must be low when $\overline{\text { MEXC }}$ is asserted.) $\overline{\text { MEXC must be deasserted in the same clock }}$ cycle in which MHOLD is released.

MAO. This signal is used during a MHOLD by the integer unit to select between the current memory access parameters and the previous (missed) memory parameters (i.e. the value of those parameters at the second rising edge of CLK before MHOLD was applied). A logic high value at this pin during a cache miss will cause the integer unit to put A[23:0], ASI[2:0], SIZE[1:0], RD, WE, WRT, LDSTO, and LOCK values corresponding to the missed memory address on the bus. Normally, MAO should be kept at a "low" level, selecting the access parameters for the current access. MAO should not be used during store cycle misses because the $\overline{\mathrm{WE}}$ output would be lost.
RD. This signal specifies whether the current memory access is a read or write operation. It is sent out "unlatched" by the integer unit and must be latched externally before it is used. RD is set to "0" only during data cycles of store instructions including the store cycles of atomic load store instructions. This signal, when used in conjunction with SIZE[1:0] and LDSTO, can be used to check access rights of bus transactions. In addition, the RD signal may be used to turn off the output drivers of data RAMs during a store operation. For atomic load store instructions the RD signal is " 1 " during the first data cycle (read cycle), and "0" during the second and third data cycles (write cycle).
$\overline{\mathbf{W E}}$. This signal is asserted by the integer unit during the second data cycle of store single instructions, the second and third data cycles of store double instructions, and the the third data cycle of atomic load/store instructions. The $\overline{\mathrm{WE}}$ signal is sent out "unlatched" and must be latched externally before it is used. The $\overline{\text { WE }}$ signal may be externally qualified by HOLD signals (i.e., $\overline{\text { MHOLDA }}$ and MHOLDB ) to avoid writing into the memory during memory exceptions.
WRT. This signal is asserted (set to " 1 ") by the processor during the first data cycle of single or double integer store instructions, the first data cycle of single or double floating-point store instructions, and the second data cycle of atomic load/store instructions. WRT is sent out "unlatched" and must be latched externally before it is used.
LDSTO. This signal is asserted by the integer unit during the data cycles of atomic load store operations. LDSTO is sent out "unlatched" by the integer unit and must be latched externally before it is used.

LOCK. This signal is set to " 1 " when the processor needs the bus for multiple cycle transactions such as atomic load/store, double loads and double stores. The LOCK signal is sent "unlatched" and should be latched externally before it is used. The bus may not be granted to another bus master as long as the LOCK signal is
asserted (i.e., $\overline{\mathrm{BHOLD}}$ should not be asserted in the following processor clock cycle when LOCK=1).
INULL. Assertion of INULL indicates that the current memory access (whose address is held in an external latch) is to be nullified by the processor. INULL is intended to be used to disable cache misses (in systems with cache) and to disable memory exception generation for the current memory access (i.e., $\overline{\text { MDS }}$ and MEXC should not be asserted for a memory access when INULL $=1$ ). INULL is a latched output and is active during the same cycle as the address which it nullifies. INULL is asserted under the following conditions: During the second cycle of a store instruction, or whenever the CY7C611 address is invalid due to an external or internal exception. If a floating-point unit or coprocessor unit is present in the system INULL should be ORed with the FNULL and CNULL signals from these units.

## Floating-Point Interface Signals

The floating-point/coprocessor unit interface is a dedicated group of connections between the CY7C611 and the CY7C602. Note that no external circuits are required between the CY7C611 and the CY7C602; all traces should connect directly. The interface consists of the following signals:
$\overline{\mathbf{F P}}$. This signal indicates whether or not a floating-point unit exists in the system. The $\overline{\mathrm{FP}}$ signal is normally pulled up to VDD by a resistor. It is grounded when the CY7C602 chip is present. The integer unit generates a floating-point disable trap if $\overline{\mathrm{FP}}=1$ during the execution of a floating-point instruction, FBfcc instruction or floating-point load and store instructions.
FCC[1:0]. These bits are taken as the current condition code bits of the CY7C602. They are considered valid if $\mathrm{FCCV}=1$. During the execution of the FBfcc instruction, the processor uses these bits to determine whether the branch should be taken or not. FCC[1:0] are latched by the processor before they are used.

FCCV. This signal should be asserted only when the FCC[1:0] bits are valid. The floating-point unit deasserts FCCV if pending floating-point compare instructions exist in the floating-point queue. FCCV is reasserted when the compare instruction is completed and the floating-point condition codes FCC[1:0] are valid. The integer unit will enter a wait state if FCCV is deasserted (i.e., FCCV $=$ " 0 "). The FCCV signal is latched (transparent latch) in the CY7C611 before it is used.

FHOLD. This signal is asserted by the floating-point unit if a situation arises in which the CY7C602 cannot continue execution. The floating-point unit checks all dependencies in the Decode stage of the instruction and asserts FHOLD (if necessary) in the next cycle. This signal is used by the integer unit to freeze the instruction pipeline in the same cycle. The CY7C602 must eventually deassert $\overline{\mathrm{FH}} \overline{\mathrm{OLD}}$ in order to unfreeze the integer unit's pipeline. The FHOLD signal is latched (transparent latch) in the CY7C611 before it is used.
FEXC. Assertion of this signal indicates that a floating-point exception has occurred. FEXC must remain asserted until the integer unit takes the trap and acknowledges the CY7C602 via FXACK signal. Floating-point exceptions are taken only during the execution of floating-point instructions, FBfcc instruction and floating-point load and store instructions. FEXC is latched in the integer unit before it is used. The CY7C602 should deassert $\overline{\mathrm{FHOLD}}$ if it detects an exception while $\overline{\mathrm{FHOLD}}$ is asserted. In this case FEXC should be asserted a cycle before FHOLD is deasserted.

INST. This signal is asserted by the integer unit whenever a new instruction is being fetched. It is used by the CY7C602 to latch the instruction on the $\mathrm{D}[31: 0]$ bus into the CY7C602 instruction buffer. The CY7C602 needs two instruction buffers (D1 and D2) to save the last two fetched instructions. When INST is asserted a new instruction enters into the D1 buffer and the old instruction in D1 enters into the D2 buffer.
FLUSH. This signal is asserted by the integer unit and is used by the CY7C602 to flush the instructions in its instruction registers. This may happen when a trap is taken by the integer unit. Instructions that have entered into the floating-point queue may continue their execution if FLUSH is raised as a result of a trap or exception other than floating-point exceptions.

FINS1. This signal is asserted by the integer init during the decode stage of a CY7C602 instruction if the instruction is in the D1 buffer of the CY7C602 chip. The CY7C602 uses this signal to latch the instruction in D1 buffer into its execute stage instruction register.
FINS2-This signal is asserted by the integer unit during the decode stage of a CY7C602 instruction if the instruction is in the D2 buffer of the CY7C602 chip. The CY7C602 uses this signal to latch the instruction in D2 buffer into its execute stage instruction register.
FXACK-This signal is asserted by the integer unit in order to acknowledge to the CY7C602 that the current FEXC trap is taken. The CY7C602 must deassert $\overline{\mathrm{FEXC}}$ after it receives an asserted level of FXACK signal so that the next floating-point instruction does not cause a "repeated" floating-point exception trap.

## Miscellaneous I/O Signals

These signals are used by the CY7C611 to control external events or to receive input from external events. This interface consists of the following signals:

IRL[3:0]. The data on these pins defines the external interrupt level. $\operatorname{IRL}[3: 0]=0000$ indicates that no external interrupts are pending. The integer unit uses two on-chip synchronizing latches to sample these signals on the rising edge of CLK. A given interrupt level must remain valid for at least two consecutive cycles to be recognized by the integer unit. IRL[3:0] = 1111 signifies an non-maskable interrupt. All other interrupt levels are maskable by the PIL field of the Processor State Register (PSR). External interrupts should be latched and prioritized by the external logic before they are passed to the integer unit. The external interrupt latches should keep the interrupts pending until they are taken (and acknowledged) by the integer unit. External interrupts can be acknowledged by software or by the Interrupt Acknowledge (INTACK) output.

INTACK-This signal is asserted by the integer unit when an external interrupt is taken.

RESET-Assertion of this pin will reset the integer unit. The RESET signal must be asserted for a minimum of eight processor clock cycles. After a reset, the integer unit will start fetching from address 0 . The RESET signal is latched by the integer unit before it is used.
ERROR -This signal is asserted by the integer unit when a trap is encountered while traps are disabled via the ET bit in the PSR. In this situation the integer unit saves the PC and nPC registers, sets the tt value in the TBR, enters into an error state, asserts the
$\overline{\text { ERROR }}$ signal and then halts. The only way to restart the processor trapped in the error state, is to trigger a reset by asserting the RESET signal.
$\overline{T O E}$-This signal is used to force all output drivers of the processor chip into a high-impedance state. It is used to isolate the chip from the rest of the system for debugging purposes. THIS PIN SHOULD BE TIED LOW FOR NORMAL OPERATION.
kept deasserted ( $\mathrm{FPSYN}=0$ ) to disable the execution of these instructions.

CLK-CLK is a $50 \%$ duty-cycle clock used for clocking the CY7C611's pipeline registers. It is HIGH during the first half of the processor cycle, and LOW during the second half. The rising edge of CLK defines the beginning of each pipeline stage in the CY7C611 chip.
PRODUCT INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7MODULES8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND
PROGRAMMING TOOLS
QUALITY AND ..... 13 RELIABILITY
PACKAGES14

## Modules

Page Number

Custom Module Capabilities ..... 8-1
Device Number scriptionCYM1220CYM1240$64 \mathrm{~K} \times 4$ Static RAM Module8-3
$256 \mathrm{~K} \times 4$ Static RAM Module ..... 8-4CYM1400
$32 \mathrm{~K} x 8$ Static RAM Module ..... 8-5
CYM1420 128K x 8 Static RAM Module ..... 8-6
CYM1421 $128 \mathrm{~K} \times 8$ Static RAM Module ..... 8-7
CYM1422 $128 \mathrm{~K} \times 8$ Static RAM Module ..... 8-8
CYM1423 $128 \mathrm{~K} \times 8$ Static RAM Module ..... 8-13
CYM1441$256 \mathrm{~K} \times 8$ Static RAM Module8-14
CYM1460 $512 \mathrm{~K} \times 8$ Static RAM Module ..... 8-19
CYM1461 $512 \mathrm{~K} \times 8$ Static RAM Module ..... 8-24
CYM1464 512K x 8 Static RAM Module ..... 8-30
CYM1540 256K x 9 Buffered Static RAM Module with Separate I/O ..... 8-31
CYM1610 16K x 16 Static RAM Module ..... 8-36
CYM1611 $16 \mathrm{~K} \times 16$ Static RAM Module ..... 8-37
CYM1620 $64 \mathrm{~K} \times 16$ Static RAM Module ..... 8-44
CYM1621 $64 \mathrm{~K} \times 16$ Static RAM Module ..... 8-45
CYM1622 $64 \mathrm{~K} \times 16$ Static RAM Module ..... 8-51
CYM1623 $64 \mathrm{~K} \times 16$ Static RAM Module ..... 8-56
CYM1624 $64 \mathrm{~K} \times 16$ Static RAM Module ..... 8-57
CYM1641 256K x 16 Static RAM Module ..... 8-62
CYM1720 $32 \mathrm{~K} \times 24$ Static RAM Module ..... 8-67
CYM1821 $16 \mathrm{~K} \times 32$ Static RAM Module ..... 8-72
CYM1822 $16 \mathrm{~K} \times 32$ Static RAM Module with Separate I/O ..... 8-79
CYM1830 $64 \mathrm{~K} \times 32$ Static RAM Module ..... 8-86
CYM1831 $64 \mathrm{~K} \times 32$ Static RAM Module ..... 8-91
CYM1832 $64 \mathrm{~K} \times 32$ Static RAM Module ..... 8-96
CYM1841 $256 \mathrm{~K} \times 32$ Static RAM Module ..... 8-101
CYM1910 $16 \mathrm{~K} \times 68$ Static RAM Module ..... 8-107
CYM1911 $16 \mathrm{~K} \times 68$ Static RAM Module ..... 8-113
CYM4210 Cascadeable 8K x 9 FIFO ..... 8-120
CYM4220 Cascadeable 16K x 9 FIFO ..... 8-121

## Custom Module Capabilities

Cypress's Multichip Products group is a leading supplier of custom memory and/or logic modules. This turnkey capability provides designers with a fast, low-risk solution for when they require the ultimate in system performance and density. Detailed information on our standard modules can be found in the static RAM and Module sections of this book.

## Custom Capabilities

Cypress's Multichip Products Division is currently supporting custom modules with the following technical requirements:

| Substrate Type: | Ceramic, Epoxy Laminate |
| :--- | :--- |
| Comp. Packaging: | LCC, SOJ, SOIC, PLCC |
| Pin Configuration: | DIP, VDIP (DSIP), ZIP, SIP, <br> QUIP, PGA |
| Data Word Width: | Up to 144 Bits |
| Pin Count: | Up to 200 Pins |
| Access Time: | 10 ns and up |

As 1990 progresses, we will be introducing new technology which will extend each of these capabilities.
Multichip modules are typically SRAM based. However, other types of components can be used in addition to or instead of SRAMs-Logic, PLDs, EPROM, gate arrays, microprocessors, etc.

## Advantages of Custom Modules

Custom modules provide the memory system designer with the ultimate in flexibility and performance. For example, when using a custom module it is very straightforward to implement unusual memory word widths-a capability that becomes critical in highspeed applications such as digital signal processing and RISCbased systems.
Custom modules are built using fully-tested components, and are rigorously tested before they are shipped. This testing redundancy saves time and effort during system testing and provides an added degree of reliability

## Performance and Density Improvements

Far greater memory densities can be achieved with the use of modules than with even the most advanced surface mount technologies. This density can be attained for several reasons:

- Orientation. Module substrates can be oriented vertically, with devices mounted on both sides
- Routing Efficiency. Due to compact module size, more efficient routing techniques can be used. These include tighter line spacing, blind and buried vias, and selective manual routing.
- Pin Reduction. The reduced number of device pins, which results from the use of modules, allows the memory system itself to be routed more efficiently.
- Ceramic Substrates. Ceramic is the highest density interconnect medium for surface-mount packages. Thus, modules provide large density improvements while satisfying hermeticity requirements, if desired.
Module usage also improves memory system performance. These performance advantages include the following
- Crosstalk characteristics are substantially improved.
- Number of pins is minimized.
- Ceramic may be used to improve thermal characteristics.


## Custom Module Flow

Multichip's focus is on providing turnkey memory modules. Figure 1 illustrates the tasks performed during the development of the module.
Module development commences with the generation of a detailed Objective Specification. The module is designed to this specification, and once in production it will be guaranteed to perform as indicated in the Objective Spec.
Components are selected while the specification is being generated. In many cases, the spec is designed such that multiple sources of components can be utilized. Once the spec is complete and the components are selected, a schematic for the module is generated. The netlist from the schematic is used to drive the circuit simulator.
During simulation, several types of analyses are performed. A functional simulation is used to ensure that the module's logic is designed properly. Timing simulation is run to verify that the module will function when subjected to the worst case timing delays of the components. Finally, thermal analysis may be performed to determine the thermal characteristics of the module.

## Custom Module Capabilities

Custom Module Flow (continued)


Figure 1. Custom Module Flow

The layout of the module is also netlist driven. An autorouter may or may not be used, depending on the complexity and density of the module. Design rule checks are run to ensure that the layout does not violate any electrical or mechanical design rules. Finally, the layout output is used to generate the module substrate.
The layout output is also used to drive the pick and place equipment. This ensures consistency between design and manufacturing. While the module prototypes are being assembled, the test program is generated and the test fixture is constructed. Test program generation is largely automated, using as inputs the simulation outputs and pre-defined test program subroutines for common configurations.
Once prototypes have been generated, the standard release procedure is initiated. This procedure includes steps such as bench testing, module characterization and qualification, and fine tuning of the test program. Following customer approval of the module, it is released to production.

## Future Technologies

Cypress is committed to providing the most advance custom module capability in the industry. This commitment includes more than simply modularizing the most advanced Cypress memory products. As part of our commitment to redefining the leading edge in module technology, we are pioneering the use of several advanced technologies:

- ECL and BiCMOS products of Cypress's Aspen Semiconductor subsidiary
- Advanced packaging techniques such as Tape Automated Bonding (TAB).
- Advanced module package formats, such as ZIP packaging and sub-one hundred mil pin spacing.
- Application of design automation techniques to module products.


## Quoting Information

In order to prepare a quotation or proposal, we need as much as possible of the following information:

- Circuit schematic
- Functional description
- Mechanical dimensions required
- Speed and power requirements
- Prototype and production deadlines
- Production quantity estimates
- An engineering contact to answer questions

Once the above information is received, a budgetary quotation will typically be provided within one to two weeks.

## 64K x 4 SRAM Module

## Features

- Very high speed 256K SRAM module - Access time of 10 nsec .
- 300-mil-wide hermetic DIP package
- Low active power
- 1.8W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- On-chip decode for speed and density
- JEDEC pinout-compatible with 7C194 monolithic SRAMs
- Small PCB footprint
-0.36 sq . in.


## Functional Description

The CYM1220 is an extremely high performance 256 -kilobit static RAM module organized as 65,536 words by 4 bits. This module is constructed using four $16 \mathrm{~K} \times 4$ static RAMs in LCC packages mounted on a 300 -mil-wide ceramic substrate. Extremely high speed and density are achieved by using BiCMOS SRAMs containing internal address decoding logic.
Writing to the module is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ )
of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while write enable (WE) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ) will appear on the four output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ).
The data output pins remain in a highimpedance state unless the module is selected and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



1220-1

## Pin Configuration



## Selection Guide

|  |  | $\mathbf{1 2 2 0 H D}-10$ | $\mathbf{1 2 2 0 H D} \mathbf{1 2}$ | $\mathbf{1 2 2 0 H D}-15$ | $\mathbf{1 2 2 0 H D}-20$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 10 | 12 | 15 | 20 |
| Maximum Operating <br> Current (mA) | Commercial | 325 | 325 | 325 |  |
|  | Military |  | 375 | 375 | 375 |

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 2.6W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.3 in.
- Small PCB footprint
-0.56 sq . in.


## Functional Description

The CYM1240 is a very high performance 1-megabit static RAM module organized as 256 K words by 4 bits. This module is constructed using four $256 \mathrm{~K} \times 1$ static RAMs in LCC packages mounted on a ceramic substrate with pins. It is socketcompatible with monolithic $256 \mathrm{~K} \times 4$ SRAMs.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{3}$ ) of the device is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) low while ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $A_{0}$ through $A_{17}$ ) will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{3}$ ).
The data input/output pins remain in a high-impedance state when chip select $(\overline{\mathrm{CS}})$ is HIGH or when write enable ( $(\stackrel{\mathrm{WE}}{ })$ is LOW.

## Logic Block Diagram




1240-2

## Selection Guide

|  |  | 1240HD-25 | $1240 \mathrm{HD}-35$ | 1240HD-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 |
| Maximum Operating <br> Current (mA) | Commercial | 480 | 480 | 480 |
|  | Military | 480 | 480 | 480 |
| Maximum Standby <br> Current (mA) | Commercial | 160 | 160 | 160 |

## Features

- Very high speed 256 K SRAM module
- Access time of 10 nsec .
- 300-mil-wide hermetic DIP package
- Low active power
- 2.1W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- On-chip decode for speed and density
- JEDEC pinout-compatible with 7C199 monolithic SRAMs
- Small PCB footprint
$-0.42 \mathrm{sq} . \mathrm{in}$.


## Functional Description

The CYM 1400 is an extremely high performance 256-kilobit static RAM module organized as 32,768 words by 8 bits. This module is constructed using four 16K x 4 static RAMs in LCC packages mounted on a 300 -mil-wide ceramic substrate. Extremely high speed and density are achieved by using BiCMOS SRAMs containing internal address decoding logic.
Writing to the module is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ )
of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ).
Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable (WE) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ) will appear on the eight output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ). The data output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

|  |  | $1400 \mathrm{HD}-10$ | $1400 \mathrm{HD}-12$ | $1400 \mathrm{HD}-15$ | $1400 \mathrm{HD}-20$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 10 | 12 | 15 | 20 |
| Maximum Operating <br> Current (mA) | Commercial | 375 | 375 | 375 |  |
| Maximum Standby <br> Current (mA) | Military |  | 425 | 425 | 425 |

## $128 \mathrm{~K} \times 8$ Static RAM Module

## Features

－High－density 1－megabit SRAM module
－High－speed CMOS SRAMs
－Access time of $\mathbf{3 0} \mathbf{n s}$
－32－pin，0．6－in．－wide DIP package
－JEDEC－compatible pinout
－Low active power
－1．2W（max．）
－Hermetic SMD technology
－TTL－compatible inputs and outputs
－Commercial and military temperature ranges

## Functional Description

The CYM1420 is a very high performance 1－megabit static RAM module organized as 128 K words by 8 bits．The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in leadless chip carriers mounted onto a double－sided multilayer ceramic substrate．A decoder is used to interpret the higher－order addresses $\mathrm{A}_{15}$ and $\mathrm{A}_{16}$ and to select one of the four RAMs．
Writing to the memory module is accom－ plished when the chip select $(\overline{\mathrm{CS}})$ and write enable（ $\overline{\mathrm{WE}}$ ）inputs are both LOW． Data on the eight input／output pins（ $\mathrm{I} / \mathrm{O}_{0}$
through $\mathrm{I} / \mathrm{O}_{7}$ ）is written into the memory location specified on the address pins（ $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ）．Reading the device is accomplished by taking chip select（ $\overline{\mathrm{CS}}$ ）， and output enable（ $\widehat{\mathrm{OE})}$ LOW，while write enable（ $\overline{\mathrm{WE}}$ ）remains inactive or HIGH． Under these conditions，the contents of the memory location specified on the address pins will appear on the eight data input／output pins．
The input／output pins remain in a high－ impedance state unless the module is selected，outputs are enabled，and write enable（ $\overline{\mathrm{WE}}$ ）is HIGH．

## Logic Block Diagram



## Pin Configuration

|  | $\begin{gathered} \text { DIP } \\ \text { Top View } \end{gathered}$ |  |
| :---: | :---: | :---: |
| NC $\square^{\circ}$ | － | V vcc |
| $\mathrm{A}_{18} \mathrm{C}_{2}$ | 31 | $\mathrm{A}_{15}$ |
| $\mathrm{A}_{14}{ }^{3}$ | 30 | 曰NC |
| $\mathrm{A}_{12}{ }^{4}$ | 29 | 口WE |
| $\mathrm{A}_{7} \mathrm{~S}_{5}$ | 28 | $\mathrm{g}_{13}$ |
| $\mathrm{A}_{6}{ }^{6}$ | 27 | $\mathrm{P}_{8}$ |
| $\mathrm{A}_{5} \mathrm{C}^{7}$ | ${ }^{26}$ | ص $\mathrm{A}_{9}$ |
| $A_{4}$ | 25 | ［ $A_{11}$ |
| $A_{3} \square^{9}$ | 24 | 口OE |
| $\mathrm{A}_{2} \mathrm{~B} 10$ | $10 \quad 23$ | Q $\mathrm{A}_{10}$ |
| $A_{1}{ }^{\text {c }} 11$ | $11 \quad 22$ | 口CS |
| $\mathrm{A}_{0}{ }^{12}$ | $12 \quad 21$ | $\square 1 / \mathrm{O}_{7}$ |
| $1 / \mathrm{O}_{0}{ }^{13}$ | $13 \quad 20$ | Q $1 / O_{6}$ |
| $1 / O_{1}{ }^{14}$ | $14 \quad 19$ | 己 $1 / O_{5}$ |
| $1 / \mathrm{O}_{2}{ }^{15}$ | 15 | Q $1 / \mathrm{O}_{4}$ |
| GND ${ }^{16}$ | $16 \quad 17$ | ］ $\mathrm{I} / \mathrm{O}_{3}$ |

1420－1
1420－2

## Selection Guide

|  |  | $1420 \mathrm{HD}-30$ | $1420 \mathrm{HD}-35$ | $1420 \mathrm{HD}-45$ | $\mathbf{1 4 2 0 H D}-55$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time（ns） | 30 | 35 | 45 | 55 |  |
| Maximum Operating Current（mA） | Commercial | 210 | 210 | 210 | 210 |
|  | Military |  |  | 210 | 210 |
| Maximum Standby Current（mA） | Commercial | 140 | 140 | 140 | 140 |
|  | Military |  |  | 140 | 140 |

## CYM1421

## $128 \mathrm{~K} \times 8$ Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 70 ns
- 32-pin, 0.6-in.-wide DIP package
- JEDEC-compatible pinout
- Low active power
-660 mW (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- 2 V data retention ( L version)


## Functional Description

The CYM1421 is a high-performance 1-megabit static RAM module organized as 128 K words by 8 bits. The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in leadless chip carriers mounted onto a double sided multilayer ceramic substrate. A decoder is used to interpret the higher-order addresses $\mathrm{A}_{15}$ and $\mathrm{A}_{16}$ and select one of the four RAMs.

Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$
through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ), and output enable ( $\overline{\mathrm{OE})}$ LOW, while write enable (WE) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

Logic Block Diagram


1421-1

## Selection Guide

|  |  | $1421 \mathrm{HD}-70$ | $\mathbf{1 4 2 1 H D}-85$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 70 | 85 |
| Maximum Operating Current (mA) | Commercial | 120 | 120 |
| Maximum Standby Current (mA) | Commercial | 70 | 70 |

# $128 \mathrm{~K} \times 8$ Static RAM Module 

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{3 0} \mathbf{n s}$
- Low active power
- 1.1W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.65 in .
- Small PCB footprint
-0.8 sq. in.


## Functional Description

The CYM1422 is a high-performance 1-megabit static RAM module organized as 128 K words by 8 bits. This module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in SOICs mounted onto a single sided multilayer epoxy laminate board with pins. A decoder is used to interpret the higher-order address $\mathrm{A}_{15}$ and $\mathrm{A}_{16}$ and select one of the four RAMs.
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins (I/O0 through $\mathrm{I} / \mathrm{O} 7$ ) is written into the memory
location specified on the address pins (A0 through A16). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}) \mathrm{LOW}$, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}})$ is HIGH.

## Logic Block Diagram



1422-1

Pin Configuration
SIP
Component Side


## Selection Guide

|  | 1422PS-30 | 1422PS-35 | 1422PS-45 | 1422PS-55 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | 200 | 200 | 200 | 200 |
| Maximum Standby Current (mA) | 140 | 140 | 140 | 140 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-10^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$

Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State -0.5 V to +7.0 V
DC Input Voltage -0.5 V to +7.0 V
Output Current into Outputs (Low) .
20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1422PS |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{LH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -15 | $+15$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -15 | +15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | VCC Operating Supply Current | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{CC}}= \\ \mathrm{CS} \\ \leq \mathrm{V}_{\mathrm{IL}} \end{array}$ |  | 200 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | Max. $\mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$ Min. Duty Cycle $=100 \%$ |  | 140 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } V_{C C} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 80 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| C IN $^{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 40 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 35 | pF |

Notes:
I. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to VCC on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
3. Tested on a sample basis.

## 4C Test Loads and Waveforms



(b)


1422-4

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1422PS-30 |  | 1422PS-35 |  | 1422PS-45 |  | 1422PS-55 |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| trC | Read Cycle Time | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| tDOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| ${ }_{\text {t }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 20 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| tpu | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpD | $\overline{\text { CS }}$ HIGH to Power-Down |  | 30 |  | 35 |  | 45 |  | 55 | ns |

WRITE CYCLE ${ }^{[7]}$

| twC | Write Cycle Time | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsCS | $\overline{\text { CS }}$ LOW to Write End | 25 |  | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 40 |  | 45 |  | ns |
| $t_{\text {HA }}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {PWE }}$ | WE Pulse Width | 25 |  | 25 |  | 35 |  | 35 |  | ns |
| ${ }_{\text {tSD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 3 |  | 3 |  | 5 |  | 5 |  | ns |
| tlZWE | $\overline{\mathrm{WE}} \mathrm{HIGH}$ to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| thZwE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 15 | 0 | 20 | 0 | 25 | 0 | 25 | ns |

Notes:
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $t_{\text {Hzcs }}$ is less than ${ }^{\text {LzCcs for any given device. These parameters are guaranteed and not }}$ $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\text { WE }}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. If $\overline{C S}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms ${ }^{[11]}$

Read Cycle No. $1^{[8,9]}$


## Switching Waveforms (continued)

## Read Cycle No. $2^{[8,10]}$



Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,12]}$


SEMMCONDUCTOR
Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | $\overline{\mathrm{OE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 30 | M1422PS-30C | PS03 | Commercial |
| 35 | M1422PS-35C | PS03 | Commercial |
| 45 | M1422PS-45C | PS03 | Commercial |
| 55 | M1422PS-55C | PS03 | Commercial |

Document \#: 38-M-00003-A

## $128 \mathrm{~K} \times 8$ Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{4 5} \mathbf{n s}$
- 32-pin, 0.6-inch-wide DIP package
- JEDEC-compatible pinout
- Low active power
- 1.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Commercial temperature range
- Small PCB footprint


## Functional Description

The CYM1423 is a high-performance 1-megabit static RAM module organized as 128 K words by 8 bits. This module is constructed using four $64 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. A decoder is used to interpret the higher-order address and select two of the four RAMs.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) of the device is written into the
memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable $(\overline{\mathrm{OE}}) \mathrm{LOW}$, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ) will appear on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $1 / O_{7}$ ).
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

- 1.1 sq. in.


## Logic Block Diagram



1423-1

## Selection Guide

|  | 1423PD-45 | 1423PD-55 | 1423PD-70 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 45 | 55 | 70 |
| Maximum Operating Current (mA) | 210 | 210 | 210 |
| Maximum Standby Current (mA) | 80 | 80 | 80 |

## Features

- High-density 2-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 5.3W (max.)
- SMD technology
- Separate Data I/O
- 60-pin ZIP package
- TTL-compatible inputs and outputs
- Low profile
- Max. height of . 5 in.
- Small PCB footprint
-1.17 sq. in.


## Functional Description

The CYM1441 is a very high performance 2-megabit static RAM module organized as 256 K words by 8 bits. This module is constructed using eight $256 \mathrm{~K} \times 1$ static RAMs in SOJ packages mounted on an epoxy laminate substrate with pins. Two chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{L}}\right.$ and $\left.\overline{\mathrm{CS}}_{\mathrm{U}}\right)$ are used to independently enable the upper and lower 4 bits of the data word.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input pins ( $\mathrm{DI}_{0}$ through $\mathrm{DI}_{7}$ ) of the device is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathbf{A}_{17}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable $\overline{(\mathrm{OE})}$ low, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ) will appear on the appropriate data output pins ( $\mathrm{DO}_{0}$ through $\mathrm{DO}_{7}$ ). The data output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



1441-1
Pin Configuration


## Selection Guide

|  | $1441 \mathrm{PZ}-25$ | $1441 \mathrm{PZ}-35$ | $1441 \mathrm{PZ}-45$ |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 960 | 960 | 960 |
| Maximum Standby Current (mA) | 320 | 320 | 320 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Ambient Temperature with
Power Applied

$$
-10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

Supply Voltage to Ground Potential . ......... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$



## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1624PV |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | VCC | V |
| VIL | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -80 | 80 | $\mu \mathrm{A}$ |
| I O | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{C}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V} C \mathrm{C}=\mathrm{Max}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 960 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ PowerDown Current | $\begin{array}{\|l\|} \hline \mathrm{VCC}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ \text { Min. Duty Cycle }=100 \% \\ \hline \end{array}$ |  | 320 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ PowerDown Current | $\begin{aligned} & V_{C C}=\text { Max., }^{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 160 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 70 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. Tested on a sample basis.

## AC Test Loads and Waveforms

 SCOPE
 SCOPE
(b)
(a)


1441-4

## IDUCTOR

Switching Characteristics Over Operating Range ${ }^{[3]}$

| Parameters | Description | 1441PZ-25 |  | 1441PZ-35 |  | 1441PZ-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trC | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| tAA | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| ${ }_{\text {L }}$ | $\overline{\text { CS }}$ LOW to Low $Z$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | CS HIGH to High $\mathbf{Z}^{[4]}$ |  | 15 |  | 25 |  | 30 | ns |
| tPU | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| tep | $\overline{\text { CS }}$ HIGH to Power-Down |  | 25 | - | 35 |  | 45 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| tSCS | CS LOW to Write End | 20 |  | 30 |  | 35 |  | ns |
| taw | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | ns |
| HA | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| tSA | Address Set-Up from Write Start | 0 |  | 0 |  | 2 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| tSD | Data Set-Up to Write End | 15 |  | 20 |  | 20 |  | ns |
| ${ }_{\text {thD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| t LZWE | WE HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| thZWE | $\overline{W E}$ LOW to High $\mathrm{Z}^{[4]}$ | 0 | 15 | 0 | 20 | 0 | 25 | ns |

Notes:
3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $t_{\text {HzCs }}$ and $t_{\text {Hzwe }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[6,8]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[5]}$


Write Cycle No. $2\left(\overline{\mathrm{CS}}\right.$ Controlled) ${ }^{[5,9]}$


## Truth Table

| CS | WE | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read Word |
| L | L | Data In | Write Word |
| L | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1441PZ-25C | PZO4 | Commercial |
| 35 | CYM1441PZ-35C | PZ04 | Commercial |
| 45 | CYM1441PZ-45C | PZ04 | Commercial |

[^34]
## SEMICONDUCTOR

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 35 ns
- Low active power
- 3.4W (max.)
- Double-sided SMD technology
- TTL-compatible inputs and outputs
- Low profile version (PF)
— Max. height of $\mathbf{3 4 5} \mathrm{in}$.
- Small footprint SIP version (PS)
- PCB layout area of 1.2 sq . in.


## Functional Description

The CYM1460 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed from sixteen $32 \mathrm{~K} \times 8$ SRAMs in plastic surface mount packages on an epoxy laminate board with pins. Two choices of pins are available for vertical (PS) or horizontal (PF) through-hole mounting. On-board decoding selects one of the sixteen SRAMs from the highorder address lines, keeping the remaining fifteen devices in standby mode for minimum power consumption.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of

## 512K x 8 Static RAM Module

the memory. When $\overline{\mathrm{MS}}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the eight data input/output pins is written into the memory location specified on the address pins. Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{MS}}$ and $\overline{\mathrm{OE}}$, active LOW, while $\overline{\text { WE }}$ remains inactive or HIGH. Under these conditions, the content of the location addressed by the information on the address pins is present on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.


## Selection Guide

|  | $\begin{aligned} & \text { 1460PS-35 } \\ & \text { 1460PF-35 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 1460PS-45 } \\ & \text { 1460PF-45 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 1460PS-55 } \\ & \text { 1460PF-55 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 1460PS-70 } \\ & \text { 1460PF-70 } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 35 | 45 | 55 | 70 |
| Maximum Operating Current (mA) | 625 | 625 | 625 | 625 |
| Maximum Standby Current (mA) | 560 | 560 | 560 | 560 |

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Ambient Temperature with
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$

Power Applied $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1460 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| VIL | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{I} X}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I} O \mathrm{Z}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled | -20 | +20 | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{MS} \leq \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 625 | mA |
| ISB1 | Automatic $\overline{\text { MS }}$ <br> Power-Down Current | $\begin{aligned} & \text { Max. } V_{C C}, \overline{M S} \geq V_{I H}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 560 | mA |
| ISB2 | Automatic $\overline{M S}$ <br> Power-Down Current | $\begin{aligned} & \text { Max. } V_{C C}, \overline{\operatorname{MS}} \geq V_{C C}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 320 | mA |

## Capacitance ${ }^{[1]}$

| Parameters | Description | Test Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 120 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 180 | pF |

## Notes:

1. Tested on a sample basis.

## AC Test Loads and Waveforms



(a)
(b)
1460-3

1460-4

Equivalent to: THÉVENIN EQUIVALENT


CYM1460
Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | 1460PS-351460PF-35 |  | 1460PS-451460PF-45 |  | 1460PS-55 <br> 1460PF-55 |  | $\begin{aligned} & \text { 1460PS-70 } \\ & \text { 1460PF-70 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ CYCLE

| trC | Read Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| taA | Address to Data Valid |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }}$ AMS | $\overline{\mathrm{MS}}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| ${ }^{\text {t }}$ DOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| ${ }_{\text {L }}{ }_{\text {LZOE }}$ | $\overline{O E}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }} \mathrm{HZOE}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[3]}$ |  | 15 |  | 25 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZMS }}$ | $\overline{\text { MS }}$ LOW to Low $\mathrm{Z}^{[4]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZMS}}$ | $\overline{\text { MS }}$ HIGH to High $\mathrm{Z}^{[3,4]}$ |  | 15 |  | 20 |  | 25 |  | 35 | ns |

WRITE CYCLE ${ }^{[5]}$

| twC | Write Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSMS | $\overline{\text { MS }}$ LOW to Write End | 30 |  | 40 |  | 50 |  | 60 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 50 |  | 60 |  | ns |
| ${ }^{\text {H }} \mathrm{H}$ | Address Hold from Write End | 2 |  | 5 |  | 5 |  | 5 |  | ns |
| tSA | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 25 |  | 30 |  | 40 |  | 55 |  | ns |
| ${ }^{\text {t }}$ S | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| thD | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[3]}$ |  | 15 |  | 20 |  | 25 |  | 25 | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |

## Notes:

2. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
3. $t_{\text {HZOE }}, t_{\text {HZMS }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZMS}}$ is less than $t_{\text {LZMS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{MS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{MS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{MS}}$ transition low.
9. Data I/O is HIGH impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
10. If $\overline{\mathrm{MS}}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[7,8]}$


## Switching Waveforms (continued)

Read Cycle No. $2^{[6,8]}$


1460-8
Write Cycle No. 1 (WE Controlled) ${ }^{[5,9]}$

$1460-7$
Write Cycle No. 2 (MS Controlled) ${ }^{[5,9,10]}$


## Truth Table

| $\overline{\mathbf{M S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Document \#: 38-M-00004-A

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 35 | CYM1460PS-35C | PS05 | Commercial |
|  | CYM1460PF-35C | PF03 |  |
| 45 | CYM1460PS-45C | PS05 | Commercial |
|  | CYM1460PF-45C | PF03 |  |
| 55 | CYM1460PS-55C | PS05 | Commercial |
|  | CYM1460PF-55C | PF03 |  |
|  | CYM1460PS-70C | PS05 | Commercial |
|  | CYM1460PF-70C | PF03 |  |

## CYM1461

## 512K x 8 Static RAM Module

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 70 ns
- Low active power
-825 mW (max.)
- Double-sided SMD technology
- TTL-compatible inputs and outputs
- Low profile version (PF)
- Max. height of $\mathbf{3 1 5}$ in.
- Small footprint SIP version (PS)
- PCB layout area of 1.5 sq . in.
- 2 V data retention ( L version)


## Functional Description

The CYM1461 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed from sixteen $32 \mathrm{~K} \times 8$ SRAMs in plastic surface mount packages on an epoxy laminate board with pins. Two choices of pins are available for vertical (PS) or horizontal (PF) through-hole mounting. On-board decoding selects one of the sixteen SRAMs from the highorder address lines keeping the remaining fifteen devices in standby mode for minimum power consumption.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of
the memory.When $\overline{\mathrm{MS}}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the eight data input/output pins is written into the memory location specified on the address pins. Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{MS}}$ and $\overline{\mathrm{OE}}$ active LOW, while $\overline{\text { WE }}$ remains inactive or HIGH. Under these conditions, the content of the location addressed by the information on the address pins is present on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.


## Selection Guide

|  | 1461PS-70 <br> 1461PF-70 | 1461PS-85 <br> 1461PF-85 | 1461PS-100 <br> 1461PF-100 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 70 | 85 | 100 |
| Maximum Operating Current (mA) | 150 | 150 | 150 |
| Maximum Standby Current (mA) | 50 | 50 | 50 |

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Power Applied -0.3 V to +7.0 V
Supply Voltage to Ground Potential -0.3 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State

$$
0
$$

DC Input Voltage

$$
-0.3 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

-0.3 V to +7.0 V
Output Current into Outputs (Low)
20 mA

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1461 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathbf{O H}}=-1.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.3 | 0.8 | V |
| $\mathrm{IIX}^{\text {I }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| I OZ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \overline{\mathrm{MS}} \leq \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 150 | mA |
| ISB1 | Automatic $\overline{\mathrm{MS}}$ <br> Power-Down Current | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{MS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 50 | mA |
| ISB2 | Automatic $\overline{\mathrm{MS}}$ <br> Power-Down Current | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{MS}_{\geq} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V},} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 32 | mA |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 100 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 100 | pF |

## Notes:

1. Tested on a sample basis.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{(3)}$

| Parameters | Description | $\begin{aligned} & \text { 1461PS-70 } \\ & \text { 1461PF-70 } \end{aligned}$ |  | 1461PS-85 <br> 1461PF-85 |  | $\begin{aligned} & \text { 1461PS-100 } \\ & \text { 1461PF-100 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 70 |  | 85 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 70 |  | 85 |  | 100 | ns |
| toha | Data Hold from Address Change | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AMS }}$ | $\overline{\text { MS }}$ LOW to Data Valid |  | 70 |  | 85 |  | 100 | ns |
| tDOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 40 |  | 50 |  | 55 | ns |
| ${ }_{\text {t }}$ LZOE | $\stackrel{\rightharpoonup}{\mathrm{OE}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[4]}$ |  | 35 |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\text {LZMS }}$ | $\stackrel{\text { MS }}{ }$ LOW to Low $\mathrm{Z}^{[5]}$ | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ HZMS | $\stackrel{\rightharpoonup}{\text { MS }}$ HIGH to High $\mathrm{Z}^{[4,5]}$ |  | 35 |  | 35 |  | 40 | ns |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 70 |  | 85 |  | 100 |  | ns |
| tSMS | $\overline{\mathrm{MS}}$ LOW to Write End | 70 |  | 80 |  | 85 |  | ns |
| ${ }_{\text {taw }}$ | Address Set-Up to Write End | 70 |  | 80 |  | 85 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| tsA | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {tPWE }}$ | WE Pulse Width | 60 |  | 65 |  | 65 |  | ns |
| ${ }^{\text {t }}$ D | Data Set-Up to Write End | 35 |  | 40 |  | 45 |  | ns |
| ${ }^{\text {thD }}$ | Data Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4]}$ |  | 30 |  | 35 |  | 40 | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |

Notes:
2. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
3. $t_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZMS}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZMS}}$ is less than $\mathrm{t}_{\text {LZMs }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{MS}}$ LOW and $\overline{\text { WE LOW. Both signals must be LOW to initiate a write and }}$ either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{MS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{MS}}$ transition low.
9. Data I/O is HIGH impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.

Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1461 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VR | $\mathrm{V}_{\text {CC }}$ for Retention Data | $\begin{aligned} & V_{C C}=2.0 \mathrm{~V} \\ & \overline{C S} \geq V_{C C}-0.2 \mathrm{~V} \\ & V_{\mathrm{IN}} \geq V_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 300 | mA |
| ${ }^{\text {t }} \mathrm{CDR}^{[6]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $t^{1}{ }^{[6]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[7]}$ |  | ns |

## Notes:

10. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
11. Guaranteed, not tested.
12. If $\overline{\text { MS }}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. $1^{[8,9]}$


Read Cycle No. $2^{[9,10,11]}$


## Switching Waveforms (continued)

Write Cycle No. $2^{[9,10]}$


Write Cycle No. 2 (MS Controlled) ${ }^{[11,12]}$


## Truth Table

| $\overline{\mathbf{M S}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Document \#: 38-M-00005-A

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 70 | CYM1461PS-70C | PS01 | Commercial |
|  | CYM1461LPS-70C |  |  |
|  | CYM1461PF-70C | PF01 |  |
|  | CYM1461LPF-70C |  |  |
| 85 | CYM1461PS-85C | PS01 | Commercial |
|  | CYM1461LPS-85C |  |  |
|  | CYM1461PF-85C | PF01 |  |
|  | CYM1461LPF-85C |  |  |
| 100 | CYM1461PS-100C | PS01 | Commercial |
|  | CYM1461LPS-100C |  |  |
|  | CYM1461PF-100C | PF01 |  |
|  | CYM1461LPF-100C |  |  |

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{4 5} \mathbf{n s}$
- Low active power
- 1.65W (max.)
- JEDEC-compatible pinout
- 32-pin, 0.6-inch-wide DIP package
- TTL-compatible inputs and outputs
- Low profile
- Max. height of . 34 in.
- Small PCB footprint
$-\mathbf{0 . 9 8}$ sq. in.


## Functional Description

The CYM1464 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed using four $256 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted on an epoxy laminate substrate with pins. A decoder is used to interpret the higher-order address $\left(\mathrm{A}_{18}\right)$ and to select two of the four RAMs.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) of the device is written into the
memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ) will appear on the eight appropriate data input/output pins ( $I / O_{0}$ through $I / O_{7}$ ).
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



Pin Configuration


$$
-I / O_{0}-I / O_{7}
$$

## Selection Guide

|  | 1464PD-45 | 1464 PD-55 | 1464PD-70 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 45 | 55 | 70 |
| Maximum Operating Current (mA) | 300 | 300 | 300 |
| Maximum Standby Current (mA) | 240 | 240 | 240 |

## 256K x 9 Buffered SRAM Module with Separate I/O

## Features

- High-density 2-megabit SRAM module with parity
- High-speed CMOS SRAMs
- Access time of $\mathbf{3 0} \mathbf{~ n s}$
- Buffered address and control inputs
- Low active power
- 6.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of .52 in.
- Small PCB footprint
- 1.6 sq. in.


## Functional Description

The CYM1540 is a very high performance 2-megabit static RAM module organized as 256 K words by 9 bits. This module is constructed using nine $256 \mathrm{~K} \times 1$ static RAMs in SOJ packages mounted on an epoxy laminate board with pins. Input buffers are provided on the address and control lines to reduce input capacitance and loading.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the data input pins $\left(\mathrm{DI}_{0}\right.$ through $\left.\mathrm{DI}_{8}\right)$ of
the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ) will appear on the appropriate data output pins ( $\mathrm{DO}_{0}$ through $\mathrm{DO}_{8}$ ). The data output pins remain in a highimpedance state when chip select ( $\overline{\mathrm{CS}}$ ) is HIGH or when write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  | $1540 \mathrm{PF}-30$ <br> $1540 P S-30$ | $1540 \mathrm{PF}-35$ <br> $1540 \mathrm{PS}-35$ | 1540PF-45 <br> 1540PS-45 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 45 |
| Maximum Operating Current (mA) | 1125 | 1125 | 1125 |
| Maximum Standby Current (mA) | 350 | 350 | 350 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$ $-45^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
$-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Power Applied
-0.5 V to +7.0 V
Supply Voltage to Ground Potential
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1540PS |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| VIHA | Input HIGH Voltage $\mathrm{A}_{0}-\mathrm{A}_{17}, \overline{\mathrm{CS}}, \overline{\mathrm{WE}}$ |  | 2.0 | 6.0 | V |
| VIHD | Input HIGH Voltage $\mathrm{DI}_{0}-\mathrm{DI}_{8}$ |  | 2.2 | 6.0 | V |
| $V_{\text {ILA }}$ | Input LOW Voltage A 0 - $\mathrm{A}_{17}$, CS, WE |  |  | 0.8 | V |
| $V_{\text {lLD }}$ | Input LOW Voltage $\mathrm{DI}_{0}-\mathrm{DI}_{8}$ |  | -0.5 | 0.8 | V |
| VIK | Input Clamp Level A 0 - $\mathrm{A}_{17}$, CS, WE | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -1.2 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{VCC}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I} \text { OUT }=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 1125 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 350 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} .,^{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 230 | mA |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 15 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

## Notes:

1. A pull-up resistor to $\mathbf{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during power-up, otherwise I $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
2. Tested on a sample basis.

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | $\begin{aligned} & \text { 1540PF-30 } \\ & \text { 1540PS-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 1540PF-35 } \\ & \text { 1540PS-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 1540PF-45 } \\ & \text { 1540PS-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 30 |  | 35 |  | 45 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{LZCS}}$ | $\overline{\mathrm{CS}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High Z ${ }^{[4]}$ | 3 | 20 | 3 | 20 | 3 | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CS}}$ LOW to Power-Up | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 30 |  | 35 |  | 45 | ns |

WRITE CYCLE ${ }^{[5]}$

| twC | Write Cycle Time | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tSCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| ${ }^{\text {tha }}$ | Address Hold from Write End | 4 |  | 4 |  | 5 |  | ns |
| tSA | Address Set-Up from Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 35 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| t LZWE | WE HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| thzwE | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[4]}$ | 3 | 20 | 3 | 25 | 3 | 30 | ns |

Notes:
3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / /_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $t_{\mathrm{HZCs}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of $A C$ Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. WE is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{LL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
9. If $\overline{C S}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$


## Switching Waveforms (continued)

Read Cycle No. $2^{[6,8]}$


Write Cycle No. 1 (馬 Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[5,9]}$


## Truth Table

| $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | Data In | Data Out | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | $\mathbf{X}$ | Data Out $0-8$ | Read |
| L | L | Data In0-8 | High Z | Write |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 30 | CYM1540PF-30C | PF02 | Commercial |
|  | CYM1540PS-30C | PS04 |  |
| 35 | CYM1540PF-35C | PF02 | Commercial |
|  | CYM1540PS-35C | PSO4 |  |
| 45 | CYM1540PF-45C | PF02 | Commercial |
|  | CYM1540PS-45C | PS04 |  |

## CYM1610

## 16K x 16 Static RAM Module

## Features

－High－density 256－kbit SRAM module
－High－speed CMOS SRAMs
－Access time of 12 ns
－Low active power
－3W（max．）
－Hermetic SMD technology
－TTL－compatible inputs and outputs
－Low profile
－Max．height of $\mathbf{2 1 5}$ in．
－Small PCB footprint
-1.2 sq ．in．
－JEDEC－defined pinout
－Independent byte select
－2V data retention（L version）

## Functional Description

The CYM1610 is a high－performance $256-\mathrm{kbit}$ static RAM module organized as 16 K words by 16 bits．This module is constructed from four 16K x 4 SRAMs in leadless chip carriers mounted on a ceramic substrate with pins．
Selecting the device is achieved by a chip select input pin as well as two byte select pins（ $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ）for independently selecting upper or lower byte for read or write operations．
Writing to the memory module is accom－ plished when the chip select（ $\overline{\mathrm{CS}})$ ，byte select（ $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ）and write enable $(\overline{\mathrm{WE}})$ inputs are LOW．Data on the input／output pins of the selected byte $\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}\right.$ ，
$\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ ）is written into the memory location specified on the address pins（ $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ）．
Reading the device is accomplished by taking chip select（ $\overline{\mathrm{CS}}$ ），byte select（ $\overline{\mathrm{UB}}$ ， $\overline{\mathrm{LB}}$ ）and output enable（ $\overline{\mathrm{OE})}$ LOW，while WE remains inactive or HIGH．Under these conditions，the contents of the memory location specified on the address pins will appear on the appropriate data input／output pins．
The input／output pins remain in a high－ impedance state when chip select（ $\overline{\mathrm{CS}})$ ， byte select（ $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ）or output enable $(\overline{\mathrm{OE}})$ is HIGH，or write enable $(\overline{\mathrm{WE}})$ is LOW．

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  |  | 161011 ${ }^{\text {a }}$－ | Kinaly | 1610HD－20 | 1610HD－25 | 1610HD－35 | 1610HD－45 | 1610HD－50 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time（ns） |  | \％ | W． | 20 | 25 | 35 | 45 | 50 |
| Maximum Operating Current$(\mathrm{mA})$ | Com＇1 | 多的 | S00． | 330 | 330 | 330 | 330 | 330 |
|  | Mil |  | 秽 | S5\％ | 360 | 330 | 330 | 330 |
| Maximum Standby Current$(\mathrm{mA})$ | Com＇l | S | 2\％ | 60 | 60 | 60 | 60 | 60 |
|  | Mil |  | zs\％ | \％s\％ | 60 | 60 | 60 | 60 |

[^35]
## $16 \mathrm{~K} \times 16$ Static RAM Module

## Features

- High-density 256-kbit SRAM module
- High speed
- Access time of 12 ns
- 16-bit-wide organization
- Low active power
-1.8 W (max.) at 25 ns
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.5 in .
- Small PCB footprint
-0.4 sq. in.
- 2 V data retention ( L version)


## Functional Description

The CYM1611 is a very high performance 256-kbit static RAM module organized as 16 K words by 16 bits. The module is constructed from four 16K x 4 SRAMs in leadless chip carriers mounted on a ceramic substrate with pins. A vertical DIP format minimizes board space (footprint $=0.4 \mathrm{sq}$. in.) while still keeping a maximum height of 0.5 in .
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the sixteen input/output pins ( $\mathrm{D}_{0}$ through $\mathrm{D}_{15}$ ) is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking chip select $(\overline{\mathrm{CS}})$ and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the sixteen data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  |  | 1611 HV 12 | 1611 HV 15 | 1611HV-20 | 1611HV-25 | 1611HV-30 | 1611HV-35 | 1611HV-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12. | 1 S | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | SSO | 550 | 330 | 330 | 330 | 330 | 330 |
|  | Military |  | 550 | 550 | 330 | 330 | 330 | 330 |
| Maximum Standby Current (mA) | Commercial | 250 | 250 | 80 | 80 | 80 | 80 | 80 |
|  | Military |  | 250 | 250 | 80 | 80 | 80 | 80 |

[^36]
## Maximum Ratings

（Above which the useful life may be impaired）
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ．．．．．．．．．-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage -0.5 V to +7.0 V
Output Current into Outputs（Low） 20 mA

## Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteistics Over the Operating Range

| Parameters | Description | Test Conditions |  |  | CYM1611HV－20C <br> CYM1611HV－25 <br> CYM1611HV－30 <br> CYM1611HV－35 <br> CYM1611HV－45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Mas， | Min． | Max． |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min．， $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 24．4 | §\％\％ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0，4． |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2\％ | Vick | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | O\＄． | 0\％ | －0．5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {cc }}$ | 20 | \％ 20. | －20 | ＋20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ ，Output Disabled | \％ 20 |  | －20 | ＋20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {，}}$ ， $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ | \％ | 350 |  | －350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\leq \mathrm{V}_{\mathrm{IL}}} \end{aligned}$ | \％． | 550 |  | 330 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power－Down Current | Max． $\mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$ ， Min．Duty Cycle $=100 \%$ | \＃\＃¢月， | 250 |  | 80 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power－Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ | \＃\＃\＃月， | \％\％\％月』 |  | 80 | mA |

Shaded area contains preliminary information．

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max． | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 40 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

Notes：
1．Not more than 1 output should be shorted at one time．Duration of the short circuit should not exceed 30 seconds．

2．Tested on a sample basis．

## AC Test Loads and Waveforms


（a）


1611－4
Equivalent to：THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range e ${ }^{[2]}$

| Parameters | Description | chM1611HV1\% |  | chmllilitys. |  | CYM1611HV-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min\# | Mav. | Vim. | Mav. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| ${ }_{\text {taA }}$ | Address to Data Valid |  | 12 |  | 18. |  | 20 | ns |
| toha | Data Hold from Address Change | 2 |  | 2. |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\overline{C S}}$ LOW to Data Valid |  | 12 |  | 15. |  | 20 | ns |
| t ${ }_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 10. |  | 10 | ns |
| ${ }_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[4]}$ |  | 8. |  | 8 |  | 8 | ns |
| tLZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[5]}$ | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[4,5]}$ |  | 8 |  | 8 |  | 8 | ns |
| tPU | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\text { CS }} \mathrm{HIGH}$ to Power-Down |  | 12 |  | 15 |  | 20 | ns |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |  |  |
| twe | Write Cycle Time | 12 |  | 1S. |  | 20 |  | ns |
| tsCS | $\overline{\mathrm{CS}}$ LOW to Write End | 10. |  | 12 |  | 15 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 10. |  | 12 |  | 15 |  | ns |
| ${ }^{\text {tha }}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| tsA | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | WE Pulse Width | 10. |  | 12 |  | 15 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write End | 10. |  | 10 |  | 10 |  | ns |
| thD | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| thZWE | WE LOW to High $\mathbf{Z}^{[4]}$ | 3 |  | 3 |  | 3 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low $Z$ | 0 | $\xrightarrow{7}$ | 0. | 7. | 0 | 7 | ns |

Shaded area contains preliminary information.

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{IOL}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $t_{\text {HZOE }}, t_{\text {HZCs }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. At any given temperature and voltage condition, $t_{\mathrm{HzCS}}$ is less than ${ }^{\text {t }}$ zess for any given device. These parameters are guaranteed and not $100 \%$ tested.
6. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and WELOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
7. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
8. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
9. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
10. Data I/O is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
11. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Switching Characteristics Over the Operating Range (continued) ${ }^{[2]}$

|  | Description | 1611HV-25 |  | 1611HV-30 |  | 1611HV-35 |  | 1611HV-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $t_{\text {doe }}$ | $\overline{O E}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\stackrel{\text { OE }}{ }$ HIGH to High $\mathrm{Z}^{[4]}$ |  | 10 |  | 15 |  | 20 |  | 20 | ns |
| $t_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[5]}$ | 5 |  | 10 |  | 10 |  | 10 |  | ns |
| thzCS | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[4,5]}$ |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| tPU | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\text { CS }}$ HIGH to Power-Down |  | 20 |  | 30 |  | 35 |  | 45 | ns |

## WRITE CYCLE ${ }^{[6]}$

| twC | Write Cycle Time | 20 |  | 25 |  | 25 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsCS | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }_{\text {tha }}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| tSA | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {tS }}$ | Data Set-Up to Write End | 13 |  | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4]}$ | 0 | 7 | 0 | 12 | 0 | 12 | 0 | 15 | ns |
| tLZWE | WE HIGH to Low Z | 3 |  | 5 |  | 5 |  | 5 |  | ns |

Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1611 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VR | $\mathrm{V}_{\mathrm{CC}}$ for Retention of Data | $\begin{aligned} & V_{\mathrm{CC}}=2.0 \mathrm{~V}, \\ & \mathrm{CS}_{2} \geq V_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \geq V_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 4 | mA |
| ${ }^{\text {t }}$ CDR | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| ${ }^{\text {t }}$ R | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[11]}$ |  | ns |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | 5 | $\mu \mathrm{A}$ |

## Note:

11. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.

Data Retention Waveform


## Switching Waveforms

Read Cycle No. $1^{[7,8]}$


Read Cycle No. $2^{[7,9]}$


Switching Waveforms (continued)
Write Cycle No. 1 (产E Controlled) ${ }^{[6,10]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[6,10,12]}$


## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CMM161HV/2.2. | HVO1. | Commercial |
| 1s | CWM16MHV/5\% | HVOI. | commercial |
|  | CYM16.MUV LSM | HV01 | Military |
| 20 | CYM1611HV-20C | HV01 | Commercial |
|  | CYM1611LHV-20C | HV01 |  |
|  | CYM 1611 HV 20 M | HVO] | Military. |
| 25 | CYM1611HV-25C | HV01 | Commercial |
|  | CYM1611LHV-25C | HV01 |  |
|  | CYM1611HV-25M | HV01 | Military |
|  | CYM1611LHV-25M | HV01 |  |
| 30 | CYM1611HV-30C | HV01 | Commercial |
|  | CYM1611LHV-30C | HV01 |  |
|  | CYM1611HV-30M | HV01 | Military |
|  | CYM1611LHV-30M | HV01 |  |
| 35 | CYM1611HV-35C | HV01 | Commercial |
|  | CYM1611LHV-35C | HV01 |  |
|  | CYM1611HV-35M | HV01 | Military |
|  | CYM1611LHV-35M | HV01 |  |
| 45 | CYM1611HV-45C | HV01 | Commercial |
|  | CYM1611LHV-45C | HV01 |  |
|  | CYM1611HV-45M | HV01 | Military |
|  | CYM1611LHV-45M | HV01 |  |

Shaded area contains preliminary information.
Document \#: 38-M-00007-A

## CYM1620

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{3 0} \mathbf{n s}$
- 40-pin, 0.6-inch-wide DIP package
- JEDEC-compatible pinout
- Low active power
- 1.9W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Commercial and military temperature ranges


## Functional Description

The CYM1620 is a very high performance 1-megabit static RAM module organized as 64 K words by 16 bits. The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in leadless chip carriers mounted onto a double-sided multilayer ceramic substrate. A decoder is used to interpret the higher-order address $A_{15}$ and select one of the two pairs of RAMs.
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}})$, byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins of the selected byte $\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}, \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}\right)$ is written into

## $64 \mathrm{~K} \times 16$ Static RAM Module

the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ), byte select $\overline{\mathrm{UB}}$, $\overline{\mathrm{LB}}$ ) and output enable ( $\overline{\mathrm{OE} \text { ) LOW, while }}$ $\overline{\text { WE }}$ remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.
The input/output pins remain in a highimpedance state when chip select ( $(\mathrm{CS})$, byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) or output enable $(\overline{\mathrm{OE}})$ is HIGH, or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



## Pin Configuration

|  | $\begin{aligned} & \text { DIP } \\ & \text { Top View } \end{aligned}$ |  |
| :---: | :---: | :---: |
| $A_{15} \square^{\circ}$ | 40 | $\square \mathrm{Vcc}$ |
| CS ${ }^{2}$ | 39 | $\square$ WE |
| $1 / \mathrm{O}_{15} \mathrm{E}^{3}$ | 38 | 2 UB |
| $1 / O_{14} \square^{4}$ | 37 | $\square$ LB |
| $1 / \mathrm{O}_{13} \square 5$ | 36 | $\square A_{14}$ |
| $1 / O_{12} \square^{6}$ | 35 | $\square A_{13}$ |
| $1 / O_{11} \square^{7}$ | 34 | $\square A_{12}$ |
| $1 / O_{10} \square^{8}$ | 33 | $\square A_{11}$ |
| $1 / \mathrm{O}_{9} \square^{9}$ | 32 | $\square A_{10}$ |
| $1 / \mathrm{O}_{8} \square^{10}$ | 31 | $\square A_{9}$ |
| GND 511 | 30 | $\square \mathrm{GND}$ |
| $1 / O_{7} \square 12$ | 28 | $\square A_{8}$ |
| $1 / \mathrm{O}_{6} \square^{13}$ | 28 | $\square A_{7}$ |
| $1 / \mathrm{O}_{5} \square 14$ | 27 | $\square A_{6}$ |
| $1 / \mathrm{O}_{4} \mathrm{~B}$ | 28 | $\square^{-1}$ |
| $1 / \mathrm{O}_{3} \square 18$ | 25 | $\square A_{4}$ |
| $1 / \mathrm{O}_{2} \square 17$ | 24 | $\square A_{3}$ |
| $1 / O_{1} \square_{18}^{18}$ | 23 | $\square A_{2}$ |
|  | 22 |  |
| $\text { OE } \square 20$ | 21 | $\square A_{0}$ |
|  |  | 1620-2 |

## Selection Guide

|  |  | $1620 \mathrm{HD}-\mathbf{3 0}$ | $\mathbf{1 6 2 0 H D}-35$ | $\mathbf{1 6 2 0 H D}-45$ | $\mathbf{1 6 2 0 H D}-55$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 45 | 55 |  |
| Maximum Operating Current (mA) | Commercial | 340 | 340 | 340 | 340 |
|  | Military |  |  | 340 | 340 |
| Maximum Standby Current (mA) | Commercial | 140 | 140 | 140 | 140 |
|  | Military |  |  | 140 | 140 |

## CYM1621

## $64 \mathrm{~K} \times 16$ Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 0} \mathbf{n s}$
- Customer configurable
- x4, x8, x16
- Low active power
- 6.8W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of .270 in .
- Small PCB footprint
-2 sq. in.
- 2V data retention (L version)


## Functional Description

The CYM1621 is a high-performance 1-megabit static RAM module organized as 64 K words by 16 bits. This module is constructed from sixteen $64 \mathrm{~K} \times 1$ SRAMs in leadless chip carriers mounted on a ceramic substrate with pins. Four separate $\overline{\mathrm{CS}}$ pins are used to control each 4-bit nibble of the 16 -bit word. This feature permits the user to configure this module as either $256 \mathrm{~K} \times 4,128 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 16$ organization through external decoding and appropriate pairing of the outputs. Writing to the device is accomplished when the chip select ( $\mathrm{CS}_{\mathrm{xx}}$ ) and write enable (WE) inputs are both LOW. Data on the data lines $\left(\mathrm{D}_{\mathrm{x}}\right)$ is written into the
memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking the chip select $\left(\overline{\mathrm{CS}}_{\mathrm{xx}}\right)$ LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data lines ( $\mathrm{D}_{\mathrm{x}}$ ).
The data output is in the high-impedance state when chip enable ( $\overline{\mathrm{CS}}_{\mathrm{xx}}$ ) is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.
Power is consumed in each 4-bit nibble only when the appropriate $\overline{\mathrm{CS}}$ is enabled, thus reducing power in the $\mathbf{x} 4$ or x 8 mode.

## Logic Block Diagram



## Pin Configuration

|  |  |  |
| :---: | :---: | :---: |
| GND 단 | 40 | $\square \mathrm{Vcc}$ |
| $\mathrm{D}_{15} \mathrm{~m}^{2}$ | 39 | - $D_{11}$ |
| $\mathrm{CS}_{12-15} \square^{3}$ | 38 | $\square \overline{C S}_{8-11}$ |
| $\mathrm{D}_{4} \square^{4}$ | 37 | $\square \mathrm{D}_{0}$ |
| WE 5 | 36 | $\square A_{0}$ |
| $\mathrm{A}_{1} \underline{\square}^{6}$ | 35 | $\square A_{13}$ |
| $\mathrm{D}_{14} \underline{\square}^{7}$ | 34 | $\square D_{10}$ |
| $A_{2} \square^{8}$ | 33 | $\square A_{12}$ |
| $\mathrm{D}_{5} \square^{9}$ | 32 | $\square D_{1}$ |
| $A_{3} \square 10$ | 31 | $\square A_{11}$ |
| $\mathrm{A}_{4} \square_{11}$ | 30 | ] $A_{10}$ |
| $\mathrm{D}_{13} \square_{12}$ | 29 | $\square D_{9}$ |
| $\mathrm{A}_{5} \square 13$ | 28 | $\square A_{9}$ |
| $\mathrm{D}_{6} \square^{14}$ | 27 | $\square D_{2}$ |
| $A_{6} \square_{15}$ | 26 | $\square A_{8}$ |
| $\mathrm{A}_{14} \square 16$ | 25 | $\square A_{7}$ |
| $\mathrm{D}_{12} \square 17$ | 24 | $\square \mathrm{D}_{8}$ |
| $\overline{\mathrm{CS}}_{4-7}{ }^{18}$ | 23 | $\square \mathrm{CS}_{0-3}$ |
| $\mathrm{D}_{7} \square^{-19}$ | 22 | $\square \mathrm{D}_{3}$ |
| $\mathrm{A}_{15} \square^{20}$ | 21 | $\square$ GND |

## Selection Guide

|  |  | $\mathbf{1 6 2 1 H D}-\mathbf{2 0}$ | $\mathbf{1 6 2 1 H D}-\mathbf{2 5}$ | $\mathbf{1 6 2 1 H D}-\mathbf{3 0}$ | $\mathbf{1 6 2 1 H D}-35$ | $\mathbf{1 6 2 1 H D}-45$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 1250 | 1250 | 1250 | 1250 | $\mathbf{1 2 5 0}$ |
|  | Military |  | 1250 | 1250 | 1250 | 1250 |
| Maximum Standby Current (mA) | Commercial | 320 | 320 | 320 | 320 | 320 |
|  | Military |  | 320 | 320 | 320 | 320 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage -0.5 V to +7.0 V
Output Current into Outputs (Low)
20 mA
Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1621HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage |  | 2.2 | VCC | V |
| VIL | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{VO} \leq \mathrm{VCC}$, Output Disabled | -20 | +20 | $\mu \mathrm{A}$ |
| I OS | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -350 | mA |
| $I_{C C x 16}$ | VCC Operating Supply Current by 16 mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \text { IOUT }=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{Xx}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 1250 | mA |
| $\mathrm{I}_{\mathrm{CCx}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 8 mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \text { IouT }=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{xX}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 850 | mA |
| I'Cx4 | $V_{C C}$ Operating Supply Current by 4 mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \text { IOUT }=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{xx}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 650 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | Max. $V_{C C}, \overline{\mathrm{CS}}_{\mathrm{xx}} \geq \mathrm{V}_{\mathrm{IH}}$ Min. Duty Cycle $=100 \%$ |  | 320 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. VCC, } \overline{\mathrm{CS}}_{\mathrm{xx}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 320 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 130 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | pF |  |

## Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $\mathbf{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{\text {SB }}$ will exceed values given.
3. Tested initially and after any design or process changes that may affect these parameters.
4. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | 1621HD-20 |  | 1621HD-25 |  | 1621HD-30 |  | 1621HD-35 |  | 1621HD-45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| $\mathrm{tr}_{\mathrm{R}} \mathrm{C}$ | Read Cycle Time | 20 |  | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| toha | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\text { CS }}$ LOW to Data Valid |  | 20 |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| thzCS | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 10 |  | 20 |  | 25 |  | 30 |  | 30 | ns |
| tpu | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to Power-Down |  | 20 |  | 25 |  | 30 |  | 35 |  | 35 | ns |

WRITE CYCLE ${ }^{[8]}$

| twC | Write Cycle Time | 20 |  | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tSCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 15 |  | 22 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 15 |  | 22 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 16 |  | 20 |  | 20 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {t }}$ SD | Data Set-Up to Write End | 10 |  | 15 |  | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {HzWE }}$ | WE LOW to High $\mathrm{Z}^{[6,7]}$ | 0 | 20 | 0 | 20 | 0 | 25 | 0 | 25 | 0 | 25 | ns |

## Notes:

5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathbf{t}_{\mathrm{HzCS}}$ is less than $t_{\text {LzCS }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\bar{W} E$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
11. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## AC Test Loads and Waveforms



Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1621 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VbR | $\mathbf{V}_{\mathbf{C C}}$ for Retention of Data | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \\ & \mathrm{CS} \geq V_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| ICCDR | Data Retention Current |  |  | 16 | mA |
| ${ }^{\text {chen }}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $t_{R}$ | Operation Recovery Time |  | ${ }^{t_{R C}{ }^{[12]}}$ |  | ns |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | 10 | $\mu \mathrm{A}$ |

Notes:
12. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.

## Data Retention Waveform


$\qquad$
Switching Waveforms ${ }^{[10]}$
Read Cycle No. $1^{[9,10]}$

ADDRESS


## Switching Waveforms (continued)

Read Cycle No. $2^{[9,10]}$

$1621-7$
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8]}$


1621-8
Write Cycle No. 2 (CS Controlled) ${ }^{[8,11]}$


## Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{x x}}$ | $\overline{\mathbf{W E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CYM1621HD-20C | HD02 | Commercial |
|  | CYM1621LHD-20C | HD02 |  |
| 25 | CYM1621HD-25C | HD02 | Commercial |
|  | CYM1621LHD-25C | HD02 |  |
|  | CYM1621HD-25MB | HD02 | Military |
|  | CYM1621LHD-25MB | HD02 |  |
| 30 | CYM1621HD-30C | HD02 | Commercial |
|  | CYM1621LHD-30C | HD02 |  |
|  | CYM1621HD-30MB | HD02 | Military |
|  | CYM1621LHD-30MB | HD02 |  |
| 35 | CYM1621HD-35C | HD02 | Commercial |
|  | CYM1621LHD-35C | HD02 |  |
|  | CYM1621HD-35MB | HD02 | Military |
|  | CYM1621LHD-35MB | HD02 |  |
| 45 | CYM1621HD-45C | HD02 | Commercial |
|  | CYM1621LHD-45C | HD02 |  |
|  | CYM1621HD-45MB | HD02 | Military |
|  | CYM1621LHD-45MB | HD02 |  |

Document \#: 38-M-00009-A

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 25 ns
- Low active power
- 2.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Pinout-compatible with CYM1611 and CYM1624
- Low profile
- Max. height of . 50 in.
- Small PCB footprint
$\mathbf{- 0 . 5}$ sq. in.


## Functional Description

The CYM1622 is a very high performance 1-megabit static RAM module organized as 64 K words by 16 bits. This module is constructed using four $64 \mathrm{~K} \times 4$ static RAMs in LCC packages mounted on a ceramic substrate with pins. The pinout of this module is compatible with two other
Cypress modules (CYM1611 and
CYM1624) to maximize system flexibility.
Writing to the module is accomplished when the chip select $(\overline{\mathrm{CE}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the sixteen input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ) of the device is written
into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking chip select $(\overline{\mathrm{CS}})$ and output enable $\overline{\mathrm{OE}}$ ) low, while write enable $(\overline{\mathrm{WE}})$ remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ) will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ).
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

|  | 1622HV-25 | 1622HV-35 | 1622HV-45 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 400 | 400 | 400 |
| Maximum Standby Current (mA) | 140 | 140 | 140 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\ldots \ldots .$.
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

Output Current into Outputs (Low)
20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1624PV |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {CC }}$ | -20 | +20 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}, \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |  | 400 | mA |
| IsB1 | Automatic $\overline{\mathrm{CS}}$ PowerDown Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty }, \text { Cycle }=100 \% \end{aligned}$ |  | 140 | mA |
| IsB2 | Automatic $\overline{\mathrm{CS}}$ PowerDown Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Maxax}^{\prime}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| C $_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

## Notes:

1. $V_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)

(b) 1622-3

$1622-4$

SEMCONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1622HV-25 |  | 1622HV-35 |  | 1622HV-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid | 25 |  | 35 |  | 45 |  | ns |
| toHA | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid | 25 |  | 35 |  | 45 |  | ns |
| $t_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 25 |  | 30 | ns |
| tlZOE | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\text { OE }}$ HIGH to High Z |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[4]}$ |  | 15 |  | 20 |  | 20 | ns |
| tPU | $\overline{\text { CS }}$ LOW to Power-Up | 0 | 25 | 0 | 35 | 0 | 45 | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| tsCS | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 3 |  | 3 |  | 3 |  | ns |
| ${ }_{\text {tSA }}$ | Address Set-Up from Write Start | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {Pwe }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {tSD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| tho | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| t ${ }_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 0 |  | 0 |  | 0 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4]}$ | 0 | 15 | 0 | 15 | 0 | 20 | ns |

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $t_{\mathrm{HzCs}}$ and $\mathrm{t}_{\mathrm{HzwE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overrightarrow{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$

JATA OUT


Switching Waveforms (continued)
Read Cycle No. $2^{[6,8]}$


Write Cycie No. $1\left(\overline{\mathrm{WE}}\right.$ Controlled) ${ }^{[5]}$


1622-7
Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[5,9]}$


SEMICONDUCTOR
Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1622HV-25C | HV03 | Commercial |
| 35 | CYM1622HV-35C | HV03 | Commercial |
| 45 | CYM1622HV-45C | HV03 | Commercial |

Document \#: 38-00010

## CYM1623

## $64 \mathrm{~K} \times 16$ Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 70 ns
- 40-pin, 0.6-in.-wide DIP package
- JEDEC-compatible pin-out
- Low active power
- 1.3W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- 2V data retention (L version)


## Functional Description

The CYM1623 is a high-performance 1-megabit static RAM module organized as 64 K words by 16 bits. The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs in leadless chip carriers mounted onto a double-sided multilayer ceramic substrate. A decoder is used to interpret the higher-order address $\mathrm{A}_{15}$ and to select one of the two pairs of RAMs.
Writing to the memory module is accomplished when the chip select $(\overline{\mathrm{CS}})$, byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins of the selected byte
$\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}, \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ), byte select ( $\overline{\mathrm{UB}}$, $\overline{\mathrm{LB}})$ and output enable ( $(\overline{\mathrm{OE}}) \mathrm{LOW}$, while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.
The input/output pins remain in a highimpedance state when chip select ( $\overline{\mathrm{CS}})$, byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) or output enable $(\overline{\mathrm{OE}})$ is HIGH, or write enable $(\overline{\mathrm{WE}})$ is LOW.

## Logic Block Diagram



Pin Configuration
$c$
Top View

1623-9
1623-10

## Selection Guide

|  |  | $1623 H D-70$ | $1623 H D-85$ | $1623 H D-100$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 70 | 85 | 100 |
| Maximum Operating Current (mA) | Commercial | 240 | 240 | 240 |
| Maximum Standby Current (mA) | Commercial | 70 | 70 | 70 |

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 25 ns
- Low active power
- 2.75W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Pin layout compatible with CYM1611 and CYM1622
- Low profile
— Max. height of . 54 in.
- Small PCB footprint
- 0.7 sq. in.


## Functional Description

The CYM1624 is a very high performance 1-megabit static RAM module organized as 64 K words by 16 bits. This module is constructed using four $64 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted on an epoxy laminate board with pins. The pinout of this module is compatible with two other Cypress modules (CYM1611 and CYM1622) to maximize system flexibility.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the sixteen input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ) of the device is written
into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ) will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ).
The data input/output pins remain in a high-impedance state when chip select $(\overline{\mathrm{CS}})$ is HIGH or when write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



1624-1

Pin Configuration Plastic VDIP


1624-2

## jelection Guide

|  | $1624 \mathrm{PV}-25$ | $1624 \mathrm{PV}-35$ | 1624PV-45 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 500 | 500 | 500 |
| Maximum Standby Current (mA) | 160 | 160 | 160 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . . . .5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1624PV |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{OH}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | $+20$ | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -20 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}^{\leq} \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 500 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 160 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

Notes:

1. $V_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)

(b)

1624-1

Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1624PV-25 |  | 1624PV-35 |  | 1624PV-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| ${ }^{\text {t }}$ A | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| t LZCS | $\overline{\mathrm{CS}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }} \mathrm{HZCS}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[4]}$ |  | 15 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| ${ }_{\text {tsCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 30 |  | 35 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | ns |
| ${ }^{\text {tha }}$ | Address Hold from Write End | 3 |  | 5 |  | 5 |  | ns |
| tSA | Address Set-Up from Write Start | 2 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 35 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write End | 15 |  | 20 |  | 20 |  | ns |
| ${ }_{\text {thD }}$ | Data Hold from Write End | 3 |  | 5 |  | 5 |  | ns |
| tLZWE | WE HIGH to Low Z | 3 |  | 3 |  | 2 |  | ns |
| ${ }^{\text {thawe }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4]}$ | 0 | 15 | 0 | 15 | 0 | 15 | ns |

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $t_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
9. If $\overline{C S}$ goes HIGH simultaneously with $\overline{W E}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$

ADDRESS


Switching Waveforms (continued)
Read Cycle No. $2^{[6,8]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled) ${ }^{[5,9]}$


## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | X | High Z | Deselect Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1624PV-25C | PV01 | Commercial |
| 35 | CYM1624PV-35C | PV01 | Commercial |
| 45 | CYM1624PV-45C | PV01 | Commercial |

Document \#: 38-M-00028

## $256 \mathrm{~K} \times 16$ Static RAM Module

## Features

－High－density 4－megabit SRAM module
－High－speed CMOS SRAMs
－Access time of 25 ns
－Customer configurable
－x4，x8，x16
－Low active power
－10W（max．）
－Hermetic SMD technology
－TTL－compatible inputs and outputs
－Low profile
－Max．height of $\mathbf{. 3 0 0} \mathrm{in}$ ．
－Small PCB footprint
-2.2 sq ．in．

## Functional Description

The CYM1641 is a high－performance 4－megabit static RAM module organized as 256 K words by 16 bits．This module is constructed from sixteen $256 \mathrm{~K} \times 1$ SRAMs in leadless chip carriers mounted on a ce－ ramic substrate with pins．Four separate $\overline{\mathrm{CS}}$ pins are used to control each 4－bit nib－ ble of the 16 －bit word．This feature per－ mits the user to configure this module as either $1 \mathrm{M} \times 4,512 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 16$ or－ ganization through external decoding and appropriate pairing of the outputs．

Writing to the device is accomplished when the chip select $\left(\overline{\mathrm{CS}}_{\mathrm{xx}}\right)$ and write enable（ $\overline{W E}_{U, L}$ ）inputs are both LOW．

Data on the data lines $\left(\mathrm{D}_{\mathbf{x}}\right)$ is written into the memory location specified on the ad－ dress pins（ $A_{0}$ through $A_{17}$ ）．
Reading the device is accomplished by taking the chip select（ $\overline{\mathrm{CS}}_{\mathrm{xx}}$ ）LOW，while write enable（WE ${ }_{\mathrm{U}, \mathrm{L}}$ ）remains HIGH．Un－ der these conditions the contents of the memory location specified on the address pins will appear on the data lines（ $\mathrm{D}_{\mathbf{x}}$ ）．
The data output is in the high－impedance state when chip enable（ $\overline{\mathrm{CS}}_{\mathrm{xx}}$ ）is HIGH or write enable（ $\overline{W E}_{\mathrm{U}, \mathrm{L}}$ ）is LOW．
Power is consumed in each 4－bit nibble only when the appropriate $\overline{\mathrm{CS}}$ is enabled， thus reducing power in the x 4 or x 8 mode．

## Logic Block Diagram



Pin Configuration

|  |  | $\underset{\text { Top View }}{\text { DIP }}$ |  |
| :---: | :---: | :---: | :---: |
|  | GND $\square^{-1}$ | 1 － 48 | 曰 Vcc |
|  | NC 5 | $2 \times 47$ | 口 $D_{0}$ |
|  | ${ }^{\text {a }}$ | $\begin{array}{ll}3 & 48 \\ 4 & 45\end{array}$ | 口 $\mathrm{D}_{1}$ |
|  | $\mathrm{A}_{1}$ | $4{ }^{4} 45$ | 号 ${ }^{\text {a }}$ |
|  | $\mathrm{A}_{2}$ L | $5 \quad 44$ | 口 $\mathrm{D}_{3}$ |
|  | $\mathrm{WE}_{\mathrm{L}}{ }^{\text {a }}$ | $8 \quad 43$ | ص $\mathrm{CS}_{0-3}$ |
|  | $\mathrm{CS}_{4-7}$ | $7 \times 42$ | $\square \mathrm{A}_{3}$ |
|  | $\mathrm{D}_{4} \mathrm{C}^{\text {a }}$ | $8 \quad 41$ | $\square A_{4}$ |
|  | $\mathrm{D}_{5}$ | 940 | $\mathrm{P}^{\text {a }}$ |
|  | $\mathrm{D}_{6}$－ | $10 \quad 39$ | D $A_{6}$ |
|  | $\mathrm{D}_{7} \mathrm{C}$ | $11 \quad 38$ | 口 $A_{7}$ |
|  | GND | $12 \quad 37$ | $\square \mathrm{A}_{8}$ |
|  | $\mathrm{A}_{9}$－ | 13 －36 | 曰 Vcc |
|  | $\mathrm{A}_{10} \mathrm{C}^{\text {a }}$ | $14 \times 35$ | 日 $\mathrm{D}_{8}$ |
|  | $A_{11}{ }^{\text {a }}$ | $15 \quad 34$ | 口 $\mathrm{D}_{9}$ |
|  | $A_{12}{ }^{\text {a }}$ | 18 | 日 $\mathrm{D}_{10}$ |
|  | ${ }^{A_{13}}{ }^{\text {WE }}$ | $17 \quad 32$ | $\mathrm{D}_{11}$ |
|  |  | 18 | 口 $\mathrm{CS}_{8-11}$ |
|  | $\mathrm{CS}_{12-15}$ | $19 \quad 30$ | 口 $A_{14}$ |
|  | $\mathrm{D}_{12} \mathrm{C}^{2}$ | 20 | 民 $A_{15}$ |
|  | $\mathrm{D}_{13}$ 든 | 21 | П $A_{18}$ |
|  | $\mathrm{D}_{14} \mathrm{~S}^{2}$ | $22 \quad 27$ | ［ $A_{17}$ |
|  | $\mathrm{D}_{15} \mathrm{C}$ | $23 \quad 26$ | $\square \mathrm{NC}$ |
| －$D_{0}-D_{15}$ | Vcc | $24 \quad 25$ | $\square \mathrm{GND}$ |
| 1641－1 |  |  | 1641－2 |

## Selection Guide

|  |  | $1641 \mathrm{HD}-25$ | $1641 \mathrm{HD}-35$ | $1641 \mathrm{HD}-45$ | $1641 \mathrm{HD}-55$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time（ns） | 25 | 35 | 45 | 55 |  |
| Maximum Operating Current（mA） | Commercial | 1800 | 1800 | 1800 | 1800 |
|  | Military |  | 1800 | 1800 | 1800 |
| Maximum Standby Current（mA） | Commercial | 560 | 560 | 560 | 560 |
|  | Military |  | 560 | 560 | 560 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ Operating Range
Ambient Temperature with
Power Applied ............................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ........ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[4]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |


Output Current into Outputs (Low) ..................... . 20 mA

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | CYM1641HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. | $\begin{aligned} & \mathrm{IOL}=8.0 \mathrm{~mA} \text { Military } \\ & \hline \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA} \text { Commercial } \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -80 | +80 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | $+10$ | $\mu \mathrm{A}$ |
| ICCx16 | VCC Operating Supply $^{\text {C }}$ Current by 16 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \text { IOUT }=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{xx}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 1800 | mA |
| I'Cx8 | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 8 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{xx}} \leq \mathrm{VIL} \end{aligned}$ |  |  | 950 | mA |
| ICCx4 | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 4 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \text { IOUT }=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{xx}} \leq \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ |  |  | 720 | mA |
| ISB1 | Automatic CS <br> Power-Down Current ${ }^{[1]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \mathrm{CS}_{\mathrm{xx}} \geq \mathrm{V}_{\mathrm{IH}}$ <br> Min. Duty Cycle $=100 \%$ |  |  | 560 | mA |
| ISB2 | Automatic CS <br> Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } V_{C C}, \overline{C S}_{x x} \geq V_{C C}-0.2 \mathrm{~V}, \\ & V_{\text {IN }} \geq V_{C C}-0.2 \mathrm{~V} \text { or } V_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  |  | 320 | mA |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| C INA $^{\text {IN }}$ | Input Capacitance $\left(\mathrm{A}_{0}-\mathrm{A}_{17}, \overline{\mathrm{CS}}, \overline{\mathrm{WE}}\right)$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 150 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance $\left(\mathrm{D}_{0}-\mathrm{D}_{15}\right)$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 30 | pF |
| COUT | Output Capacitance |  | 30 | pF |

## Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CS input is required to keep the device deselected during $V_{\text {CC }}$ power-up, otherwise $I_{S B}$ will exceed values given.
2. Tested initially and after any design or process changes that may affect these parameters.
3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## AC Test Loads and Waveforms




Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | 1641HD-25 |  | 1641HD-35 |  | 1641HD-45 |  | 1641HD-55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| toha | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| ${ }^{\text {t }}$ LZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpD | $\overline{\text { CS }}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| tsCS | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 30 |  | 40 |  | 40 |  | ns |
| ${ }_{\text {taw }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| ${ }_{\text {t }}$ A | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{W E}$ Pulse Width | 20 |  | 25 |  | 30 |  | 30 |  | ns |
| ${ }_{\text {tS }}$ | Data Set-Up to Write End | 15 |  | 17 |  | 20 |  | 25 |  | ns |
| ${ }^{\text {thD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | WE HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ | 0 | 20 | 0 | 25 | 0 | 25 | 0 | 25 | ns |

## Notes:

5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{OH}$ and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $t_{\text {HZCS }}$ is less than $t_{\text {LzCS }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W} E L O W$. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
11. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms



Write Cycle No. $1\left(\overline{\mathrm{WE}}\right.$ Controlled) ${ }^{[8]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[8,11]}$


## Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{x x}}$ | $\overline{\mathbf{W E}}_{\mathbf{n}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 25 | CYM1641HD-25C | HD05 | Commercial |
| 35 | CYM1641HD-35C | HD05 | Commercial |
|  | CYM1641HD-35MB | HD05 | Military |
| 45 | CYM1641HD-45C | HD05 | Commercial |
|  | CYM1641HD-45MB | HD05 | Military |
| 55 | CYM1641HD-55C | HD05 | Commercial |
|  | CYM1641HD-55MB | HD05 | Military |

Document \#: 38-M-00013-A

## 32K x 24 SRAM Module

## Features

- High-density 768-kbit SRAM module
- High-speed CMOS SRAMs
- Access time of 25 ns
- 56-pin, 0.5-inch-high ZIP package
- Low active power
- 1.8W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Commercial temperature range
- Small PCB footprint
$-\mathbf{0 . 6 6} \mathbf{s q}$. in.


## Functional Description

The CYM1720 is a high-performance 768 -kbit static RAM module organized as 32 K words by 24 bits. This module is constructed using three $32 \mathrm{~K} \times 8$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{23}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ).

Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ) will appear on the input/ output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through I/O $\mathrm{O}_{23}$ ). The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  | 1720PZ-25 | 1720PZ-30 | 1720PZ-35 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 30 | 35 |
| Maximum Operating Current (mA) | 330 | 330 | 330 |
| Maximum Standby Current (mA) | 60 | 60 | 60 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$
Ambient Temperature with
Power Applied $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1720PZ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{II}_{\text {I }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{O}} \mathrm{Z}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{C}} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Maxax}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 330 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}{ }^{[1]}$ Power Down Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$, Min. Duty Cycle $=100 \%$ |  | 60 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}{ }^{[1]}$ Power Down Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 60 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |

Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device
2. Tested on a sample basis.
deselected during $\mathbf{V}_{\mathbf{C C}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.

## AC Test Loads and Waveforms


(a)

(b)


Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1720PZ-25 |  | 1720PZ-30 |  | 1720PZ-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| toha | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {tacs }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| t ${ }^{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| ${ }^{\text {L }}$ LZOE | $\overline{O E}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| thzoe | $\overline{\text { OE HIGH to High } Z}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[5]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[4,5]}$ |  | 10 |  | 15 |  | 15 | ns |
| tPU | CS LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| tpD | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 25 |  | 30 | ns |

## WRITE CYCLE

| twC | Write Cycle Time | 25 |  | 30 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSCS | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 22 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| tSA | Address Set-Up from Write Start | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 23 |  | 25 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write End | 13 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4]}$ | 0 | 10 | 0 | 10 | 0 | 15 | ns |

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $t_{\text {HZOE }} t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
6. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
7. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
8. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
9. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
10. Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
11. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[7,8]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[7,9]}$


Write Cycle No. 1 (魚E Controlled) ${ }^{[6,10]}$


1720-7
Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) $)^{[6,10,11]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1720PZ-25C | PZ05 | Commercial |
| 30 | CYM1720PZ-30C | PZ05 | Commercial |
| 35 | CYM1720PZ-35C | PZ05 | Commercial |

## $16 \mathrm{~K} \times 32$ Static RAM Module

## Features

- High-density 512-kbit SRAM module
- High-speed CMOS SRAMs
- Access time of 12 ns
- Low active power - 4W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of .50 in .
- Small PCB footprint
- $\mathbf{1 . 0}$ sq. in.
- JEDEC-compatible pinout
- 2 V data retention ( L version)


## Functional Description

The CYM1821 is a high-performance 512-kbit static RAM module organized as 16 K words by 32 bits. This module is constructed from eight 16K $\times 4$ SRAM SOJ packages mounted on an epoxy laminate board with pins. Four chip selects ( $\overline{\mathrm{CS}}_{1}$, $\overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$ and $\overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW.
Data on the input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{x}}$ ) is written into the memory
location specified on the address pins ( $A_{0}$ through $A_{13}$ ).
Reading the device is accomplished by taking the chip selects ( $\overline{\mathrm{CS}}_{\mathrm{N}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins (I/OX).
The data input/output pins stay in the high-impedance state when write enable (WE) is LOW, or the appropriate chip selects are HIGH.
Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC standard modules can be interchanged.

## Logic Block Diagram


$1821-1$

Pin Configuration


## Selection Guide

|  | $18211 \% \% 12$ | $18211 \mathrm{Z} / 15$ | 1821PZ-20 | 1821PZ-25 | 1821PZ-35 | 1821PZ-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 12 | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 960. | 960 | 720 | 720 | 720 | 720 |
| Maximum Standby Current (mA) | 450 | 450 | 160 | 160 | 160 | 160 |

Shaded area contains preliminary information.

## Maximum Ratings

（Above which the useful life may be impaired）
Storage Temperature ．．．．．．．．．．．．．．．．．．．．．$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ．．．．．．．．-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Input Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．-0.5 V to +7.0 V
Output Current into Outputs（Low）．．．．．．．．．．．．．．．．．．．．．． 20 mA

Static Discharge Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．＞2001V
（Per MIL－STD－883 Method 3015．2）
Latch－Up Current ．．．．．．．．．．．．．．．．．．．．．．．．．．．．$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\frac{18211212}{1821 / 2 / 15}$ |  | $\begin{aligned} & \text { 1821PZ-20 } \\ & \text { 1821PZ-25 } \\ & \text { 1821PZ-35 } \\ & \text { 1821PZ-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Mas． | Min． | Max． |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min．， $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 244 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 04． |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | $2{ }^{2}$ | Ves． | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | 0\％． | 08 | －0．5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{Cc}}$ | 20 | ＋20 | －20 | ＋20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{Cc}}$ ，Output Disabled | 20. | ＋20． | －20 | ＋20 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {Cc }}=$ Max．， $\mathrm{V}_{\text {Out }}=\mathrm{GND}$ | »． | 350 |  | －350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{c c}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | \％ | 960 |  | 720 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power－Down Current ${ }^{[2]}$ | Max． $\mathrm{V}_{\mathrm{Cc}} ; \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{IH}}$ <br> Min．Duty Cycle $=100 \%$ |  | 450 |  | 160 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power－Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | \＃月月m』 |  | 160 | mA |

Shaded area contains preliminary information．

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max． | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {INA }}$ | Input Capacitance（ $\mathrm{ADDR}, \mathrm{OE}, \mathrm{WE})$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 70 | pF |
| $\mathrm{C}_{\mathrm{INB}}$ | Input Capacitance $\left(\mathrm{CS}_{\mathrm{N}}\right)$ |  | 35 | pF |
| $\mathrm{C}_{\mathrm{CO}}$ | Output Capacitance |  |  | 20 |

## Notes：

1．Not more than 1 output should be shorted at one time．Duration of the short circuit should not exceed $\mathbf{3 0}$ seconds．

2．A pull－up resistor to VCc on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power－up，otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given．
3．Tested on a sample basis．

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 188211\% $1 \%$ |  | 1821 2-15 |  | 1821PZ-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min\% | Ma\%\% | Min. | Ma\%. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 1\% |  | 20 |  | ns |
| ${ }_{\text {ta }}$ | Address to Data Valid |  | 12\% |  | 1 \%. |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 2 |  | 2 |  | 3 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\text { CS }}$ LOW to Data Valid |  | 12. |  | 13 |  | 20 | ns |
| tDOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 11 |  | 10. |  | 10 | ns |
| ${ }^{\text {t }}$ LZOE | $\overline{\mathrm{OE}}$ LOW to Low Z | \% |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HzO}}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 8 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3. |  | ${ }^{3}$ |  | 5 |  | ns |
| ${ }^{\text {t }} \mathrm{HZCS}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[5,6]}$ |  | 8 |  | 8. |  | 8 | ns |
| tPU | $\overline{\text { CS LOW to Power-Up }}$ | 0 |  | d |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to Power-Down |  | 1. |  | W. |  | 20 | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 12 |  | 1 . |  | 20 |  | ns |
| ${ }_{\text {tSCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 10. |  | 12 |  | 15 |  | ns |
| ${ }_{\text {taw }}$ | Address Set-Up to Write End | 10 |  | \% |  | 15 |  | ns |
| tha | Address Hold from Write End | 2, |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0. |  | 0 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 10 |  | , |  | 15 |  | ns |
| ${ }_{\text {t }}$ S | Data Set-Up to Write End | 10. |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| t LZWE | WE HIGH to Low ${ }^{[6]}$ | 3. |  | 3 |  | 3 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | \% | 0. | \% | 0 | 7 | ns |

Shaded area contains preliminary information.

## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{H Z C S}$ and $t_{H Z W E}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $t_{\text {HZcs }}$ is less than tlzcs for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. WE is HIGH for read cycle.
9. Device is continuously selected, $\overline{C S}=V_{I L}$ and $\overline{O E}=V_{i L}$
10. Address valid prior to or coincident with CS transition low.
11. $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$ and $\overline{\mathrm{CS}}_{4}$ are represented by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Waveforms.

Switching Characteristics Over the Operating Range (continued) ${ }^{[4]}$

| Parameters | Description | 1821PZ-25 |  | 1821PZ-35 |  | 1821PZ-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| trC | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ AA | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\text { CS }}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| ${ }^{\text {t }}$ DOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 25 |  | 30 | ns |
| ${ }^{\text {L }}$ LZOE | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }} \mathrm{HZOE}$ | $\overline{\text { OE HIGH to High } Z}$ |  | 15 |  | 20 |  | 20 | ns |
| ${ }^{\text {t }}$ ( ${ }^{\text {CCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 10 |  | 10 |  | ns |
| ${ }^{\text {t }} \mathrm{HZCS}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 10 |  | 15 |  | 20 | ns |
| tPU | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 | ns |

WRITE CYCLE ${ }^{[7]}$

| twC | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsCS | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| ${ }_{\text {t }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | ns |
| ${ }^{\text {t }}$ PWE | WE Pulse Width | 20 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {tSD }}$ | Data Set-Up to Write End | 13 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| tlZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{[6]}$ | 3 |  | 5 |  | 5 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[5,6]}$ | 0 | 7 | 0 | 10 | 0 | 15 | ns |

## Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1821 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VR | $\mathrm{V}_{\text {CC }}$ for Retention Data | $\begin{aligned} & V_{C C}=2.0 \mathrm{~V} \\ & C_{C S} \geq V_{C C}-0.2 \mathrm{~V} \\ & V_{\mathrm{IN}} \geq V_{C C}-0.2 \mathrm{~V} \\ & \text { or } V_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 8 | mA |
| ${ }^{\text {t }} \mathrm{CDR}^{[13]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathbf{R}}{ }^{[13]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[12]}$ |  | ns |
| $\mathrm{ILI}^{[13]}$ | Input Leakage Current |  |  | 10 | $\mu \mathrm{A}$ |

Notes:
12. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
13. Guaranteed, not tested.

## Data Retention Waveform

14. If $\overline{C S}$ goes HIGH simultaneously with $\overline{W E}$ HIGH, the output remains in a high-impedance state.

$\qquad$
Switching Waveforms ${ }^{[11]}$
Read Cycle No. $1^{[8,9]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[8,10]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[7]}$

$1821-8$
Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled) ${ }^{[7,14]}$


Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| M. | - MM1821F2, 22 \% | r203 | Commercial |
| 15. | ckM 182 PZ 5 . | p201. | Commmerchal |
| 20 | CYM1821PZ-20C | PZ01 | Commercial |
|  | CYM1821LPZ-20C | PZ01 |  |
| 25 | CYM1821PZ-25C | PZ01 | Commercial |
|  | CYM1821LPZ-25C | PZ01 |  |
| 35 | CYM1821PZ-35C | PZ01 | Commercial |
|  | CYM1821LPZ-35C | PZ01 |  |
| 45 | CYM1821PZ-45C | PZ01 | Commercial |
|  | CYM1821LPZ-45C | PZ01 |  |

Shaded area contains preliminary information.
Document : $38-\mathrm{M}-00015-\mathrm{A}$

## CYM1822

## Features

- High-density 512K-bit SRAM module
- High-speed CMOS SRAMs
- Access time of 12 ns
- Low active power
- 5.3W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of .52 in .
- Small PCB footprint
$-\mathbf{1 . 0}$ sq. in.
- 2 V data retention ( L version)


## Functional Description

The CYM1822 is a high-performance 512-kbit static RAM module organized as 16 K words by 32 bits. This module is constructed from eight $16 \mathrm{~K} \times 4$ separate I/O SRAMs in leadless chip carriers mounted on a ceramic substrate with pins. Two chip selects ( $\overline{\mathrm{CS}}_{\mathrm{U}}$ and $\overline{\mathrm{CS}}_{\mathrm{L}}$ ) are used to independently enable the upper and lower 16-bit data words.
Writing to the device is accomplished when the chip selects ( $\overline{\mathrm{CS}}_{\mathrm{U}}$ and/or $\overline{\mathrm{CS}}_{\mathrm{L}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pins $\left(\mathrm{DI}_{\mathrm{x}}\right)$ is

## $16 \mathrm{~K} \times 32$ Static RAM Module with Separate I/O

## Logic Block Diagram



1822-1

Pin Configuration


1822-2

## jelection Guide

|  |  | $1822 \mathrm{HV} / 12$ | 1822 HV 15 | $1822 \mathrm{HV}-20$ | 1822HV-25 | 1822HV-30 | 1822HV-35 | 1822HV-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | 15 | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 960 | 960 | 720 | 720 | 720 | 720 | 720 |
|  | Military |  | 960 | 960. | 720 | 720 | 720 | 720 |
| Maximum Standby Current (mA) | Commercial | 450 | 450 | 160 | 160 | 160 | 160 | 160 |
|  | Military |  | 450 | 450 | 160 | 160 | 160 | 160 |

[^37]
## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$\ldots \ldots . . . . . . . . . . . . . . . . . . .5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ......... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State.
-0.5 V to +7.0 V
Output Current into Outputs (Low)
$20 \mathrm{~m} /$

DC Input Voltage
-0.5 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  |  | $\begin{aligned} & \hline \text { 1822HV-20C } \\ & \text { 1822HV-25 } \\ & 1822 \mathrm{HV}-35 \\ & 1822 \mathrm{HV}-45 \\ & 1822 \mathrm{HV}-50 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Mili.s. | Maxas | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 24. |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | Vice. | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {LL }}$ | Input LOW Voltage |  | 0\% | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | 20 | 4.20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | 20 | , 20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ | \% | 350. |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathbf{V}_{\mathbf{C C}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{L}}, \overline{\mathrm{CS}}_{\mathrm{U}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 960 |  | 720 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | Max. $\mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{U}}, \overline{\mathrm{CS}}_{\mathrm{L}} \geq \mathrm{V}_{\mathrm{IH}}$ Min. Duty Cycle $=100 \%$ |  | 450 |  | 160 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{U}}, \overline{\mathrm{CS}}_{\mathrm{L}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | \%.\%. |  | 160 | mA |

Shaded area contains preliminary information.

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 80 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{C}_{\mathrm{INDATA}}$ | Input Capacitance |  | pF |  |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $\mathrm{V}_{\mathrm{cc}}$ on the CE input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
3. Tested on a sample basis.

## Ac Test Loads and Waveforms



OUTPUT O-

Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1822HV/12 |  | 1822HV 15 |  | 1822HV-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| READ CYCLE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R} C}$ | Read Cycle Time | 12. |  | 15 |  | 20 |  | ns |
| taA | Address to Data Valid |  | 12 |  | 1s |  | 20 | ns |
| tori | Data Hold from Address Change | , |  | 2, |  | 5 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | $\underline{1}$ |  | W, |  | 20 | ns |
| tDOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10. |  | 10 |  | 15 | ns |
| ${ }_{\text {L }}$ LIOE | $\overline{\mathrm{OE}}$ LOW to Low Z | 2. |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 8 |  | 8 8 |  | 8 | ns |
| t LZCS | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | § |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 8 |  | 8, |  | 8 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0\% |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\overline{\mathrm{CS}}} \mathrm{HIGH}$ to Power-Down |  | 12. |  | $1 \%$ |  | 20 | ns |


| twC | Write Cycle Time | 12 |  | 1 , |  | 20 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tSCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 10. |  | 12. |  | 15 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 10. |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| tSA | Address Set-Up to Write Start | 0 . |  | 0 , |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 10 |  | 12 |  | 15 |  | ns |
| ${ }_{\text {tSD }}$ | Data Set-Up to Write End | 10. |  | 10 |  | 13 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2. |  | \% |  | 0 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{[6]}$ | 3. |  | 3 |  | 3 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 . | 7 | 0 \% | 7 | 0 | 7 | ns |

Shaded area contains preliminary information.

## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} /_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{\text {HZCs }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $t_{\text {HZCS }}$ is less than $t_{\text {LzCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

Switching Characteristics Over the Operating Range (continued) ${ }^{[4]}$

| Parameters | Description | 1822HV-25 |  | 1822HV-30 |  | 1822HV-35 |  | 1822HV-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| ${ }^{\text {t }}$ AA | Address to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| tOHA | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| tizCS | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| tPU | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\text { CS }}$ HIGH to Power-Down |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| tSCS | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }_{\text {taw }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }_{\text {tha }}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| tSA | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {PWE }}$ | WE Pulse Width | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write End | 13 |  | 20 |  | 20 |  | 25 |  | ns |
| thD | Data Hold from Write End | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| tlZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{[6]}$ | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 7 | 0 | 12 | 0 | 12 | 0 | 15 | ns |

## Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1822 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VRR | $V_{C C}$ for Retention Data | $\begin{aligned} & V_{C C}=2.0 \mathrm{~V} \\ & \mathrm{CS}_{2} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{VNS}_{\mathrm{N}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 8 | mA |
| ${ }^{\text {t }} \mathrm{CDR}^{\text {[8] }}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}^{[8]}}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[9]}$ |  | ns |
| $\mathrm{ILI}^{[8]}$ | Input Leakage Current |  |  | 10 | $\mu \mathrm{A}$ |

Notes:
8. Guaranteed, not tested.
9. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
10. Both $\overline{\mathrm{CS}}_{\mathrm{L}}$ and $\overline{\mathrm{CS}}_{\mathrm{U}}$ are represented by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Waveforms.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
13. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
14. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Data Retention Waveform



## Switching Waveforms ${ }^{[10]}$

Read Cycle No. ${ }^{[11,12]}$


Read Cycle No. $2^{[11,13]}$


Switching Waveforms (continued)
Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,14]}$


## Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{U}}$ | $\overline{\mathbf{C S}}_{\mathbf{L}}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { WE }}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| H | H | X | X | High Z $^{\text {Z }}$ | Deselect/Power-Down |
| L | L | L | H | Data Out $_{0-31}$ | Read |
| H | L | L | H | Data Out $_{0-15}$ | Read Lower Word |
| L | H | L | H | Data Out $_{16-31}$ | Read Upper Word |
| L | L | X | L | Data In $_{0-31}$ | Write |
| H | L | X | L | Data In $0-15$ | Write Lower Word |
| L | H | X | L | Data In $16-31$ | Write Upper Word |
| L | L | H | H | High Z | Deselect |
| H | L | H | H | High Z | Deselect |
| L | H | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12. | CYM 1822 HV 12 C | nvoz. | Commercial |
| 15 | NYM1822HV 15 L . | HV 02 | Eommercalal |
|  | CYM 1822 HV , 5 MB | HV02. | Milizy. |
| 20 | CYM1822HV-20C | HV02 | Commercial |
|  | CYM1822LHV-20C | HV02 |  |
|  | (VM 822 HV 20 MB | HV02. | Military |
| 25 | CYM1822HV-25C | HV02 | Commercial |
|  | CYM1822LHV-25C | HV02 |  |
|  | CYM1822HV-25MB | HV02 | Military |
|  | CYM1822LHV-25MB | HV02 |  |
| 30 | CYM1822HV-30C | HV02 | Commercial |
|  | CYM1822LHV-30C | HV02 |  |
|  | CYM1822HV-30MB | HV02 | Military |
|  | CYM1822LHV-30MB | HV02 |  |
| 35 | CYM1822HV-35C | HV02 | Commercial |
|  | CYM1822LHV-35C | HV02 |  |
|  | CYM1822HV-35MB | HV02 | Military |
|  | CYM1822LHV-35MB | HV02 |  |
| 45 | CYM1822HV-45C | HV02 | Commercial |
|  | CYM1822LHV-45C | HV02 |  |
|  | CYM1822HV-45MB | HV02 | Military |
|  | CYM1822LHV-45MB | HV02 |  |

Shaded area contains preliminary information.
Document \#: 38-M-00016-A

## $64 \mathrm{~K} \times 32$ Static RAM Module

## Features

- High-density 2-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 25 ns
- Independent byte and word controls
- Low active power
-4.8W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of $\mathbf{2 7 0} \mathrm{in}$.
- Small PCB footprint
- 1.8 sq . in.


## Functional Description

The CYM1830 is a high-performance 2-megabit static RAM module organized as 64 K words by 32 bits. This module is constructed from eight $64 \mathrm{~K} \times 4$ SRAMs in LCC packages mounted on a ceramic substrate with pins. Four chip selects $\left(\overline{\mathrm{CS}}_{0}\right.$ $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ and $\overline{\mathrm{CS}}_{3}$ ) are used to independently enable the four bytes. Two write enables $\left(\overline{W E}_{0}\right.$ and $\left.\overline{W E}_{1}\right)$ are used to independently write to either upper or lower 16-bit word of RAM. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects and write enables.
Writing to each byte is accomplished when the appropriate chip select $\left(\overline{\mathrm{CS}}_{\mathrm{x}}\right)$ and write
enable ( $\overline{\mathrm{WE}}_{\mathbf{x}}$ ) inputs are both LOW. Data on the input/output pins $\left(\overline{I / O}_{x}\right)$ is written into the memory location specified on the address pins ( $A_{0}$ through $A_{15}$ ).
Reading the device is accomplished by taking the chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{x}}\right)$ LOW, while write enables( $\overline{W E}_{x}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins $\left(\bar{I} / \mathrm{O}_{\mathrm{x}}\right)$.
The Data input/output pins stay in the high-impedance state when write enables ( $\overline{W E}_{\mathrm{X}}$ ) are LOW, or the appropriate chip selects are HIGH.

Pin Configuration


## Selection Guide

|  |  | $\mathbf{1 8 3 0 H D}-25$ | $\mathbf{1 8 3 0 H D}-\mathbf{3 0}$ | $\mathbf{1 8 3 0 H D}-35$ | 1830HD-45 | 1830HD-55 |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 30 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 880 | 880 | 880 | 880 | 880 |
|  | Military |  |  | 880 | 880 | 880 |
| Maximum Standby Current (mA) | Commercial | 320 | 320 | 320 | 320 | 320 |
|  | Military |  |  | 320 | 320 | 320 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines not tested.)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Output Current into Outputs (Low)
20 mA
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z. State
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[4]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1830HD |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 16 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}_{\mathrm{x}}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{X}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 880 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}_{\mathrm{X}} \geq \mathrm{V}_{\mathrm{IH}}$ <br> Min. Duty Cycle $=100 \%$ |  | 320 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}_{\mathrm{X}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 160 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{INA}}$ | Input Capacitance, Address Pins | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 90 | pF |
| $\mathrm{C}_{\mathrm{INB}}$ | Input Capacitance, I/O Pins | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 30 | pF |
| Cout | Output Capacitance |  | 30 | pF |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathbf{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
3. Tested initially and after any design or process changes that may affect these parameters.
4. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## 4C Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | 1830HD-25 |  | 1830HD-30 |  | 1830HD-35 |  | 1830HD-45 |  | 1830HD-55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R} C}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| toha | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| ${ }^{\text {L }}$ LZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }} \mathrm{HZCS}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| tpu | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| ${ }_{\text {tsCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | 40 |  | 40 |  | ns |
| ${ }^{\text {t }}$ AW | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| t ${ }^{\text {L }}$ WWE | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 1 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ | 0 | 15 | 0 | 20 | 0 | 20 | 0 | 20 | 0 | 20 | ns |

Notes:
5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $t_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\text {HZCS }}$ is less than $t_{\text {LZCS }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. WE is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms ${ }^{[10]}$

Read Cycle No. $1^{[9,10]}$

ADDRESS

DATA OUT


Switching Waveforms (continued)
Read Cycle No. $2^{[0,10]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[8]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[8,12]}$


1830-8

Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{x}}$ | ${\overline{\mathbf{W E}_{\mathbf{x}}}}^{\text {Input/Outputs }}$ | Mode |  |
| :---: | :---: | :---: | :--- |
| H | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 25 | M1830HD-25C | HD06 | Commercial |
| 30 | M1830HD-30C | HD06 | Commercial |
| 35 | M1830HD-35C | HD06 | Commercial |
|  | M1830HD-35MB | HD06 | Military |
| 45 | M1830HD-45C | HD06 | Commercial |
|  | M1830HD-45MB | HD06 | Military |
| 55 | M1830HD-55C | HD06 | Commercial |
|  | M1830HD-55MB | HD06 | Military |

[^38]
## Features

- High-density 2-Mbit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 4W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of .50 in .
- Small PCB footprint
-1.2 sq . in.
- JEDEC-compatible pinout


## Functional Description

The CYM1831 is a high-performance 2-Mbit static RAM module organized as 64 K words by 32 bits. This module is constructed from eight $64 \mathrm{~K} \times 4$ SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$ and $\overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW.
Data on the input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{x}}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

## $64 \mathrm{~K} \times 32$ Static RAM Module

Reading the device is accomplished by taking the chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ LOW and output enable ( $\overline{\mathrm{OE}}$ ) low, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins ( $/ / O_{x}$ ).
The data input/output pins stay in the high-impedance state when write enable (WE) is LOW, or the appropriate chip selects are HIGH.
Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC standard modules can be interchanged.

Logic Block Diagram


Pin Configuration


## Selection Guide

|  | 1831PM-25 <br> $1831 P Z-25$ | 1831PM-30 <br> 1831PZ-30 | 1831PM-35 <br> 1831PZ-35 | 1831PM-45 <br> 1831PZ-45 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | 720 | 720 | 720 | 720 |
| Maximum Standby Current (mA) | 160 | 160 | 160 | 160 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State

DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots . . . .$.
Output Current into Outputs (Low) . . . . . . . . . . . . . . . . . 20 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1831PZ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| I O | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -20 | $+20$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | VCC Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I} \text { OUT }=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 720 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[1]}$ | $\begin{array}{\|l} \text { Max. VCC; } \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{IH}} \\ \text { Min. Duty Cycle }=100 \% \\ \hline \end{array}$ |  | 320 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } \mathrm{VCC}_{\mathrm{CS}} \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 160 | mA |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {INA }}$ | Input Capacitance $\left(\mathrm{A}_{0}-\mathrm{A}_{16}, \overline{\mathrm{CS}}, \overline{\mathrm{WE}, \overline{\mathrm{OE}})}\right.$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 80 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance $\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{31}\right)$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |
| C OUT | Output Capacitance |  | 15 | pF |

## Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CS input is required to keep the device
2. Tested on a sample basis. deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.

## AC Test Loads and Waveforms


(a)

(b)

$1831-4$

Equivalent to: THÉVENIN EQUIVALENT

jwitching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | $\begin{aligned} & \text { 1831PM-25 } \\ & \text { 1831PZ-25 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1831PM-30 } \\ & \text { 1831PZ-30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1831PM-35 } \\ & \text { 1831PZ-35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1831PM-45 } \\ & \text { 1831PZ-45 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| $\mathrm{t}_{\mathrm{t} \mathrm{C}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 20 |  | 30 | ns |
| ${ }_{\text {L }}$ LZOE | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}}$ |  | 15 |  | 15 |  | 20 |  | 20 | ns |
| tLZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 13 |  | 15 |  | 20 |  | 20 | ns |
| $t_{\text {PU }}$ | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 30 |  | 35 |  | 45 | ns |

WRITE CYCLE [7]

| twC | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tSCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $t_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {tHA }}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| ${ }_{\text {tSA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| ${ }^{\text {thD }}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| ${ }_{\text {t }}$ LZWE | $\overline{\mathrm{WE}} \mathrm{HIGH}$ to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 13 | 0 | 15 | 0 | 20 | 0 | 20 | ns |

## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $\mathrm{t}_{\mathrm{HzCs}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{Hzcs}}$ is less than ${ }^{\text {t Lzcs }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and

## ;witching Waveforms ${ }^{[11]}$

tead Cycle No. $1^{[8,9]}$
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$ and $\overline{\mathrm{CS}}_{4}$ are represented by $\overline{\mathrm{CS}}$ in the switching Characteristics and Waveforms.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.


Switching Waveforms (continued)
Read Cycle No. $2^{[8,10]}$

$\qquad$
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,12]}$


Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | $\mathbf{X}$ | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1831PM-25C | PM01 | Commercial |
|  | CYM1831PZ-25C | PZO1 |  |
| 30 | CYM1831PM-30C | PM01 | Commercial |
|  | CYM1831PZ-30C | PZ01 |  |
| 35 | CYM1831PM-35C | PM01 | Commercial |
|  | CYM1831PZ-35C | PZ01 |  |
| 45 | CYM1831PM-45C | PM01 | Commercial |
|  | CYM1831PZ-45C | PZ01 |  |

Document \#: 38-M-00018-A

## $64 \mathrm{~K} \times 32$ Static RAM Module

## Features

- High-density 2-Mbit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
-5.4W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of .50 in .
- Small PCB footprint
-1.0 sq. in.


## Functional Description

The CYM1832 is a high-performance 2-Mbit static RAM module organized as 64 K words by 32 bits. This module is constructed from eight $64 \mathrm{~K} \times 4$ SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $\left(\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}\right.$, and $\overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins
( $\mathrm{I} / \mathrm{O}_{\mathbf{x}}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking the chip selects ( $\overline{\mathrm{CS}}_{\mathrm{N}}$ ) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins $\left(\mathrm{I} / \mathrm{O}_{\mathrm{x}}\right)$.
The data input/output pins stay in the high-impedance state when write enable (WE) is LOW, or the appropriate chip selects are HIGH.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

|  | 1832PZ-25 | 1832PZ-35 | 1832PZ-45 | 1832PZ-55 |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | 980 | 980 | 980 | 980 |
| Maximum Standby Current (mA) | 240 | 240 | 240 | 240 |

## Maximum Ratings



Output Current into Outputs (Low)
20 mA
Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1832PZ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | VCC | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{1 \times}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -100 | $+100$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 980 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | Max. $\mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{IH}}$ Min. Duty Cycle $=100 \%$ |  | 240 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2}$ | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 120 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| C INA | Input Capacitance $\left(\mathrm{A}_{\mathrm{x}}, \overline{\mathrm{WE}}\right)$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 60 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |
| COUT | Output Capacitance |  | 15 | pF |

Votes:
l. $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. A pull-up resistor to $V_{C C}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
3. Tested on a sample basis.

## IC Test Loads and Waveforms


(a)

(b)

$1832 \cdot 4$

Equivalent to: THÉVENIN EQUIVALENT

eristics Over the Operating Range ${ }^{[4]}$
Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1832PZ-25C |  | 1832PZ-35 |  | 1832PZ-45 |  | 1832PZ-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| tacs | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| thzCS | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ | 0 | 15 | 0 | 25 | 0 | 30 | 0 | 30 | ns |
| tPU | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 |  | 55 | ns |

## WRITE CYCLE ${ }^{[7]}$

| twC | Write Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSCS | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 30 |  | 40 |  | 45 |  | ns |
| taw | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | 45 |  | ns |
| ${ }_{\text {tha }}$ | Address Hold from Write End | 2 |  | 2 |  | 5 |  | 5 |  | ns |
| tSA | $\overline{\text { Address Set-Up to Write Start }}$ | 2 |  | 3 |  | 5 |  | 5 |  | ns |
| tpwE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 30 |  | 35 |  | 45 |  | ns |
| ${ }_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | 35 |  | ns |
| thD | Data Hold from Write End | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| tlzWE | WE HIGH to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }} \mathrm{HZWE}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 15 | 0 | 15 | 0 | 20 | 0 | 30 | ns |

## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{Hzcs}}$ is less than ${ }^{\text {L Lzes }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$ and $\overline{\mathrm{CS}}_{4}$ are represented by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Waveforms.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms ${ }^{[11]}$

Read Cycle No. $1^{[8,9]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[8,10]}$

$\qquad$
Write Cycle No. $1\left(\overline{\mathrm{WE}}\right.$ Controlled ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,12]}$


## Truth Table

| $\overline{\mathrm{CS}}_{\mathbf{N}}$ | $\overline{\text { WE }}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1832PZ-25C | PZ02 | Commercial |
| 35 | CYM1832PZ-35C | PZ02 | Commercial |
| 45 | CYM1832PZ-45C | PZ02 | Commercial |
| 55 | CYM1832PZ-55C | PZ02 | Commercial |

Document \#: 38-M-00019-A

## $256 \mathrm{~K} \times 32$ Static RAM Module

## Features

- High-density 8-Mbit SRAM module
- High-speed CMOS SRAMs
- Access time of 35 ns
- Low active power
- 5.3W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of . 58 in.
- Small PCB footprint
- 1.3 sq . in.
- JEDEC-compatible pinout


## Functional Description

The CYM1841 is a high-performance 8-Mbit static RAM module organized as 256 K words by 32 bits. This module is constructed from eight $256 \mathrm{~K} \times 4$ SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}, \overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects ( $\overline{\mathrm{CS}}_{\mathrm{N}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins $\left(I / O_{x}\right)$ is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking the chip selects ( $\overline{\mathrm{CS}}_{\mathrm{N}}$ ) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{x}}$ ).
The data input/output pins stay in the high-impedance state when write enable ( $\overline{\mathrm{WE}}$ ) is LOW, or the appropriate chip selects are HIGH.
Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC standard modules can be interchanged.

## Logic Block Diagram



1841-1

Pin Configuration


## ;election Guide

|  | 1841PM-35 <br> 1841PZ-35 | 1841PM-45 | 1841PZ-45 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 35 | 45 | 55 |
| Maximum Operating Current (mA) | 960 | 960 | 960 |
| Maximum Standby Current (mA) | 480 | 480 | 480 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$
Ambient Temperature with
Power Applied $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V


## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{c c}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1841PZ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{tL}}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{t}} \leq \mathrm{V}_{\mathrm{cc}}$ | -16 | +16 | mA |
| $\mathrm{I}_{\text {Oz }}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\text {cc }}$, Output Disabled | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | $\mathrm{V}_{\text {cc }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 960 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\text { CS }}$ PowerDown Current ${ }^{[2]}$ | Max. $\mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{H}}$ <br> Min. Duty Cycle $=100 \%$ |  | 480 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ PowerDown Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{Cc}} ; \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{cC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 16 | mA |

## Capacitance ${ }^{3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 70 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 20 | pF |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
3. Tested on a sample basis.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | $\begin{aligned} & \text { 1841PM-35 } \\ & \text { 1841PZ-35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 1841PM-45 } \\ & \text { 1841PZ-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 1841PM-55 } \\ & \text { 1841PZ-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 15 |  | 15 |  | 15 | ns |
| tizcs | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[5,6]}$ |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 35 |  | 45 |  | 55 | ns |

WRITE CYCLE ${ }^{[7]}$

| $\mathrm{t}_{\mathrm{wC}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{SCS}}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{PWE}}$ | $\overline{\mathrm{WE}}$ Pulse Width | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{LZWE}}$ | $\overline{W E}$ HIGH to Low $\mathrm{Z}^{[6]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}$ | $\overline{W E}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 10 | 0 | 15 | 0 | 15 | ns |

## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 -pF load capacitance.
5. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $\mathbf{t}_{\text {HZCS }}$ is less than $\mathrm{t}_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}, \overline{\mathrm{CS}}_{4}$ are represented by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Waveforms.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1841 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\text {cc }}$ for Retention Data | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 800 | mA |
| $\mathrm{tcDR}^{[14]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $t_{R}{ }^{[14]}$ | Operation Recovery Time |  | 5 |  | ms |

Notes:
13. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
14. Guaranteed, not tested.

## Data Retention Waveform



Switching Waveforms ${ }^{[11]}$
Read Cycle No. $1^{[8,9]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[8,10]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled $)^{[7]}$


1841-8
Write Cycle No. $2(\overline{\text { CS }} \text { Controlled) })^{[7,12]}$


## Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathrm{OE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 35 | CYM1841PM-35C | PM02 | Commercial |
|  | CYM1841LPM-35C | PM02 |  |
|  | CYM1841PZ-35C | PZ03 |  |
|  | CYM1841LPZ-35C | PZ03 |  |
| 45 | CYM1841PM-45C | PM02 | Commercial |
|  | CYM1841LPM-45C | PM02 |  |
|  | CYM1841PZ-45C | PZ03 |  |
|  | CYM1841LPZ-45C | PZ03 |  |
| 55 | CYM1841PM-55C | PM02 | Commercial |
|  | CYM1841LPM-55C | PM02 |  |
|  | CYM1841PZ-55C | PZ03 |  |
|  | CYM1841LPZ-55C | PZ03 |  |

[^39]
## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of $\mathbf{2 5} \mathbf{n s}$
- Low active power
- 10.4W (max.)
- SMD technology
- Registered address inputs
- Four completely independent memory banks
- Small PCB footprint
- 1.9 sq . in.


## Functional Description

The CYM1910 is a very high performance 1-megabit static RAM module organized as 16 K words by 68 bits. This module is constructed using seventeen $16 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. The memory is organized as three banks of $16 \mathrm{~K} \times 16$ and one of $16 \mathrm{~K} \times$ 20 , each of which has its own chip select, write enable, and output enable signals. Writing to the module is accomplished when the appropriate chip select ( $\overline{\mathrm{CS}}_{\mathrm{x}}$ ) and write enable ( $\overline{W E}_{x}$ ) inputs are both LOW. Data on the appropriate input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{nn}}$ ) of the device is written
into the memory location specified by the content of the address register. The address register is loaded on the rising edge of the clock signal (CLK).
Reading the device is accomplished by taking chip select $\left(\overline{\mathrm{CS}}_{\mathrm{x}}\right)$ and output enable $\left(\overline{\mathrm{OE}}_{x}\right)$ low while $\overline{\mathrm{WE}}_{\mathrm{x}}$ remains inactive or HIGH. Under these conditions, the contents of the memory location specified by the contents of the address register will appear on the appropriate data input/output pins $\left(\mathbf{I} / \mathrm{O}_{\mathrm{nn}}\right)$.
The data input/output pins remain in a high-impedance state when chip select $\left(\mathrm{CS}_{x}\right)$ or output enable $\left(\overline{\mathrm{OE}}_{x}\right)$ is HIGH, or when write enable $\left(\overline{W E}_{x}\right)$ is LOW.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  | 1910PV-25 | 1910PV-35 | 1910PV-45 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 1900 | 1900 | 1900 |
| Maximum Standby Current (mA) | 650 | 650 | 650 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
........................ $-45^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
-0.5 V to +7.0 V

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1910PV |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {LXA }}$ | Input Load Current $\overline{\mathrm{OE}}$, WE, $\overline{\mathrm{CS}}$ | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{cc}}$ | -15 | + 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IXB }}$ | Input Load Current $\mathrm{A}_{0}-\mathrm{A}_{13}$, CLK | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{Cc}}$ | -1.2 | $+.040$ | mA |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{Cc}}$, Output Disabled | -15 | $+15$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{c c}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}}$ |  | 1900 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathbf{C S}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 650 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{INA}}$ | Input Capacitance $\left(\mathrm{A}_{0}-\mathrm{A}_{13}, \mathrm{CLK}\right)$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 20 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance $(\overline{\mathrm{OE}}, \overline{\mathrm{WE}}, \overline{\mathrm{CS}})$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  | 15 | pF |

## Notes:

1. $V_{\text {ILMIN }}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{\text {CC }}$ power-up, otherwise $I_{\text {SB }}$ will exceed values given.
3. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)


(b) 1910-3

191

Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1910PV-25 |  | 1910PV-35 |  | 1910PV-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time CLK Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{CA}}$ | CLK to Data Valid Access Time |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {sac }}$ | Address Set-Up to CLK Rising Edge | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HAC}}$ | Address Hold from CLK Rising Edge | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{OHC}}$ | Data Hold from CLK Rising Edge | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {Acs }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 20 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[5]}$ | 0 | 10 | 0 | 15 | 0 | 20 | ns |
| $\mathrm{t}_{\text {LzCs }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzcs }}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[5,6]}$ |  | 10 |  | 15 |  | 20 | ns |

## WRITE CYCLE

| $t_{\text {wc }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SAC }}$ | Address Set-Up to CLK Rising Edge | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HAC}}$ | Address Hold from CLK Rising Edge | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {scs }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {cw }}$ | CLK Rising Edge Set-Up to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | CLK Rising Edge Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {sc }}$ | CLK Rising Edge Set-Up to Write Start | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High Z |  | 10 |  | 15 |  | 20 | ns |

## Notes:

4. Test Conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / /_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HzOE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $t_{\mathrm{HZCS}}$ is less than $\mathrm{t}_{\text {Lzcs }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[8,9]}$


Read Cycle No. $\mathbf{2}^{[8,10]}$


NUCTOR

## Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled ${ }^{[7,11]}$


## Truth Table

| $\overline{\mathrm{CS}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | $\mathbf{L}$ | Data Out | Read Word |
| L | L | $\mathbf{X}$ | Data In | Write Word |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1910PV-25C | PV02 | Commercial |
| 35 | CYM1910PV-35C | PV02 | Commercial |
| 45 | CYM1910PV-45C | PV02 | Commercial |

Document \#:38-M-00023-A

## $16 \mathrm{~K} \times 68$ SRAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 25 ns
- Low active power
- 10.4W (max.)
- SMD technology
- Latched address inputs
- Four completely independent memory banks
- Small PCB footprint
- 1.9 sq. in.


## Functional Description

The CYM1911 is a very high performance 1-megabit static RAM
module organized as 16 K words by 68 bits. This module is constructed using seventeen $16 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. The memory is organized as three banks of $16 \mathrm{~K} \times 16$ and one of $16 \mathrm{~K} \times 20$, each of which has its own chip select, write enable, and output enable signals.
Writing to the module is accomplished when the appropriate chip select ( $\overline{\mathrm{CS}}_{\mathrm{x}}$ ) and write enable ( $\overline{W E}_{\mathrm{X}}$ ) inputs are both LOW. If Latch Enable (ALE) is HIGH, data on the appropriate input/output pins ( $I / O_{n n}$ ) of the device is written into the memory location specified on the address pins ( $A_{0}$ through $A_{13}$ ). If ALE is LOW, data is written into the address specified
by the contents of the address latch. The value in this latch is updated on the falling edge of ALE.
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}_{\mathrm{X}}$ ) and output enable ( $\mathrm{OE}_{\mathrm{X}}$ ) LOW while $\overline{\mathrm{WE}}_{\mathrm{X}}$ remains inactive or HIGH. If Latch Enable (ALE) is HIGH, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ) will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{nn}}$ ). If ALE is LOW, the contents of the memory location specified by the value in the address latch will appear on $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$. The data input/output pins remain in a high-impedance state when chip select ( $\overline{\mathrm{CS}}_{\mathrm{x}}$ ) or output enable $\left(\overline{\mathrm{OE}}_{\mathrm{x}}\right)$ is HIGH, or when write enable $\left(\overline{W E}_{\mathrm{X}}\right)$ is LOW.

## Logic Block Diagram



Pin Configuration
Plastic VDIP


1911-2

## Selection Guide

|  | 1911PV-25 | 1911PV-35 | 1911PV-45 |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 1900 | 1900 | 1900 |
| Maximum Standby Current (mA) | 650 | 650 | 650 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
$-45^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
DC Input Voltage
-0.5 V to +7.0 V

Ambient Temperature with
Power Applied
$-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

Output Current into Outputs (Low) . . . . . . . . . . . . . . . . . . 20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{c c}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1911PV |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IXA }}$ | ```Input Load Current \overline{OE,} WE, \overline{CS}``` | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{Cc}}$ | -15 | +15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IXB }}$ | Input Load Current $A_{0}-A_{13}$, ALE | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{Cc}}$ | -1.2 | +. 040 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{cc}}$, Output Disabled | -15 | +15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUt }}=0 \mathrm{~mA}, \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}}$ |  | 1900 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 650 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{INA}}$ | Input Capacitance $\left(\mathrm{A}_{0}-\mathrm{A}_{13}, \mathrm{ALE}\right)$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 20 | pF |
| $\mathrm{C}_{\mathrm{INB}}$ | Input Capacitance $(\overline{\mathrm{OE}}, \overline{\mathrm{WE}}, \overline{\mathrm{CS}})$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  | pr |  |

Notes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for puise widths less than 20 ns .
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
3. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)

(b) 1911-3

1911 -4

## Switching Characteristics Over the Operating Range ${ }^{(4)}$

| Parameters | Description | 1911PV-25 |  | 1911PV-35 |  | 1911PV-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{trg}^{\text {c }}$ | Read Cycle Time ALE Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LA }}$ | ALE to Data Valid Access Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SAL }}$ | Address Set-Up to ALE Falling Edge | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {HAL }}$ | Address Hold from ALE Falling Edge | 2 |  | 2 |  | 2 |  | ns |
| tohl | Data Hold from ALE Falling Edge | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathbf{C S}}$ LOW to Data Valid |  | 20 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE L L }}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| tizoe | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[5]}$ | 0 | 10 | 0 | 15 | 0 | 20 | ns |
| $\mathrm{t}_{\text {LzCs }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{Hzcs}}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[5,6]}$ |  | 10 |  | 15 |  | 20 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SAL }}$ | Address Set-Up to ALE Falling Edge | 3 |  | 4 |  | 4 |  | ns |
| $t_{\text {HAL }}$ | Address Hold from ALE Falling Edge | 2 |  | 2 |  | 2 |  | ns |
| ${ }^{\text {scs }}$ | $\overline{C S}$ LOW to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {LW }}$ | ALE Falling Edge Set-Up to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HL}}$ | ALE Falling Edge Hold From Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SL }}$ | ALE Falling Edge Set-Up to Write Start | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 25 |  | ns |
| $\mathbf{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE L L }}$ LOW to High Z |  | 10 |  | 10 |  | 20 | ns |

## Notes:

4. Test Conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $\mathrm{t}_{\text {HZCS }}$ and $\mathrm{t}_{\mathrm{HZOE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $\mathrm{t}_{\text {HzCs }}$ is less than $t_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W} E L O W$. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. WE is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. 1a (Buffered Address Mode) ${ }^{[8,9]}$


Read Cycle No. 1b (Latched Address Mode) ${ }^{[8,9]}$


Read Cycle No. $2^{[8,10]}$


## Switching Waveforms (continued)

Write Cycle No. 1a ( $\overline{\mathbf{W E}}$ Controlled, Buffered Address Mode) $)^{[7]}$


Write Cycle No. 1b ( $\overline{\text { WE }}$ Controlled, Latched Address Mode) $)^{[7]}$


## Switching Waveforms (continued)

Write Cycle No. 2a ( $\overline{\mathbf{C S}}$ Controlled, Buffered Address Mode) ${ }^{[7,11]}$


Write Cycle No. 2b ( $\overline{\mathbf{C S}}$ Controlled, Latched Address Mode) ${ }^{[7,11]}$


## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | $\mathbf{X}$ | Data In | Write Word |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1911PV-25C | PV02 | Commercial |
| 35 | CYM1911PV-35C | PV02 | Commercial |
| 45 | CYM1911PV-45C | PV02 | Commercial |

[^40]
## Features

- 8K x 9 FIFO buffer memory
- Asynchronous read/write
- High-speed 20-MHz read/write
- Pin-compatible with 7C42X series of monolithic FIFOs
- Low operating power
$-I_{C C}$ (max.) $=\mathbf{3 5 0} \mathbf{m A}$
- 600-mil DIP package
- Empty, full flags
- Small PCB footprint
-0.84 sq. in.
- Expandable in depth and width


## Functional Description

The CYM4210 is a first-in first-out (FIFO) memory module that is 8,192 words by 9 bits wide. It is offered in a 600 -mil-wide DIP package. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and empty flags are provided to prevent over-run and under-run. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation
delays so that throughput is not reduced. Data is steered in a similar manner.
The read and write operations may be asynchronous; each can occur at a rate of 20 MHz . The write operation occurs when the write $(\overline{\mathrm{W}})$ signal is LOW. Read occurs when read $(\overline{\mathrm{R}})$ goes LOW. The 9 data outputs go to the high-impedance state when $\bar{R}$ is HIGH.
In the depth expansion configuration the $(\overline{\mathrm{XO}})$ pin provides the expansion out information that is used to tell the next FIFO that it will be activated.


Document f: 38-M-00032

## Cascadeable $16 \mathrm{~K} \times 9$ FIFO

## Features

- 16K x 9 FIFO buffer memory
- Asynchronous read/write
- High-speed 20-MHz read/write
- Pin-compatible with 7C42X series of monolithic FIFOs
- Low operating power
$-I_{C C}($ max. $)=400 \mathrm{~mA}$
- 600-mil DIP package
- Empty and full flags
- Small PCB footprint
-0.84 sq . in.
- Expandable in depth and width


## Functional Description

The CYM4220 is a first-in first-out (FIFO) memory module that is 16,384 words by 9 bits wide. It is offered in a 600 -mil-wide DIP package. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent over-run and under-run. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays so that throughput is not reduced. Data is steered in a similar manner.

The read and write operations may be asynchronous; each can occur at a rate of 20 MHz . The write operation occurs when the Write $(\overline{\mathrm{W}})$ signal is LOW. Read occurs when Read $(\overline{\mathrm{R}})$ goes LOW. The 9 data outputs go to the high-impedance state when $\overline{\mathrm{R}}$ is HIGH.
A Half-Full ( $\overline{\mathrm{HF}}$ ) output flag is provided that is valid in the standalone and width expansion configurations. In the depth expansion configuration the ( $\overline{\mathrm{XO}})$ pin provides the expansion out information which is used to tell the next FIFO that it will be activated.

PRODUCT INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC6
RISC ..... 7
MODULES ..... 8
MILITARY10
BRIDGEMOS ..... 11
DESIGN AND ..... 12
PROGRAMMING TOOLSQUALITY AND13RELIABILITY
PACKAGES ..... 14

## Section Contents

## ECL

Device Number
CY10E301
CY100E301
CY10E302
CY100E302
CY10E422
CY100E422
CY10E474
CY100E474
CY1E484
CY10E484
CY100E484
CY1E494
CY10E494
CY100E494

## Description

Combinatorial ECL 16P8 Programmable Logic Device . ....................................... . 9-1
Combinatorial ECL 16P8 Programmable Logic Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-1
Combinatorial ECL 16P4 Programmable Logic Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-6
Combinatorial ECL 16P4 Programmable Logic Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-6
$256 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-11
$256 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-11
$1024 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-18
$1024 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-18
4096x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9- 26
$4096 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-26
$4096 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-26
16,384 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9- 27
16,384 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-27
16,384 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-27

## Features

- Standard 16P8 pinout and architecture
- 16 inputs, 8 outputs
- User-programmable output polarity
- Ultra high speed/standard power
- tPD $=3.5$ ns (max.)
$-I_{E E}=240 \mathrm{~mA}$ (max.)
- Low power version
- tPD $=6$ ns (max.)
- IEE $=170 \mathrm{~mA}$ (max.)
- Both 10 KH and 100 K compatible I/O versions available
- Enhanced test features
- Additional test input terms
- Additional test product terms
- Security fuse


## Combinatorial ECL 16P8 Programmable Logic Device

## Functional Description

Cypress Semiconductor's PLD family offers the user the highest level of performance in ECL Programmable Logic Devices. These PLDs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor, using Aspen's advanced STAR ${ }^{m}$ Bipolar process incorporating proven Ti-W fuses.
The CY10E301 is 10 KH -compatible and the CY100E 301 is 100 K -compatible.
These PLDs implement the familiar sum-of-products logic functions by selectively programming cell elements to configure the AND gates by disconnecting either the true or complement input term. If all inputs are disconnected from an AND
gate, then a logical true will exist at the output of this AND gate. An output polarity fuse is also provided to allow an active LOW to occur if this fuse is blown. A security feature provides the user protection for the implementation of proprietary logic. When invoked by blowing the security fuse, the contents of the array cannot be accessed in the verify mode. The CY10E301 and CY100E301 can be programmed using Cypress's QuickPro or other industry-standard programming equipment. Programming support information can be obtained from local Cypress sales offices.

## Logic Block Diagram

## Pin Configurations PLCC/CLCC



## Selection Guide

|  |  |  | $\begin{gathered} \text { 10E301-4 } \\ \text { 100E } 301-4 \\ \hline \end{gathered}$ | 10E301-5 | $\begin{gathered} \hline 10 \mathrm{E} 301 \mathrm{~L}-6 \\ \text { 100E301L-6 } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Input to Output Propagation Delay (ns) |  | § | 4 | 5 | 6 |
| $I_{\text {EE }}(\mathrm{mA})$ | Commercial | \#的20 | -240 |  | -170 |
|  | Military |  |  | -240 |  |

[^41]
## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ${ }^{[1]}$ $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}}$ -7.0 V to +0.5 V
Input Voltage $V_{E E}$ to +0.5 V
Output Current
$-50 \mathrm{~mA}$

## Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$ at Ground

| Range | I/O | Temperature | VEE |
| :--- | :---: | :---: | :---: |
| Commercial <br> (Standard, "L") | 10 KH | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ <br> Ambient | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial <br> (Standard, "L") | 100 K | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Ambient | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Military | 10 KH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V} \pm 5 \%$ |

Electrical Characteristics Over Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | 10E301 |  | 100E301 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{KH}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -920 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1020 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -980 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -920 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -900 | $-700$ |  |  | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | -1025 | -880 | mV |
| Vol | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{KH}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}^{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1650 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1630 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1630 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1600 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1590 |  |  | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage | 10KH | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1270 | -920 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1050 | -700 |  |  | mV |
|  |  | 100K | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{O}$ |  |  | -1165 | -880 | mV |
| VIL | Input LOW Voltage | 10 KH | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1520 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1440 |  |  | mV |
|  |  | 100K | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | -1810 | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }} \mathrm{Max}$. |  |  | 220 |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | VIN $=$ VIL Min. (Except $\mathrm{I} / \mathrm{O}$ pins) |  | 0.5 |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {EE }}$ | Supply Current (All inputs and outputs open) | Commercial "L" (Low Power) |  |  | -170 |  | -170 | mA |
|  |  | Commercial (Standard Power) |  |  | -240 |  | -240 | mA |
|  |  | Military |  |  | -240 |  |  | mA |

## Notes:

1. Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
2. See AC Test Loads and Waveforms for test conditions.

## Capacitance ${ }^{[3]}$

| Parameters | Description | Min． | Typ． | Max． | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| C IN $^{\text {IN }}$ | Input Capacitance |  | 4 | 8 | pF |
| COUT | Output Capacitance |  | 6 | 10 | pF |

Note：
3．Tested initially and after any design or process changes that may affect these parameters．

## Switching Characteristics Over Operating Range ${ }^{[2]}$

| Parameters | Description | (1003013. |  | $\begin{aligned} & \text { 10E301-4 } \\ & \text { 100E301-4 } \end{aligned}$ |  | 10E301－5 |  | $\begin{aligned} & \text { 10E301L-6 } \\ & \text { 100E301L-6 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Minjs | Mask | Min． | Max． | Min． | Max． | Min． | Max． |  |
| tpd | Input to Output Propagation Delay |  | 3j |  | 4.0 |  | 5.0 |  | 6.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0．1ヶ月 | 令 | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 0．3． | ， 5 | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | ns |

Shaded areas contain preliminary information．

## AC Test Loads and Waveforms $\left.{ }^{[4,5,6,7, ~, ~, ~ 9] ~}\right]$



## Notes：

4． $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min．， $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max．on 10 KH version．
coaxial cables should be＂nulled＂out of the measurement．
5． $\mathrm{VLL}_{\mathrm{L}}=-1.7 \mathrm{~V}, \mathrm{VIH}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version．
6． $\mathrm{R}^{\mathrm{L}}=50 \Omega, \mathrm{C}<5 \mathrm{pF}$（includes fixture and stray capacitance）．
7．All coaxial cables should be $50 \Omega$ with equal lengths．The delay of the

## Switching Waveforms

## Functional Logic Diagram (DIP Pinout)



## Ordering Information

| 1/0 | $\underset{\text { (ns) }}{\text { tpp }}$ | $\underset{(\mathrm{mA})}{\mathbf{I}_{\mathbf{E E}}}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10KH | $\dot{k}$ | $4 \%$ |  | bis | Sammeremit |
|  |  |  |  | 163. |  |
|  |  |  | 納takiousishas | \%64\% |  |
|  | 4 | 240 | CY10E301-4DC | D14 | Commercial |
|  |  |  | CY10E301-4KC | K63 |  |
|  |  |  | CY10E301-4YC | Y64 |  |
|  | 5 | 240 | CY10E301-5DMB | D14 | Military |
|  |  |  | CY10E301-5YMB | Y64 |  |
|  | 6 | 170 | CY10E301L-6PC | P13A | Commercial |
|  |  |  | CY10E301L-6JC | J64 |  |
| 100K | $\xi_{4}^{4}$ | 茂 | \% ynoundus | 14. | Kimamemizl |
|  |  |  |  | 463. |  |
|  |  |  | Whif0ex | 964\% |  |
|  | 4 | 240 | CY100E301-4DC | D14 | Commercial |
|  |  |  | CY100E301-4KC | K63 |  |
|  |  |  | CY100E301-4YC | Y64 |  |
|  | 6 | 170 | CY100E301L-6PC | P13A | Commercial |
|  |  |  | CY100E301L-6JC | J64 |  |

Shaded areas contain preliminary information.
Document \#: 38-A-00011A

## Combinatorial ECL 16P4 Programmable Logic Device

## Features

- Standard 16P4 pinout and architecture
- 16 inputs, 4 outputs
- User-programmable output polarity
- Ultra high speed/standard power
- tPD $=3 \mathrm{~ns}$ (max.)
- IEE $=220 \mathrm{~mA}$ (max.)
- Low-power version
$-\mathbf{t P D}=4 \mathrm{~ns}$ (max.)
- IEE $=170 \mathrm{~mA}$ (max.)
- Both 10 KH and 100 K compatible I/O versions available
- Enhanced test features
- Additional test input terms
- Additional test product terms
- Security fuse


## Functional Description

Cypress Semiconductor's PLD family offers the user the highest level of performance in ECL Programmable Logic Devices. These PLDs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor, using an advanced process incorporating proven Ti-W fuses.
The CY10E 302 is 10 KH -compatible and the CY100E302 is 100 K -compatible. These PLDs implement the familiar sum-of-products logic functions by selectively programming cell elements to configure the AND gates by disconnecting either the true or complement input term. If all inputs are disconnected from an AND gate, then a logical true will exist at the output of this AND gate. An output polarity fuse is also provided to allow an

## Logic Block Diagram



C302. 1
active LOW to occur if this fuse is blown. A security feature provides the user protection for the implementation of proprietary logic. When invoked by blowing the security fuse, the contents of the array cannot be accessed in the verify mode. The CY10E302 and CY100E302 can be programmed using Cypress's QuickPro or other industry-standard programming equipment. Programming support information can be obtained from local Cypress Semiconductor sales offices.

Pin Configurations


## Selection Guide

|  |  | $10 \mathrm{E302-3}$ <br> $100 \mathrm{E} 302-3$ | $10 \mathrm{E} 302-4$ <br> $100 \mathrm{E} 302-4$ | $10 \mathrm{E} 302-4$ | 10E302L-4 <br> 100E302L-4 |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Maximum Input to Output Propagation Delay (ns) |  | 3 | 4 | 4 | 4 |
| $\mathrm{I}_{\mathrm{EE}}(\mathrm{mA})$ | Commercial | -220 | -220 |  | -170 |

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ${ }^{[1]}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage VEE to VCC $\ldots \ldots . . . . .$.
Input Voltage $V_{E E}$ to +0.5 V
Output Current $\qquad$

Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$ at Ground

| Range | $\mathbf{I} / \mathbf{O}$ | Temperature | VEE |
| :--- | :---: | :---: | :---: |
| Commercial <br> (Standard, "L") | 10 KH | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ <br> Ambient | $-5.2 \mathrm{~V}+5 \%$ |
| Commercial <br> (Standard, "L") | 100 K | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Ambient | $-4.5 \mathrm{~V}+0.3 \mathrm{~V}$ |
| Military | 10 KH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V}+5 \%$ |

## Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | 10E302 |  | 100 E 302 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{KH}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { Min. or } \mathrm{V}_{\text {IL }} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -920 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1020 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -980 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -920 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -900 | -700 |  |  | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1025 | -880 | mV |
| VoL | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{KH}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\text {IL }} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1650 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1630 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1630 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1600 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | $-1590$ |  |  | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { Min. or } \mathrm{V}_{\text {IL }} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1810 | -1620 | mV |
| $V_{\text {IH }}$ | Input HIGH Voltage | 10KH | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1270 | -920 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}=}=+125^{\circ} \mathrm{C}$ | -1050 | -700 |  |  | mV |
|  |  | 100K | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1165 | -880 | mV |
| $V_{\text {IL }}$ | Input LOW Voltage | 10KH | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | $-1520$ |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1440 |  |  | mV |
|  |  | 100K | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1810 | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \mathrm{Max}$. |  |  | 220 |  | 220 | mA |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }} \mathrm{Min}$. |  | 0.5 |  | 0.5 |  | mA |
| $\mathrm{I}_{\text {EE }}$ | Supply Current (All inputs and outputs open) | Commercial "L" (Low Power) |  |  | -170 |  | -170 | mA |
|  |  | Commercial (Standard Power) |  |  | -220 |  | -220 | mA |
|  |  | Military |  |  | -220 |  |  | mA |

## Notes:

1. Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
2. See AC Test Loads and Waveforms for test conditions.

## Capacitance ${ }^{(3)}$

| Parameters | Description | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C IN $^{\text {Input Capacitance }}$ |  | 4 | 8 | pF |  |
| COUT | Output Capacitance |  | 6 | 10 | pF |

Note:
3. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | $\begin{gathered} 10 \mathrm{E} 302-3 \\ 100 \mathrm{E} 302-3 \end{gathered}$ |  | $\begin{gathered} \text { 10E302-4 } \\ \text { 100E302-4 } \end{gathered}$ |  | $\begin{aligned} & \text { 10E302L-4 } \\ & 100 \mathrm{E} 302 \mathrm{~L}-4 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tpD | Input to Output Propagation Delay |  | 3.0 |  | 4.0 |  | 4.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | ns |
| $\mathrm{tf}_{\text {f }}$ | Output Fall Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | ns |

## AC Test Loads and Waveforms ${ }^{[4,5,6,7,8,9]}$



Notes:
4. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 KH version.
5. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
6. $\mathrm{R}_{\mathrm{L}}=50 \mathrm{~W}, \mathrm{C}<5 \mathrm{pF}$ (includes fixture and stray capacitance).
7. All coaxial cables should be 50 W with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.

## Switching Waveforms



Functional Logic Diagram (DIP Pinout)


Ordering Information

| 1/0 | $\begin{aligned} & \mathbf{t}_{\mathbf{P D}} \\ & (\mathbf{n s}) \end{aligned}$ | $\begin{aligned} & \mathbf{I}_{\mathrm{EE}} \\ & (\mathrm{~mA}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10KH | 3 | 220 | CY10E302-3DC | D14 | Commercial |
|  |  |  | CY10E302-3KC | K63 |  |
|  |  |  | CY10E302-3YC | Y64 |  |
|  | 4 | 220 | CY10E302-4DC | D14 | Commercial |
|  |  |  | CY10E302-4KC | K63 |  |
|  |  |  | CY10E302-4YC | Y64 |  |
|  | 4 | 220 | CY10E302-4DMB | D14 | Military |
|  |  |  | CY10E302-4YMB | Y64 |  |
|  | 4 | 170 | CY10E302L-4PC | P13A | Commercial |
|  |  |  | CY10E302L-4JC | J64 |  |
| 100K | 3 | 220 | CY100E302-3DC | D14 | Commercial |
|  |  |  | CY100E302-3KC | K63 |  |
|  |  |  | CY100E302-3YC | Y64 |  |
|  | 4 | 220 | CY100E302-4DC | D14 | Commercial |
|  |  |  | CY100E302-4KC | K63 |  |
|  |  |  | CY100E302-4YC | Y64 |  |
|  | 4 | 170 | CY100E302L-4PC | P13A | Commercial |
|  |  |  | CY100E302L-4JC | J64 |  |

Document \#: 38-A-00012A

## $256 \times 4$ ECL Static RAM

## Features

- $256 \times 4$-bit organization
- Ultra high speed/standard power
$-\mathbf{t}_{\mathbf{A A}}=3 \mathrm{~ns}, \mathbf{t}_{\mathrm{ABS}}=2 \mathrm{~ns}$
- IEE $=220 \mathrm{~mA}$
, Low-power version
$-\mathbf{t}_{\mathrm{AA}}=5 \mathrm{~ns}$
- IEE $=150 \mathrm{~mA}$

Both $10 \mathrm{KH} / 10 \mathrm{~K}$ and 100 K compatible I/O versions
10K/10KH Military version
On-chip voltage compensation for improved noise margin

- Open emitter output for ease of memory expansion
- Industry-standard pinout


## Functional Description

The Cypress CY10E422 and CY100E422 are $256 \times 4$ ECL RAMs designed for scratch pad, control, and buffer storage applications. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Both parts are fully decoded random access memories organized as 256 words by 4 bits. The CY10E 422 is $10 \mathrm{KH}-/ 10 \mathrm{~K}-$
compatible and is available in a Military version. The CY100E422 is 100 K compatible.
The four independent active LOW block select $(\bar{B})$ inputs control memory selection and allow for memory expansion and reconfiguration. The read and write operations are controlled by the state of the active LOW write enable ( $\bar{W}$ ) input. With $\overline{\mathrm{W}}$ and $\overline{\mathrm{B}}_{\mathrm{X}}$ LOW, the corresponding data at $\mathrm{D}_{\mathrm{x}}$ is written into the addressed location. To read, $\bar{W}$ is held HIGH, while $\bar{B}$ is held LOW. Open emitter outputs allow for wired-OR connection to expand or reconfigure the memory.

## Logic Block Diagram



Pin Configurations (cont. p6)


## lection Guide

|  |  | 1044.2.2. | $\begin{gathered} 10 \mathrm{E} 422-5 \\ 100 \mathrm{E} 422-5 \end{gathered}$ | $\begin{gathered} \text { 10E422-7 } \\ \text { 100E422-7 } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 3. | 5 | 7 |
| $\mathrm{I}_{\text {EE }}$ Max. (mA) | Commercial | $22 \%$ | 220 |  |
|  | "L" (Low Power) |  | 14. | 150 |
|  | Military ( $10 \mathrm{KH} / 10 \mathrm{~K}$ only) |  | 50. | 150 |

[^42]
## Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$

| Range | I/O | Ambient <br> Temperature | VEE |
| :--- | :---: | :---: | :---: |
| Commercial <br> (Standard, "L") | $10 \mathrm{KH} / 10 \mathrm{~K}$ | $0{ }^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial <br> (Standard, "L") | 100 K | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Military <br> ("L") | $10 \mathrm{KH} / 10 \mathrm{~K}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V} \pm 5 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}}$ -7.0 to +0.5 V
Input Voltage
$V_{E E}$ to +0.5 V
Output Current
$-50 \mathrm{~mA}$

Electrical Characteristics

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E}^{[2]} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -735 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -880 | -700 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \mathrm{Max} . \text { or } \mathrm{V}_{\mathrm{IL}} \mathrm{Min} . \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1025 | -880 | mV |
| VOL | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }} \mathrm{Max} . \text { or } \mathrm{V}_{\mathrm{IL}} \mathrm{Min} . \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1920 | -1670 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 | mV |
|  |  |  | $\mathrm{T} \mathrm{C}=+125^{\circ} \mathrm{C}$ | -1830 | -1610 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} R_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { Max. or } V_{\text {IL }} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1260 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -720 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1030 | -700 | mV |
|  |  | $100 \mathrm{~K} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ | $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T} \mathrm{C}=-55^{\circ} \mathrm{C}$ | -1950 | -1540 | mV |
|  |  |  | $\mathrm{TA}=0^{\circ} \mathrm{C}$ | -1950 | -1480 | mV |
|  |  |  | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ | -1950 | -1475 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  | $100 \mathrm{~K} \mathrm{VEE}=-4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1475 | mV |
| $\mathrm{I}_{\mathrm{LH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \mathrm{Max}$. |  |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ Min. | $\overline{\mathrm{B}}$ inputs | 0.5 | 170 | $\mu \mathrm{A}$ |
|  |  |  | All other inputs | -50 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current <br> (All inputs and outputs open) | Commercial/Military "L" (Low Power) |  | -150 |  | mA |
|  |  | Commercial (Standard) |  | -220 |  | mA |

## Notes:

[^43]
## Capacitance ${ }^{[3]}$

| Parameters | Description | Min. | Typ. | Max. ${ }^{[4]}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C ${ }_{\text {IN }}$ | Input Capacitance |  | 4 | 5 | pF |
| COUT | Output Capacitance |  | 5 | 6 | pF |

Notes:
3. Tested initially and after any design or process changes that may affect these parameters.
4. For all packages except Cerdip (D40), which has maximums of $\mathrm{C}_{\mathrm{IN}}=8 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=9 \mathrm{pF}$.

## AC Test Loads and Waveforms ${ }^{[5,6,7,8,9,10]}$



C422-6

## Notes:

5. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10E version.
6. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
7. $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}<5 \mathrm{pF}$ (3 ns grade) or $<30 \mathrm{pF}$ ( $5,7 \mathrm{~ns}$ grade) (includes fixture and stray capacitance).
8. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
9. $t_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$.
10. All timing measurements are made from the $50 \%$ point of all waveforms.

Switching Characteristics Over the Commercial Operating Range

| Parameters | Description |  |  | $\begin{gathered} 10 \mathrm{E} 422-5 \\ 100 \mathrm{E} 422-5 \end{gathered}$ |  | $\begin{gathered} \text { 10E422-7 } \\ \text { 100E422-7 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | \％inks | Ma\％ | Min． | Max． | Min． | Max． |  |
| ${ }^{\text {taBS }}$ | Block Select to Output delay |  | ，${ }^{\text {s，}}$ | 0.5 | 3.0 | 0.5 | 4.0 | ns |
| $t_{\text {RBS }}$ | Block Select Recovery |  | \％， | 0.5 | 3.0 | 0.5 | 4.0 | ns |
| ${ }_{\text {taA }}$ | Address Access Time |  | \0， | 1.2 | 5.0 | 1.2 | 7.0 | ns |
| tw | Write Pulse Width | \％ |  | 3.5 |  | 5.0 |  | ns |
| tWSD | Data Set－Up to Write | \％ | \＆\＆\％ | 0.5 |  | 1.0 |  | ns |
| ${ }^{\text {twhD }}$ | Data Hold to Write |  |  | 1.0 |  | 1.0 |  | ns |
| twSA | Address Set－Up／Write | 咴紬 |  | 0.5 |  | 1.0 |  | ns |
| tWHA | Address Hold／Write |  |  | 1.0 |  | 1.0 |  | ns |
| twSBS | Block Select Set－Up／Write | \＃ |  | 0.5 |  | 1.0 |  | ns |
| twhis | Block Select Hold／Write | \ıs |  | 1.0 |  | 1.0 |  | ns |
| tWS | Write Disable |  | 放： | 0.3 | 3.5 | 0.3 | 4.0 | ns |
| tWR | Write Recovery |  | \％ | 0.5 | 3.5 | 0.5 | 8.0 | ns |
| $\mathrm{t}_{5}$ | Output Rise Time |  | ，${ }_{\text {sk }}$ | 0.35 | 2.5 | 1.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | （ ${ }_{\text {k }}$ | 1． | 0.35 | 2.5 | 1.0 | 2.5 | ns |

Shaded area contains preliminary information．
Switching Characteristics Over the Military Operating Range

| Parameters | Description | 40x42，2\％ |  | 10E422－7 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Man．il | Makk | Min． | Max． |  |
| $t_{\text {ABS }}$ | Block Select to Output delay | is\％k | 4 4 | 0.5 | 4.0 | ns |
| $t_{\text {RBS }}$ | Block Select Recovery |  | 䋉 | 0.5 | 4.0 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time | U2．\％ | 多0． | 1.2 | 7.0 | ns |
| tw | Write Pulse Width | 5\％\％ |  | 5.0 |  | ns |
| tWSD | Data Set－Up to Write | M |  | 1.0 |  | ns |
| ${ }^{\text {W WHD }}$ | Data Hold to Write | リ川， |  | 1.0 |  | ns |
| tWSA | Address Set－Up／Write | \％ |  | 1.0 |  | ns |
| tWHA | Address Hold／Write | U\％ |  | 1.0 |  | ns |
| twSBS | Block Select Set－Up／Write | \％ |  | 1.0 |  | ns |
| twhbs | Block Select Hold／Write | \％ |  | 1.0 |  | ns |
| tws | Write Disable | \＃絃： | 4 | 0.3 | 4.0 | ns |
| twR | Write Recovery |  | 40， | 0.5 | 8.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time |  | 納 | 1.0 | 2.5 | ns |
| $t_{f}$ | Output Fall Time | 著川． | \％ | 1.0 | 2.5 | ns |

Shaded area contains preliminary information．

## Switching Waveforms

## Read Mode



ADDRESS


## Write Mode



C422-9

## Typical DC and AC Characteristics (10E422/10E422L/100E422/100E422L)



Pin Configurations
Truth Table

| Inputs |  |  | Outputs |  |
| :--- | :---: | :---: | :---: | :--- |
|  |  |  |  |  |
| $\overline{\mathbf{B}}_{\mathbf{x}}$ | $\overline{\mathbf{W}}$ | $\mathbf{D}_{\mathbf{x}}$ | $\mathbf{Q}_{\mathbf{x}}$ | Mode |
| $\mathbf{H}$ | $\mathbf{X}$ | $\mathbf{X}$ | L | Disabled |
| $\mathbf{L}$ | $\mathbf{L}$ | $\mathbf{H}$ | L | Write "H" |
| $\mathbf{L}$ | $\mathbf{L}$ | $\mathbf{L}$ | L | Write "L" |
| $\mathbf{L}$ | $\mathbf{H}$ | $\mathbf{X}$ | Out | Read |

## Ordering Information

| 1/O | $\begin{gathered} \mathbf{I E E}_{\mathbf{E E}} \\ (\mathrm{mA}) \end{gathered}$ | $\begin{gathered} \mathbf{t}_{\mathbf{A A}} \\ (\mathbf{n s}) \\ \hline \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $10 \mathrm{E}^{[11]}$ | 220 | s |  | 18\% | Commercial |
|  |  |  |  | W63. |  |
|  |  |  |  |  |  |
|  |  | 5 | CY10E422-5YC | Y64 |  |
|  |  |  | CY10E422-5LC | L63 |  |
|  |  |  | CY10E422-5DC | D40 |  |
|  |  |  | CY10E422-5KC | K63 |  |
|  | 150 | 5 |  | 1\%3\% | Commercial |
|  |  |  |  | 13\% |  |
|  |  |  |  | 183. |  |
|  |  |  |  | 164 |  |
|  |  |  | \$ Wajekay | , 44 | Military |
|  |  |  | 6, kimenessivisk | 463 |  |
|  |  |  |  | Y, \%4* |  |
|  |  | 7 | CY10E422L-7JC | J64 | Commercial |
|  |  |  | CY10E422L-7KC | K63 |  |
|  |  |  | CY10E422L-7LC | L63 |  |
|  |  |  | CY10E422L-7DC | D40 |  |
|  |  |  | CY10E422L-7DMB | D40 | Military |
|  |  |  | CY10E422L-7KMB | K63 |  |
|  |  |  | CY10E422L-7YMB | Y64 |  |
| 100K | 220 | 5 | K \% M | 1, \%3, | Commercial |
|  |  |  |  | K13. |  |
|  |  |  | , \% \% M | 多縕 |  |
|  |  |  | CY100E422-5YC | Y64 |  |
|  |  |  | CY100E422-5LC | L63 |  |
|  |  |  | CY100E422-5DC | D40 |  |
|  |  |  | CY100E422-5KC | K63 |  |
|  | 150 | 5 |  | \%3. | Commercial |
|  |  |  |  | y\%\% |  |
|  |  |  |  | 463. |  |
|  |  |  |  | \%\%4 |  |
|  |  | 7 | CY100E422L-7JC | J64 |  |
|  |  |  | CY100E422L-7KC | K63 |  |
|  |  |  | CY100E422L-7LC | L63 |  |
|  |  |  | CY100E422L-7DC | D40 |  |

## Notes:

11. 10 E specifications support both 10 K and 10 KH compatibility.

Shaded area contains preliminary information.
Document \#: 38-A-00002A

## Features

- 1024 x 4-bit organization
- Ultra high speed/standard power
$-\mathbf{t}_{\mathrm{A}}=\mathbf{3} \mathbf{n s}, \mathrm{t}_{\mathrm{ACS}}=\mathbf{2 n s}$
$-\mathrm{I}_{\mathrm{EE}}=275 \mathrm{~mA}$
- Low-power version
$-\mathbf{t}_{\mathbf{M}}=5 \mathrm{~ns}$
$-\mathrm{I}_{\mathrm{EE}}=190 \mathrm{~mA}$
- Both $10 \mathrm{KH} / 10 \mathrm{~K}$ and 100 K compatible I/O versions
- 10K/10KH Military version
- On-chip voltage compensation for improved noise margin
- Open emitter output for ease of memory expansion
- Industry-standard pinout


## Functional Description

The Cypress CY10E474 and CY100E474 are $1 \mathrm{~K} \times 4$ ECL RAMs designed for scratch pad, control, and buffer storage applications. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Both parts are fully decoded random access memories organized as 1024 words by 4 bits. The CY10E474 is $10 \mathrm{KH}-/ 10 \mathrm{~K}$ -
compatible and is available in a Military version. The CY100E474 is 100 K compatible.
The active LOW chip select ( $\overline{\mathbf{S}}$ ) input controls memory selection and allows for memory expansion. The read and write operations are controlled by the state of the active LOW write enable $(\bar{W})$ input. With $\bar{W}$ and $\bar{S}$ LOW, the data at $D_{(1-4)}$ is written into the addressed location. To read, $\overline{\mathrm{W}}$ is held HIGH, while $\overline{\mathrm{S}}$ is held LOW. Open emitter outputs allow for wired-OR connection to expand the memory.

## Logic Block Diagram



## Pin Configurations



## Selection Guide

|  |  |  | $\begin{aligned} & \text { 10E474-5 } \\ & 100 \mathrm{E} 474-5 \end{aligned}$ | $\begin{gathered} 10 \mathrm{E} 474-7 \\ 100 \mathrm{E} 474-7 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 3. | 5 | 7 |
| IEE Max. (mA) | Commercial | $2 \% 3$ | 275 |  |
|  | "L" |  | 190 | 190 |
|  | Military (10K/10KH only) |  | 190 | 190 |

[^44]
## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage VEE to VCC -7.0 to +0.5 V

Input Voltage $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V
Output Current
$-50 \mathrm{~mA}$

Operating Range Referenced to $V_{\mathrm{CC}}$

| Range | $\mathrm{I} / \mathrm{O}$ | Ambient <br> Temperature | VEE |
| :--- | :---: | :---: | :---: |
| Commercial <br> (Standard, "L") | $10 \mathrm{KH} / 10 \mathrm{~K}$ | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial <br> (Standard, "L") | 100 K | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Military <br> (" L ") | $10 \mathrm{KH} / 10 \mathrm{~K}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V} \pm 5 \%$ |

## Electrical Characteristics

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E}^{[2]} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{VEE}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -735 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -880 | -700 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \mathrm{Max} . \text { or } \mathrm{V}_{\mathrm{IL}} \mathrm{Min} . \end{aligned}$ | $\mathrm{T} A=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1025 | -880 | mV |
| VOL | Output LOW Voltage | $\begin{aligned} & 10 E R_{L}=50 \Omega \text { to }-2 V \\ & V_{E E}=-5.2 V \\ & V_{\text {IN }}=V_{\text {IH }} \text { Max. or } V_{\text {IL }} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1920 | -1670 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1830 | -1610 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Min} . \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1260 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -720 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1030 | -700 | mV |
|  |  | $100 \mathrm{~K} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1165 | -880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T} \mathrm{C}=-55^{\circ} \mathrm{C}$ | -1950 | -1540 | mV |
|  |  |  | $\mathrm{TA}=0^{\circ} \mathrm{C}$ | -1950 | -1480 | mV |
|  |  |  | $\mathrm{TA}=+25^{\circ} \mathrm{C}$ | -1950 | -1475 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  | 100 K VEE $=-4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1475 | mV |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }} \mathrm{Min}$. | $\overline{\text { S }}$ inputs | 0.5 | 170 | $\mu \mathrm{A}$ |
|  |  |  | All other inputs | -50 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {EE }}$ | Supply Current <br> (All inputs and outputs open) | Commercial/Military Standard "L" (Low Power) |  | -190 |  | mA |
|  |  | Commercial (Standard) |  | -275 |  | mA |

## Notes:

1. Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
2. 10 E specifications support both 10 K and 10 KH compatibility.

Capacitance ${ }^{[3]}$

| Parameters | Description | Typ. | Max. ${ }^{[4]}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| C | In | 4 | 5 | pF |
| COUT Pin Capacitance | Output Pin Capacitance | 5 | 6 | pF |

Notes:
3. Tested initially and after any design or process changes that may affect these parameters.
4. For all packages except Cerdip (D40) which has maximums of $\mathrm{C}_{\mathrm{IN}}=8 \mathrm{pF}$, Cout $=9 \mathrm{pF}$.

AC Test Loads and Waveforms ${ }^{[5,6,7,8,9,10]}$


## Notes:

5. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 E version.
6. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
7. $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}<5 \mathrm{pF}$ (3 ns grade) or $<30 \mathrm{pF}(5,7$ ns grade) (includes fixture and stray capacitance).
8. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
9. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$.
10. All timing measurements are made from the $50 \%$ point of all waveforms.

Switching Characteristics Over the Commercial Operating Range

| Parameters | Description |  |  | $\begin{gathered} 10 \mathrm{E} 474-5 \\ 100 \mathrm{E} 474-5 \end{gathered}$ |  | $\begin{gathered} \text { 10E474-7 } \\ \text { 100E474-7 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mı月, | Ma** | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ AC | Input to Output delay | \#\#\# | \%S | 0.5 | 3.0 | 0.5 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Chip Select Recovery |  | \% ${ }^{\text {k }}$ | 0.5 | 3.0 | 0.5 | 5.0 | ns |
| ${ }^{\text {ta }}$ | Address Access Time |  | \% | 1.2 | 5.0 | 1.2 | 7.0 | ns |
| tww | Write Pulse Width | 30 |  | 5.0 |  | 5.0 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write | \% |  | 0.0 |  | 0.0 |  | ns |
| ${ }^{\text {t }} \mathrm{HD}$ | Data Hold to Write | 10, |  | 0.0 |  | 1.0 |  | ns |
| ${ }_{\text {t }}$ | Address Set-Up/Write | \% |  | 0.0 |  | 1.0 |  | ns |
| ${ }^{\text {tha }}$ | Address Hold/Write | M 10 |  | 0.0 |  | 1.0 |  | ns |
| ${ }_{\text {tSC }}$ | Chip Select Set-Up/Write | , |  | 0.0 |  | 0.0 |  | ns |
| ${ }^{\text {thC }}$ | Chip Select Hold/Write | \$ |  | 0.0 |  | 1.0 |  | ns |
| tws | Write Disable |  | , \% | 0.3 | 3.0 | 0.3 | 6.5 | ns |
| ${ }_{\text {twR }}$ | Write Recovery |  | \& | 0.5 | 5.0 | 0.5 | 7.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time |  | W. | 0.35 | 2.5 | 1.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 433 | 1s. | 0.35 | 2.5 | 1.0 | 2.5 | ns |

Shaded area contains preliminary information.
Switching Characteristics Over the Military Operating Range

| Parameters | Description | 10E474-5 |  | 10E474-7 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Input to Output delay | 0.5 | 4.0 | 0.5 | 5.0 | ns |
| $\mathrm{t}_{\text {RC }}$ | Chip Select Recovery | 0.5 | 4.0 | 0.5 | 5.0 | ns |
| ${ }^{\text {ta }}$ A | Address Access Time | 1.2 | 5.0 | 1.2 | 7.0 | ns |
| tww | Write Pulse Width | 5.0 |  | 5.0 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write | 0.0 |  | 0.0 |  | ns |
| ${ }^{\text {t }} \mathrm{HD}$ | Data Hold to Write | 1.0 |  | 1.0 |  | ns |
| tSA | Address Set-Up/Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold/Write | 1.0 |  | 1.0 |  | ns |
| ${ }_{\text {tS }}$ | Chip Select Set-Up/Write | 0.0 |  | 0.0 |  | ns |
| ${ }^{\text {H }} \mathrm{C}$ | Chip Select Hold/Write | 1.0 |  | 1.0 |  | ns |
| tws | Write Disable | 0.3 | 4.0 | 0.3 | 6.5 | ns |
| twR | Write Recovery | 0.5 | 5.0 | 0.5 | 7.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 1.0 | 2.5 | 1.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 1.0 | 2.5 | 1.0 | 2.5 | ns |

## Switching Waveforms

## Read Mode



ADDRESS


Write Mode


## Typical DC and AC Characteristics (10E474/10E474L/100E474/100E474L)






## Pin Configurations



Truth Table

| Input |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{S}}$ | $\overline{\mathbf{W}}$ | D | $\mathbf{Q}$ |  |
| H | X | X | L | Disabled |
| L | L | H | L | Write "H" |
| L | L | L | L | Write "L" |
| L | H | X | $\mathrm{D}_{\text {OUT }}$ | Read |

[^45]CYPRESS
SEMICONDUCTOR

## Ordering Information

| 1/0 | $\begin{gathered} \mathbf{I E E}_{(\mathbf{m A})} \end{gathered}$ | $\underset{(\mathrm{ns})}{\mathbf{t}_{1}}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 100K | 275 | 3. | crimuthumem | 103) | Commercial |
|  |  |  | EMUME44\%3\% | Y64 |  |
|  |  |  | cramemt MK\% | k63. |  |
|  |  | 5 | CY100E474-5LC | L63 |  |
|  |  |  | CY100E474-5DC | D40 |  |
|  |  |  | CY100E474-5YC | Y64 |  |
|  |  |  | CY100E474-5KC | K63 |  |
|  | 190 | 5 | CY100E474L-5LC | L63 | Commercial |
|  |  |  | CY100E474L-5DC | D40 |  |
|  |  |  | CY100E474L-5JC | J64 |  |
|  |  |  | CY100E474L-5KC | K63 |  |
|  |  | 7 | CY100E474L-7LC | L63 |  |
|  |  |  | CY100E474L-7DC | D40 |  |
|  |  |  | CY100E474L-7JC | J64 |  |
|  |  |  | CY100E474L-7KC | K63 |  |
| $10 \mathrm{E}^{[11]}$ | 275 | \% | कr1meathule | 163. | Commercial |
|  |  |  |  | Y44 |  |
|  |  |  | CY10f4tiskKe | k63) |  |
|  |  | 5 | CY10E474-5LC | L63 |  |
|  |  |  | CY10E474-5DC | D40 |  |
|  |  |  | CY10E474-5YC | Y64 |  |
|  |  |  | CY10E474-5KC | K63 |  |
|  | 190 | 5 | CY10E474L-5LC | L63 | Commercial |
|  |  |  | CY10E474L-5DC | D40 |  |
|  |  |  | CY10E474L-5JC | J64 |  |
|  |  |  | CY10E474L-5KC | K63 |  |
|  |  |  | CY10E474L-5DMB | D40 | Military |
|  |  |  | CY10E474L-5KMB | K63 |  |
|  |  |  | CY10E474L-5YMB | Y64 |  |
|  |  | 7 | CY10E474L-7LC | L63 | Commercial |
|  |  |  | CY10E474L-7DC | D40 |  |
|  |  |  | CY10E474L-7JC | J64 |  |
|  |  |  | CY10E474L-7KC | K63 |  |
|  |  |  | CY10E474L-7DMB | D40 | Military |
|  |  |  | CY10E474L-7KMB | K63 |  |
|  |  |  | CY10E474L-7YMB | Y64 |  |

[^46]
## Features

- $4096 \times 4$ bits organization
- Ultra high speed/standard power
$-\mathbf{t A A}=7 \mathrm{~ns}$
- IEE $=$ TBD mA
- Low-power version
$-\mathbf{t A A}=7,10 \mathrm{~ns}$
$-\mathrm{IEE}=180 \mathrm{~mA}$
- Both $10 \mathrm{KH} / 10 \mathrm{~K}$ and 100 K compatible I/O versions
- On-chip voltage compensation for improved noise margin
- Open emitter output for ease of memory expansion
- Industry standard A version pinout


## Functional Description

The Cypress CY1E484, CY10E484 and CY100E484 are 4K x 4 ECL RAMs designed for scratch pad, control and buffer storage applications. These parts are fully decoded random access memories organized and 4096 words by 4 bits. The CY10E484 is $10 \mathrm{KH}-/ 10 \mathrm{~K}$-compatible. The CY100E484 is 100 K -compatible, and the CY1E484 is 100 K -compatible with a -5.2 V supply.

The active LOW chip select ( $\overline{\mathbf{S}}$ ) input controls memory selection and allows for memory expansion. The read and write operations are controlled by the state of the active LOW write enable $(\bar{W})$ input. With $(\overline{\mathrm{W}})$ and $(\overline{\mathrm{S}})$ LOW, the data at $\mathrm{D}_{(1-4)}$ is written into the addressed location. To read, $(\overline{\mathrm{W}})$ is held HIGH, while $(\overline{\mathbf{S}})$ is held LOW. Open emitter outputs allow for wired-OR connection to expand the memory. The devices are packaged in 28 -pin Cerdips, PLCCs and rectangular Cerpacks in the high-performance center power-ground version pin configurations.


## Selection Guide

|  |  | 1E484-7 <br> 10E484-7 | 1E484-10 <br> 10E484-10 <br> 100E484-10 |  |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  |  | 7 | 10 |
| IEE Max. (mA) | Commercial |  | TBD |  |

## 16,384 x 4 ECL Static RAM

## Features

- 16,384 x 4 bits organization
- Ultra high speed/standard power
$-\mathrm{taA}_{\mathrm{ta}}=7 \mathrm{~ns}$
- IEE $=180 \mathrm{~mA}$
- Low-power version
$-\mathrm{tAA}^{2}=12 \mathrm{~ns}$
- IEE $=135 \mathrm{~mA}$
- Both $10 \mathrm{KH} / 10 \mathrm{~K}$ and 100 K compatible I/O versions as well as 100 K with 10 K supplies
- On-chip voltage compensation for improved noise margin
- Open emitter output for ease of memory expansion
- Industry standard pinout


## Functional Description

The Cypress CY1E494, CY10E494 and CY100E494 are 16K x 4 ECL RAMs designed for scratch pad, control, and buffer storage applications. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Both parts are fully decoded random access memories organized as 16,384 words by 4 bits. The CY10E494 is

10KH-/10K-compatible. The CY100E494 is 100 K -compatible, and the CY1E494 has 100 K -compatible levels with a -5.2 V supply voltage.
The active LOW chip select ( $\overline{\mathbf{S}}$ ) input controls memory selection and allows for memory expansion. The read and write operations are controlled by the state of the active LOW write enable ( $\bar{W}$ ) input. With $\bar{W}$ and $\bar{S}$ LOW, the data at $D_{(1-4)}$ is written into the addressed location. To read $\bar{W}$ is held HIGH, while $\overline{\mathbf{S}}$ is held LOW. Open emitter outputs allow for wired-OR connection to expand the memory.

## Logic Block Diagram




Pin Configuration



## ielection Guide

|  |  | $\begin{gathered} 1 \mathrm{E} 494-7 \\ 10 \mathrm{E} 494-7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { 1E494-10 } \\ \text { 10E494-10 } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { 10E494-12 } \\ & 100 \mathrm{E} 494-12 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 7 | 10 | 12 |
| Max, $I_{\text {EE }}(\mathrm{mA})$ | Commercial | 180 | 180 |  |
|  | L |  |  | 135 |

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$


Output Current
$-50 \mathrm{~mA}$

Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$

| Range | I/O | Ambient <br> Temperature | VEE |
| :--- | :---: | :---: | :---: |
| Commercial <br> (Standard, "L") | $10 \mathrm{KH} / 10 \mathrm{~K}$ | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial <br> (Standard, "L") | 100 K | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |  |  |

## Electrical Characteristics

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E}^{[2]} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{TA}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -735 | mV |
|  |  | $\left\{\begin{array}{l} 100 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, 1 \mathrm{E}^{[3]} \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Min} . \end{array}\right.$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1025 | $-880$ | mV |
| VOL | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \mathrm{Max} . \text { or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, 1 \mathrm{E}^{[3]} \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $10 \mathrm{E}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -720 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{E} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & 1 \mathrm{E}^{[3]} \mathrm{VEE}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1475 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{E} \mathrm{VEE}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & 1 \mathrm{E}^{[3]} \mathrm{VEE}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1475 | mV |
| IIH | Input HIGH Current | VIN $=$ VIH Max. |  |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \mathrm{Min}$. | $\overline{\mathbf{S}}$ | 0.5 | 170 |  |
|  |  |  | All others | -50 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {EE }}$ | Supply Current <br> (All inputs and outputs open) | Commercial L (Low Power) |  |  | -135 | mA |
|  |  | Commercial Standard |  |  | -180 | mA |

## Notes:

1. Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute.
2. 10 E specifications support both 10 K and 10 KH compatibility.
3. 1 E specifications support 100 K compatibility with $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{O}^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$.

## Capacitance ${ }^{[3]}$

| Parameters | Description | Typ. | Max. ${ }^{[4]}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| C IN $\times$ Input Pin Capacitance | 3 | 6 | pF |  |
| CouT | Output Pin Capacitance | 5 | 7 | pF |

## Notes:

3. Tested initially and after any design or process changes that may affect these parameters.
4. For all packages except $\operatorname{Cerdip}$ (D42), which has maximums of $\mathrm{C}_{\mathrm{IN}}=8 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=9 \mathrm{pF}$.

## AC Test Loads and Waveforms ${ }^{[5,6,7,8,9,10]}$



## Notes:

5. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 E version.
6. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
7. $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}<5 \mathrm{pF}$ ( 7 ns grade) or $<30 \mathrm{pF}(10,12 \mathrm{~ns}$ grade $)$ (includes fixture and stray capacitance).
8. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
9. $t_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$.
10. All timing measurements are made from the $50 \%$ point of all waveforms.

Switching Characteristics Over the Operating Range

| Parameters | Description | $\begin{gathered} \text { 1E494-7 } \\ \text { 10E494-7 } \end{gathered}$ |  | $\begin{gathered} \text { 1E494-10 } \\ \text { 10E494-10 } \end{gathered}$ |  | $\begin{gathered} \text { 10E494-12 } \\ \text { 100E494-12 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {taC }}$ | Input to Output delay |  | 5.0 |  | 5.0 |  | 5.0 | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Chip Select Recovery |  | 5.0 |  | 5.0 |  | 5.0 | ns |
| ${ }^{\text {t }} \mathrm{AA}$ | Address Access Time |  | 7.0 |  | 10.0 |  | 12.0 | ns |
| tww | Write Pulse Width | 5.0 |  | 6.0 |  | 8.0 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up to Write | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| ${ }^{\mathbf{t}} \mathrm{HD}$ | Data Hold to Write | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| tSA | Address Set-Up/Write | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| tha | Address Hold/Write | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| ${ }_{\text {t }} \mathrm{C}$ | Chip Select Set-Up/Write | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| ${ }^{\text {t }} \mathrm{HC}$ | Chip Select Hold/Write | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| twS | Write Disable |  | 5.0 |  | 5.0 |  | 5.0 | ns |
| twR | Write Recovery |  | 8.0 |  | 12.0 |  | 14.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0.35 | 1.5 | 0.35 | 2.5 | 0.75 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 0.35 | 1.5 | 0.35 | 2.5 | 0.75 | 2.5 | ns |

## Switching Waveforms



## Pin Configurations



C494-7

Truth Table

| Input |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{S}}$ | $\overline{\text { W }}$ | D | Q |  |
| H | X | X | L | Disabled |
| L | L | H | L | Write "H" |
| L | L | L | L | Write " $\mathrm{L} "$ |
| L | H | X | DOUT | Read |

$\mathrm{H}=$ High Voltage Level
$\mathrm{L}=$ Low Voltage Level
$\mathrm{X}=$ Don't Care

Ordering Information

| 1/0 | $\underset{(\mathbf{m A})}{\mathbf{I}_{\mathrm{EE}}}$ | $\mathbf{t}_{\mathbf{A A}}$ $\text { ( } \mathbf{n s} \text { ) }$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 E | 180 | 7 | CY1E494-7JC | J64 | Commercial |
|  |  |  | CY1E494-7KC | K74 |  |
|  |  |  | CY1E494-7DC | D42 |  |
|  |  | 10 | CY1E494-10JC | J64 |  |
|  |  |  | CY1E494-10KC | K74 |  |
|  |  |  | CY1E494-10DC | D42 |  |
| 10K | 180 | 7 | CY10E494-7JC | J64 | Commercial |
|  |  |  | CY10E494-7KC | K74 |  |
|  |  |  | CY10E494-7DC | D42 |  |
|  |  | 10 | CY10E494-10JC | J64 |  |
|  |  |  | CY10E494-10KC | K74 |  |
|  |  |  | CY10E494-10DC | D42 |  |
|  | 135 | 12 | CY10E494L-12JC | J64 | Commercial |
|  |  |  | CY10E494L-12KC | K74 |  |
|  |  |  | CY10E494L-12VC | V21 |  |
|  |  |  | CY10E494L-12DC | D42 |  |
| 100K | 135 | 12 | CY100E494L-12JC | J64 | Commercial |
|  |  |  | CY100E494L-12KC | K74 |  |
|  |  |  | CY100E494L-12VC | V21 |  |
|  |  |  | CY100E494L-12DC | D42 |  |

Document \#: 38-A-00009A
PRODUCT ..... 1 INFORMATION
STATIC RAMS2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL9
BRIDGEMOS ..... 11
DESIGN AND
PROGRAMMING TOOLS
QUALITY ANDRELIABILITY
PACKAGES14

## Military Information

Military Product Selector Guide ..... 10-2
Military Ordering Information ..... 10-6

# Military Overview 

## Features

Success in any endeavor requires a high level of dedication to the task. Cypress Semiconductor has demonstrated its dedication through its corporate commitment to support the military marketplace. This commitment starts with product design. All products are designed on our state-of-the-art CMOS, BiCMOS, and Bipolar processes, and they must meet the full -55 to +125 degrees Celsius operational criteria for military use. The commitment continues with the 1986 DESC certification of our automated U.S. facility in San Jose, California. The commitment shows in our dedication to meet and exceed the stringent quality and reliability requirements of MIL-STD-883 and MIL-M-38510. It shows in Cypress's participation in each of the military processing programs: MIL-STD-883C compliant, SMD (Standardized Military Drawing) and JAN. Finally, our commitment shows in our leadership position in special packages for military use.

## Product Design

Every Cypress product is designed to meet or exceed the full temperature and functional requirements of military product. This means that Cypress builds military product as a matter of course, rather than as an accidental benefit of favorable test yield. Designs are being carried out on our industry-leading 0.8 micron CMOS, BiCMOS, and Bipolar processes. Cypress is able to offer a family of products that are industry leaders in density, low operating and standby current, and high speed. In addition, our technology results in products with very small manufacturable die sizes that will fit into the LCCs and flatpacks so often used in military programs.

## DESC-Certified Facility

On May 8, 1986, the Cypress facility at 3901 North First Street in San Jose, California was certified by DESC for the production of JAN Class B CMOS Microcircuits. This certification not only allows Cypress to qualify product for JAN use, but also assures our customers that our San Jose Facility has the necessary documentation and procedures to manufacture product to the most stringent of quality and reliability requirements. Our wafer fabrication facilities are Class 10 (San Jose) and Class 1 (Round Rock, TX) manufacturing environments and our assembly facility is also a clean room. In addition, our highly automated assembly facility is located entirely in the U.S.A. and is capable of handling virtually any hermetic package configuration.

## Data Sheet Documentation

Every Cypress final data sheet is a corporate document with a revision history. The document number and revision appears on each final data sheet. Cypress maintains a listing of all data sheet documentation and a copy is available to customers upon request. This gives a customer the ability to verify the current status of any data sheet and it also gives that customer the ability to obtain updated specifications as required.
Every final data sheet also contains detailed Group A subgroup testing information. Each of the specified parameters that are
tested at Group A are listed in a table at the end of each final data sheet, with a notation as to which specific Group A test subgroups apply.

## Assembly Traceability Code ${ }^{\text {®01 }}$

Cypress Semiconductor marks an assembly traceability code on every military package that is large enough to contain the code. The ATC automatically provides traceability for that product to the individual wafer lot. This unique code provides Cypress with the ability to determine which operators and equipment were used in the manufacture of that product from start to finish.

## Quality and Reliability

MIL-STD-883 and MIL-M-38510 spell out the toughest of quality and reliability standards for military products. Cypress products meet all of these requirements and more. Our in-house quality and reliability programs are being updated regularly with tighter and tighter objectives. Please refer to the chapter on Quality, Reliability, and Process Flows for further details.

## Military Product Offerings

Cypress offers three different levels of processing for military product.
First, all Cypress products are available with processing in full compliance with MIL-STD-883, Revision C.
Second, selected products are available to the SMD (Standardized Military Drawing) program administered by DESC. These products are not only fully MIL-STD-883C compliant but they are also screened to the electrical requirements of the applicable military drawing.
Third, selected products are available as JAN devices. These products are processed in full accordance with MIL-M-38510 and they are screened to the electrical requirements of the applicable JAN slash sheet.

## Product Packaging

All packages for military product are hermetic. A look at the package appendix in the back of this data book will give the reader an appreciation of the variety of packages offered. Included are CERDIPs, windowed CERDIPs, leadless chip carriers (LCCs), leadless chip carriers with windows for reprogrammable products, CERPAK, windowed CERPAK, quad CERPAK, windowed quad CERPAK, bottom-brazed flatpacks, and pin grid arrays. As indicated above, all of these packages are assembled in the U.S. in our highly automated San Jose plant.

## Summary

Cypress Semiconductor is committed to the support of the military marketplace. Our commitment is demonstrated by our product designs, our DESC-certified facility, our documentation and traceability, our quality and reliability programs, our support of all levels of military processing and by our leadership in special packaging.

[^47]Static RAMs

| Size | Organization | $\begin{gathered} \text { Pins } \\ \text { (DIP) } \end{gathered}$ | Part Number | JAN/SMD Number | Speed (ns) | $\underset{\substack{\mathbf{I}_{\mathbf{C C A}} / \mathrm{I}_{\mathbf{S B}} / \mathbf{I}_{\mathbf{C C D R}}}}{ }$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64 | 16x4-Inverting | 16 | CY7C189 |  | $\mathrm{t}_{\mathrm{AA}}=25$ | 70@ 25 | Now |
| 64 | 16×4-Non-Inverting | 16 | CY7C190 | 5962-89694 | $\mathrm{t}_{\mathrm{AA}}=25$ | 70 @ 25 | Now |
| 64 | 16x4-Inverting | 16 | CY27S03/A |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 100@35 | Now |
| 64 | $16 \times 4$ - Non-Inverting | 16 | CY27S07/A |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 100@25 | Now |
| 64 | 16x4-Inverting/Low Power | 16 | CY27LS03 |  | $\mathrm{t}_{\mathrm{AA}}=65$ | 38 @ 65 | Now |
| 1K | 256x4-10K/10KHECL | 24 | CY10E422L |  | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 150@5/7 | Now |
| 1K | $256 \times 4$ | 22 | CY7C122 | 5962-88594 | $\mathrm{t}_{\text {AA }}=25,35$ | 90@ 25 | Now |
| 1K | $256 \times 4$ | 24 S | CY7C123 |  | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | $150 @ 15$ | Now |
| 1K | $256 \times 4$ | 22 | CY9122/91L22 | 5962-88594 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 90@45 | Now |
| 1K | $256 \times 4$ | 22 | CY93422A/93LA22A |  | $\mathrm{t}_{\mathrm{AA}}=45,55,60,75$ | 90@55 | Now |
| 4K | 4Kx1-CS Power Down | 18 | CY7C147 | M38510/289 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 110/10@35 | Now |
| 4K | 4Kx1-CS Power Down | 18 | CY2147 | M38510/289 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 140/25@45 | Now |
| 4K | 4Kx1-CS Power Down | 18 | CY7C147 | 5962-88587 | $\mathrm{t}_{A A}=35,45$ | 110/10@35 | Now |
| 4K | 4Kx1-CS Power Down | 18 | CY2147 | 5962-88587 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 140/25@45 | Now |
| 4K | $1 \mathrm{~K} \times 4-10 \mathrm{~K} / 10 \mathrm{KHECL}$ | 24 | CY10E474L |  | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 190@5/7 | Now |
| 4K | 1Kx4-CS Power Down | 18 | CY7C148 | M38510/289 | $t_{\text {AA }}=35,45$ | 110/10@ 35 | Now |
| 4K | 1Kx4-CS Power Down | 18 | CY2148 | M38510/289 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 140/25@45 | Now |
| 4K | 1 Kx 4 | 18 | CY7C149 |  | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 110 @ 35 | Now |
| 4K | 1 Kx 4 | 18 | CY2149 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 140@45 | Now |
| 4K | 1Kx4-Separate I/O | 24 S | CY7C150 | 5962-88588 | $\mathrm{t}_{\mathrm{AA}}=12,15,25,35$ | 100 @ 15 | Now |
| 8K | $1 \mathrm{~K} \times 8$-Dual Port | 48 | CY7C130/31 | 5962-86875 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/40@45 | Now |
| 8 K | 1 Kx 8 -Dual Port Slave | 48 | CY7C140/41 | 5962-86875 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/40@45 | Now |
| 16K | 2Kx8-CS Power Down | 24 S | CY7C128A | 5962-89690 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 125@20 | Now |
| 16K | 2Kx8-CS Power Down | 24 | CY6116A/7A | 5962-89690 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 125 @ 20 | Now |
| 16K | 2Kx8-CS Power Down | 24S | CY7C128 | 84036 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 100/20@ 55 | Now |
| 16K | 2Kx8-CS Power Down | 24S | CY7C128A | 84036 | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 125/40@25 | Now |
| 16K | 2Kx8-CS Power Down | 24 | CY6116/7 | 84036 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 130/20@45 | Now |
| 16K | $16 \mathrm{Kx1}$ - CS Power Down | 20 | CY7C167 | 84132 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 50/20@45 | Now |
| 16K | 16Kx1-CS Power Down | 20 | CY7C167A | 84132 | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 70/20@ 25 | Now |
| 16K | 4Kx4-CS Power Down | 20 | CY7C168 | 5962-86705 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 70/20@45 | Now |
| 16K | 4Kx4-CS Power Down | 20 | CY7C168A | 5962-86705 | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 100/20@ 25 | Now |
| 16K | 4 Kx 4 | 20 | CY7C169 |  | $\mathrm{t}_{\mathrm{AA}}=40$ | 70 @ 40 | Now |
| 16K | $4 \mathrm{~K} \times 4$ | 20 | CY7C169A |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 100/20@ 35 | Now |
| 16K | 4K×4-Output Enable | 22 S | CY7C170 |  | $\mathrm{t}_{\mathrm{AA}}=45$ | $120 @ 45$ | Now |
| 16K | 4Kx4-Output Enable | 22 S | CY7C170A |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 120 @ 25 | Now |
| 16K | 4Kx4-Separate I/O,T-write | 24 S | CY7C171 |  | $\mathrm{t}_{\mathrm{AA}}=45$ | $70 @ 45$ | Now |
| 16K | 4Kx4-Separate I/O | 24 S | CY7C172 |  | $\mathrm{t}_{\mathrm{AA}}=45$ | 70@45 | Now |
| 16K | 4Kx4-Separate I/O | 24 S | CY7C171A/2A |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 100/20@ 25 | Now |
| 16K | 2Kx8-Dual Port | 48 | CY7C132/36 |  | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 170/65@35 | Now |
| 16K | 2 Kx 8 - Dual Port Slave | 48 | CY7C142/46 |  | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/40@45 | Now |
| 64 K | 8Kx8-CS Power Down | 28 S | CY7C185A | 5962-89691 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 125@20 | Now |
| 64 K | 8Kx8-CS Power Down | 28 S | CY7C185A | 5962-85525 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 100/20/1@45 | Now |
| 64K | 8 Kx 8 --CS Power Down | 28 S | CY7B185 |  | $t_{A A}=15$ | 145/50@15 | Now |
| 64K | 8 Kx 8 -CS Power Down | 28 | CY7C186A | 5962-89691 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 125@20 | Now |
| 64K | 8 Kx 8 -CS Power Down | 28 | CY7C186A | 5962-85525 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 100/20/1@45 | Now |
| 64K | 8Kx8-CS Power Down | 28 | CY7B186 |  | $\mathrm{t}_{\mathrm{AA}}=15$ | 145/50@15 | Now |
| 64K | 16Kx4-CS Power Down | 22 S | CY7C164A | 5962-89692 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 90@ 20 | Now |
| 64 K | 16Kx4-CS Power Down | 225 | CY7C164A | 5962-86859 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 70/20/1@35 | Now |
| 64K | 16K $\times 4$-CS Power Down | 225 | CY7B164 |  | $\mathrm{t}_{\mathrm{AA}}=15$ | 135/50@15 | Now |
| 64 K | 16Kx4-CS Power Down | 22S | CY7C166A | 5962-89892 | $\mathrm{t}_{\text {AA }}=20,25$ | 90@ 20 | Now |
| 64K | 16Kx4-Output Enable | 24 S | CY7C166A | 5962-86859 | $\mathrm{t}_{\text {AA }}=35,45$ | 70/20/1@35 | Now |
| 64 K | 16 Kx 4 -Output Enable | 24S | CY7B166 |  | $\mathrm{t}_{\mathrm{ta}^{\prime}}=15$ | 135/50@15 | Now |
| 64K | 16Kx4-Separate I/O,T-write | 285 | CY7C161A |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 70/20/1@35 | Now |
| 64K | 16Kx4-Separate I/O | 285 | CY7C162A | 5962-89712 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 70/20/1@35 | Now |
| 64K | 16K×4-Separate I/O | 28 S | CY7B161/2 |  | $\mathrm{t}_{\mathrm{AA}}=15$ | 135/50@ 15 | 2Q90 |
| 64K | 64K×1-CS Power Down | 22 S | CY7C187A | 5962-86015 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 70/20/1@ 35 | Now |
| 256 K | $16 \mathrm{~K} \times 16$-Cache RAM | 44 | CY7C157 |  | $\mathrm{t}_{\mathrm{AA}}=24,33$ | 300@ 24 | Now |
| 256K | 32Kx8-CS Power Down | 28 | CY7C198 | 5962-88662 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 160/20@ 35 | Now |
| 256 K | 32Kx8-CS Power Down | 28S | CY7C199 | 5962-88662 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 160/20@35 | Now |
| 256 K | 64K×4-CS Power Down | 24 S | CY7C194 | 5962-88681 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 130/20@ 35 | Now |
| 256K | 64K×4-CS PD + OE/CE2 | 28S | CY7C196 |  | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 130/20@ 35 | Now |
| 256K | 64Kx4-Separate I/O,T-write | 28 S | CY7C191 |  | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 130/20@ 35 | Now |

Static RAMs (continued)

| Size | Organization | $\begin{aligned} & \text { Pins } \\ & \text { (DIP) } \end{aligned}$ | Part Number | JAN/SMD Number | Speed (ns) | $\mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} / \mathbf{I}_{\mathbf{C C D R}}$ ( mA @ ns ) | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 256K | 64Kx4-Separate I/O | 28S | CY7C192 |  | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 130/20@35 | Now |
| 256K | 256Kx 1-CS Power Down | 24S | CY7C197 | 5962-88725 | $t_{A A}=35,45$ | 110/20@35 | Now |

## PROMs

| Size | Organization | Pins | Part Number | JAN/SMD Number ${ }^{[1]}$ | Speed (ns) | $\mathbf{I}_{\mathbf{C C}} / \mathrm{I}_{\mathbf{S B}}$ (mA@ns) | 883 <br> Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4K | 512×8-Registered | 24S | CY7C225 | 5962-88518(O) | $\mathrm{t}_{\text {SACO }}=30 / 15,35 / 20,40 / 25$ | 120@30/15 | Now |
| 8K | 1Kx8-Registered | 24S | CY7C235 | 5962-88636(O) | $\mathrm{t}_{\text {SA/CO }}=30 / 15,40 / 20$ | 120@30/15 | Now |
| 8K | 1 Kx 8 | 24S | CY7C281 | 5962-87651(0) | $\mathrm{t}_{\mathrm{AA}}=45$ | 120@45 | Now |
| 8K | 1 Kx 8 | 24 | CY7C282 | 5962-87651(O) | $t_{A A}=45$ | 120@45 | Now |
| 16K | 2Kx8-Registered | 24S | CY7C245 | 5962-87529(W) | $\mathrm{t}_{\text {SA/CO }}=35 / 15,45 / 25$ | 120@35/15 | Now |
| 16K | 2Kx 8 -Registered | 24S | CY7C245A | 5962-89815(W) | $\mathrm{t}_{\mathrm{SA}}=25 / 15,35 / 20$ | 120@25/15 | Now |
| 16K | 2Kx8-Registered | 24S | CY7C245A | 5962-88735(O) | $\mathrm{t}_{\text {SA/CO }}=25 / 15,35 / 20$ | 120@25/15 | Now |
| 16K | 2Kx 8 | 24S | CY7C291 | 5962-87650(W) | $\mathrm{t}_{\mathrm{AA}}=35,50$ | 120@35 | Now |
| 16K | 2Kx 8 | 24S | CY7C291A | 5962-88734(O) | $\mathrm{t}_{\mathrm{AA}}=25,30,35,50$ | 120@30 | Now |
| 16K | 2Kx 8 -CS Power Down | 24S | CY7C293A | 5962-88680(W) | $\mathrm{t}_{\mathrm{AA}}=25,30,35,50$ | 120/30@35 | Now |
| 16K | 2Kx 8 | 24 | CY7C292 |  | $\mathrm{t}_{\mathrm{AA}}=50$ | 120@50 | Now |
| 16K | 2Kx 8 | 24 | CY7C292A | 5962-88734(O) | $\mathrm{t}_{\mathrm{AA}}=25,30,35,50$ | 120@30 | Now |
| 64K | 8 Kx 8 -CS Power Down | 24S | CY7C261 | 5962-87515(W) | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 120/30@45 | Now |
| 64K | 8 Kx 8 | 24S | CY7C263 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 120@45 | Now |
| 64K | 8 Kx 8 | 24 | CY7C264 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 120 @ 45 | Now |
| 64K | 8K $\times 8$-Registered | 28S | CY7C265 |  | ${ }^{\text {t }}$ ( ${ }^{\text {/ }}$ CO $=50 / 25,60 / 25$ | 120@50/25 | Now |
| 64K | 8Kx8-EPROM Pinout | 28 | CY7C266 |  | $\mathrm{t}_{\mathrm{AA}}=55$ | 90 | Now |
| 64K | $8 \mathrm{~K} \times 8$-Registered/Diagnostic | 28S | CY7C269 |  | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=50 / 25,60 / 25$ | 100@60/25 | Now |
| 64K | 8K×8-Registered/Diagnostic | 32 | CY7C268 |  | $\mathrm{t}_{\text {SA/CO }}=50 / 25,60 / 25$ | 100@60/25 | Now |
| 128K | 16Kx8-CS Power Down | 28S | CY7C251 | 5962-89537(W) | $\mathrm{t}_{\mathrm{AA}}=55,65$ | 120/35@55 | Now |
| 128K | $16 \mathrm{~K} x 8$ | 28 | CY7C254 | 5962-89538(W) | $\mathrm{t}_{\mathrm{AA}}=55,65$ | 120@55 | Now |
| 256K | 32Kx8 - CS Power Down | 28S | CY7C271 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 130/40@55 | Now |
| 256K | 32Kx8-EPROM Pinout | 28 | CY7C274 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 130/40@55 | Now |
| 256K | 32Kx8-Registered | 28S | CY7C277 |  | ${ }^{\text {SA/CO }}=40 / 20,50 / 25$ | 130/40@55 | Now |
| 256K | $32 \mathrm{~K} \times 8$-Latched | 28S | CY7C279 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 130/40@55 | Now |
| 512K | 64Kx8-Fast Column Access | 28 S | CY7C285 |  | $\mathrm{t}_{\mathrm{AA}} / \mathrm{FCA}=65 / 25$ | 200 @ 65 | 2Q90 |
| 512K | 64Kx8-EPROM Pinout | 28 | CY7C286 |  | $\mathrm{t}_{\mathrm{AA}}=70$ | 150 @ 70 | 2Q90 |
| 512K | 64Kx8-Registered | 28 S | CY7C287 |  | $\mathrm{t}_{\mathrm{SA}} / \mathrm{CO}=65 / 20$ | 150@65 | 2Q90 |
| 512K | 64Kx8-FCA/Reg or Latched | 32 S | CY7C289 |  | $\mathrm{t}_{\mathrm{AA}} / \mathrm{FCA}=65 / 25$ | 200@65 | 2Q90 |

## PLDs

|  | Organization | Pins | Part Number | $\begin{aligned} & \text { JAN/SMD } \\ & \text { Number }{ }^{[1]} \end{aligned}$ | Speed ( $\mathrm{ns} / \mathbf{M H z )}$ | $\begin{gathered} \mathrm{I}_{\mathrm{CC}} \\ (\mathrm{~mA} @ \mathrm{~ns} / \mathbf{M H z}) \end{gathered}$ | $883$ <br> Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PALC20 | 16L8, 16R8, 16R6, 16R4 | 20 | PALC16XX | 5962-88678(W) | $\mathrm{t}_{\mathrm{PD}}=20,30,40$ | 70@ 20 | Now |
| PALC20 | 16L8,16R8,16R6,16R4 | 20 | PALC16XX | 5962-88713(0) | $\mathrm{t}_{\mathrm{PD}}=20,30,40$ | 70 @ 20 | Now |
| PLD20 | 18G8-Generic | 20 | PLDC18G8 |  | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=15 / 15 / 20$ | 110 | 2Q90 |
| PLDC24 | 22V10-Macrocell | 24S | PALC22V10 | 5962-87539(W) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 17 / 15$ | 100@25 | Now |
| PLDC24 | 22V10-Macrocell | 24S | PALC22V10 | $5962-88670(\mathrm{O})$ | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 17 / 15$ | 100@25 | Now |
| PLDC24 | 22V10-Macrocell | 24S | PALC22V10 | M38510/507 | $\mathbf{t}^{\text {PD/S/CO }}=25 / 18 / 15$ | 120@ 25 | 2Q90 |
| PLDC24 | 20G10-Generic | 24S | PLDC20G10 | 5962-88637(O) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 17 / 15$ | 80@30 | Now |
| PLDC24 | 20RA10-Asynchronous | 24S | PLD20RA10 |  | $\mathrm{t}_{\mathrm{PD} / \mathrm{SU} / \mathrm{CO}}=25 / 15 / 25$ | 100@25 | Now |
| ECL | 16P8-10KHECL | 24S | CY10E301 |  | $\mathrm{t}_{\mathrm{PD}}=5$ | -240@5 | Now |
| ECL | 16P4-10KH ECL | 24S | CY10E302 |  | $\mathrm{t}_{\mathrm{PD}}=4$ | -220@4 | Now |
| PLDC28 | 7C330-State Machine | 28S | CY7C330 | 5962-89546(W) | $50,40,28 \mathrm{MHz}$ | 180@ ${ }^{\text {a }}$ ( MHz | Now |
| PLDC28 | 7C331-Asynchronous | 28S | CY7C331 | 5962-89855(O) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=30 / 25 / 30$ | $200 @ 20 \mathrm{MHz}$ | Now |
| PLDC28 | 7C332-Combinatorial | 28S | CY7C332 |  | $\mathrm{t}_{\mathrm{ICO} / \mathrm{IS} / \mathrm{IH}}=25 / 5 / 7$ | 200@ 24 MHz | Now |
| MAX28 | 7C344-32 Macrocell | 28S | CY7C344 |  | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=25 / 15 / 15$ | TBD | 3Q90 |
| MAX40 | 7C343-64 Macrocell | 40/44 | CY7C343 |  | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=35 / 25 / 20$ | TBD | 4Q90 |
| MAX40 | 7C345-128 Macrocell | 40/44 | CY7C345 |  | $\mathbf{t}_{\text {PD/S/CO }}=35 / 25 / 20$ | TBD | 3Q90 |
| MAX68 | 7C342-128 Macrocell | 68 | CY7C342 |  | $\mathrm{t}_{\text {PD/S/CO }}=35 / 25 / 20$ | TBD | 3Q90 |
| PLDC28 | 7C361-State Machine | 28S | CY7C361 |  | $100,83,50 \mathrm{MHz}$ | 150@100 MHz | 3 Q 90 |

## FIFOs

| Organization | Pins | Part Number | JAN/SMD Number | Speed | $\underset{(\mathrm{mA} @ \mathrm{~ns} / \mathrm{MHz})}{\mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}}}$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $64 \times 4$-Cascadeable | 16 | CY3341 |  | 1.2, 2 MHz | $60 @ 2.0 \mathrm{MHz}$ | Now |
| 64×4-Cascadeable | 16 | CY7C401 |  | $10,15,25 \mathrm{MHz}$ | 90@ 15 MHz | Now |
| 64×4-Cascadeable/OE | 16 | CY7C403 | 5962-89523 | $10,15,25 \mathrm{MHz}$ | $90 @ 25 \mathrm{MHz}$ | Now |
| $64 \times 5-$ Cascadeable | 18 | CY7C402 |  | $10,15,25 \mathrm{MHz}$ | $90 @ 15 \mathrm{MHz}$ | Now |
| 64×5-Cascadeable/OE | 18 | CY7C404 | 5962-86846 | $10,15,25 \mathrm{MHz}$ | $90 @ 25 \mathrm{MHz}$ | Now |
| 64x8-Cascadeable/OE | 28S | CY7C408A | 5962-89664 | $15,25 \mathrm{MHz}$ | $120 @ 25 \mathrm{MHz}$ | Now |
| 64×9-Cascadeable | 285 | CY7C409A | 5962-89661 | $15,25 \mathrm{MHz}$ | $120 @ 25 \mathrm{MHz}$ | Now |
| 512×9-Cascadeable | 28 | CY7C420 | 5962-89863 | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 120/20@30 | Now |
| 512x9-Cascadeable | 28S | CY7C421 | 5962-89863 | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 120/20@30 | Now |
| $1 \mathrm{Kx9} 9$-Cascadeable | 28 | CY7C424 |  | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 120/20@30 | Now |
| 1 Kx 9 -Cascadeable | 28 S | CY7C425 |  | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 120/20@30 | Now |
| 2Kx9-Cascadeable | 28 | CY7C428 | 5962-88669 | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 120/20@30 | Now |
| 2Kx9-Cascadeable | 28S | CY7C429 | 5962-88669 | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 120/20@30 | Now |
| 2Kx9-Bidirectional | 28S | CY7C439 |  | $\mathrm{t}_{\mathrm{A}}=40,65 \mathrm{~ns}$ | 120/20@40 | 2Q90 |
| 4Kx9-Cascadeable | 28 | CY7C432 |  | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 160/20@30 | Now |
| 2Kx9-Cascadeable | 28 S | CY7C433 |  | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 160/20@30 | Now |

## Logic

| Organization | Pins | Part Number | JAN/SMD Number | Speed (ns) | $\underset{(\mathrm{mA} @ \mathrm{~ns})}{\mathbf{I}_{\mathbf{C C}}}$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2901-4-BitSlice | 40 | CY7C901 | 5962-88535 | $\mathrm{t}_{\text {CLK }}=27,32$ | 90@ 27 | Now |
| 2901-4-Bit Slice | 40 | CY2901C | 5962-88535 | C | 180@32 | Now |
| $4 \times 2901$-16-BitSlice | 64 | CY7C9101 | 5962-89517 | $\mathrm{t}_{\text {CLK }}=35,45$ | 85@35 | Now |
| 2909-Sequencer | 28 | CY7C909 |  | $\mathrm{t}_{\text {CLK }}=30,40$ | 55@30 | Now |
| 2911-Sequencer | 20 | CY7C911 |  | $\mathbf{t}_{\mathbf{C L K}}=\mathbf{3 0 , 4 0}$ | 55@30 | Now |
| 2909-Sequencer | 28 | CY2909A |  | A | 90@40 | Now |
| 2911-Sequencer | 20 | CY2911A |  | A | 90@40 | Now |
| 2910-Controller(17-WordStack) | 40 | CY7C910 | 5962-87708 | $\mathrm{t}_{\mathbf{C L K}}=46,51,99$ | 90@46 | Now |
| 2910-Controller (9-Word Stack) | 40 | CY2910A | 5962-87708 | A | 170 @ 51 | Now |
| 16-Bit Microprogrammed ALU | 52 | CY7C9116 | 5962-88612 | 40,65,79 | $166 @ 10 \mathrm{MHz}$ | Now |
| 16-Bit Microprogrammed ALU | 68 | CY7C9117 |  | 40,65,79 | $166 @ 10 \mathrm{MHz}$ | Now |
| 16x 16 Multiplier | 64 | CY7C516 | 5962-86873 | $\mathrm{t}_{\mathrm{MC}}=42,55,75$ | $110 @ 10 \mathrm{MHz}$ | Now |
| $16 \times 16$ Multiplier | 64 | CY7C517 | 5962-87686 | $\mathrm{t}_{\mathrm{MC}}=42,55,75$ | $110 @ 10 \mathrm{MHz}$ | Now |
| $16 \times 16$ Multiplier/Accumulator | 64 | CY7C510 | 5962-88733 | $\mathrm{t}_{\mathrm{MC}}=55,65,75$ | $110 @ 10 \mathrm{MHz}$ | Now |

## RISC

|  | Description | Pins | Part Number | Speed (ns) | $\underset{(\text { (mA@MHz) }}{\mathbf{I}_{\mathbf{C C}}}$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IU | SPARC 32-Bit Integer Unit | 207 | CY7C601 | $\mathrm{t}_{\mathrm{CYC}}=33,25 \mathrm{MHz}$ | TBD | Now |
| FPU | Floating-Point Unit | 144 | CY7C602 | $\mathrm{t}_{\mathrm{CYC}}=33,25 \mathrm{MHz}$ | TBD | 2H90 |
| CMU | Cache-Controlled Memory Management Unit | 244 | CY7C604 | $\mathrm{t}_{\mathrm{ClC}}=33,25 \mathrm{MHz}$ | TBD | 1H90 |
| CMU-MP | Cache Controller and Multiprocessing Memory Management Unit | 244 | CY7C605 | $\mathrm{t}_{\mathrm{CYC}}=33,25 \mathrm{MHz}$ | TBD | 2H90 |
| CRAM | SPARCCache RAM | 52 | CY7C157 | $\mathrm{t}_{\mathrm{AA}}=33,24$ | TBD | 2H90 |

Modules

| Size | Organization | Pins | Part Number | Packages | Speed (ns) | $\begin{gathered} \mathbf{I}_{\mathrm{CC}} \\ (\mathrm{mA@n}) \end{gathered}$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 256K | 64K×4SRAM(JEDEC) | 24 | CYM1220 | HD08 | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 375 @ 12 | Now |
| 256K | 32Kx8SRAM (JEDEC) | 28 | CYM1400 | HD09 | $\mathrm{t}_{\text {AA }}=12,15,20$ | 425@12 | Now |
| 256K | 16Kx16SRAM(JEDEC) | 40 | CYM1610 | HD01 | $\begin{aligned} & t_{A A}=15,20,25,35 \\ & 45,50 \end{aligned}$ | $\begin{aligned} & 550 @ 15 ; \\ & 330 @ 25 \end{aligned}$ | Now |
| 256K | 16Kx16SRAM | 36 | CYM1611 | HV01 | ${ }_{35,45}^{\mathrm{t} A}=15,20,25,30,$ | $\begin{aligned} & 550 @ 15 ; \\ & 330 @ 25 \end{aligned}$ | Now |
| 512K | 16Kx 32 SRAM | 88 | CYM1822 | HV02 | $\underset{35,45}{\mathrm{t}_{\mathrm{AA}}}=15,20,25,30,$ | $\begin{aligned} & 960 @ 15 ; \\ & 720 @ 25 \end{aligned}$ | Now |
| 1M | 256Kx4SRAM (JEDEC) | 28 | CYM1240 | HD07 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 480@35 | Now |
| 1M | 128Kx 8SRAM (JEDEC) | 32 | CYM1420 | HD04 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 210@45 | Now |
| 1M | 64Kx16SRAM (JEDEC) | 40 | CYM1620 | HD03 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 340@45 | Now |
| 1M | 64Kx16SRAM | 40 | CYM1621 | HD02 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45$ | 1250 @ 25 | Now |
| 1M | 64Kx16SRAM | 40 | CYM1622 | HV03 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 400@25 | Now |
| 2M | 64Kx 32SRAM | 60 | CYM1830 | HD06 | $\mathrm{t}_{\text {AA }}=35,45,55$ | 880@35 | Now |
| 4M | 256Kx 16 SRAM | 48 | CYM1641 | HD05 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 1800 @ 35 | Now |

## Notes:

The Cypress facility at 3901 North First Street in San Jose, CA is DESC-certified for JAN class B production.
All of the above products are available with processing to MIL-STD-883C at a minimum. Many of these products are also available either to SMDs (Standardized Military Drawings) or to JAN slash sheets.
The speed and power specifications listed above cover the full military temperature range. All power supplies are $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$.
Modules are available with MIL-STD-883C components. These modules are assembled and screened to the proposed JEDEC military processing standard for modules.

1. $(W)=$ Windowed Package
(O) = Opaque Package

HD $=$ Hermetic DIP Module
2. 100 K ECL devices are available only to extended temperature range.

22S stands for 22 -pin 300 -mil DIP.
24 S stands for 24 -pin 300 -mil DIP.
28S stands for 28 -pin 300 -mil DIP.

Cypress Semiconductor fully supports the DESC standardized Military Drawing Program for devices that are compliant to the Class B requirements of MIL-STD-883.

Listed below are the SMDs for which Cypress is an approved source of supply. Please contact your local Cypress representative for the latest SMD update.

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 84036 | 09JX |  | CY6116-45DMB | 24.6 DIP | D12 | 2K x 8 SRAM |
| 84036 | 09KX | CY7C128-45KMB | 24 CP | K73 | 2K x 8 SRAM |
| 84036 | 09LX | CY7C128-45DMB | 24.3 DIP | D14 | 2Kx8SRAM |
| 84036 | 09XX | CY6117-45LMB | 32 R LCC | L55 | 2K x 8 SRAM |
| 84036 | 09YX | CY7C128-45LMB | 24 R LCC | L53 | 2Kx 8 SRAM |
| 84036 | 093X | CY6116-45LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 84036 | 115X | CY6116-55DMB | 24.6 DIP | D12 | 2K x 8 SRAM |
| 84036 | 11 KX | CY7C128-55KMB | 24 CP | K73 | 2Kx8 SRAM |
| 84036 | 11LX | CY7C128-55DMB | 24.3 DIP | D14 | 2K x 8 SRAM |
| 84036 | 11XX | CY6117-55LMB | 32 R LCC | L55 | 2K x 8 SRAM |
| 84036 | 11YX | CY7C128-55LMB | 24 R LCC | D14 | 2K x 8 SRAM |
| 84036 | 113X | CY6116-55LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 84036 | 14JX | CY6116A-35DMB | 24.6 DIP | D12 | 2K x 8 SRAM |
| 84036 | 14KX | CY7C128A-35KMB | 24 CP | K73 | 2K x 8 SRAM |
| 84036 | 14LX | CY7C128A-35DMB | 24.3 DIP | D14 | 2Kx8SRAM |
| 84036 | 14XX | CY6117A-35LMB | 32 R LCC | L55 | 2K x 8 SRAM |
| 84036 | 14YX | CY7C128A-35LMB | 24 R LCC | L53 | 2K x 8 SRAM |
| 84036 | 143X | CY6116A-35LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 84132 | 02RX | CY7C167-45DMB | 20.3 DIP | D6 | 16K x 1 SRAM |
| 84132 | 02SX | CY7C167-45KMB | 20 CP | K71 | $16 \mathrm{~K} \times 1$ SRAM |
| 84132 | 02YX | CY7C167-45LMB | 20 R LCC | L51 | 16K x 1 SRAM |
| 84132 | 05RX | CY7C167-35DMB | 20.3 DIP | D6 | 16K x 1 SRAM |
| 84132 | 05SX | CY7C167-35KMB | 20 CP | K71 | $16 \mathrm{~K} \times 1$ SRAM |
| 84132 | 05YX | CY7C167-35LMB | 20 R LCC | L51 | 16K x 1 SRAM |
| 5962-85525 | 05TX | CY7C185A-55KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-85525 | 05UX | CY7C185A-55LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-85525 | 05XX | CY7C186A-55DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-85525 | 05ZX | CY7C185A-55DMB | 28.3 DIP | D22 | $8 \mathrm{~K} \times 8$ SRAM |
| 5962-85525 | 06TX | CY7C185A-45KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-85525 | 06UX | CY7C185A-45LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-85525 | 06XX | CY7C186A-45DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-85525 | 06ZX | CY7C185A-45DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-85525 | 07TX | CY7C185A-35KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-85525 | 07UX | CY7C185A-35LMB | 28 R TLCC | L54 | $8 \mathrm{~K} \times 8$ SRAM |
| 5962-85525 | 07XX | CY7C186A-35DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-85525 | 07ZX | CY7C185A-35DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-86015 | 01YX | CY7C187A-35DMB | 22.3 DIP | D10 | $64 \mathrm{~K} \times 1$ SRAM |
| 5962-86015 | 01ZX | CY7C187A-35LMB | 22 R LCC | L52 | 64K x 1 SRAM |
| 5962-86015 | 02YX | CY7C187AL-35DMB | 22.3 DIP | D10 | 64K x 1 SRAM |
| 5962-86015 | 02ZX | CY7C187AL-35LMB | 22 R LCC | L52 | 64K x 1 SRAM |
| 5962-86015 | 03YX | CY7C187A-45DMB | 22.3 DIP | D10 | 64K x 1 SRAM |
| 5962-86015 | 03ZX | CY7C187A-45LMB | 22 R LCC | L52 | 64K x 1 SRAM |
| 5962-86015 | 04YX | CY7C187AL-45DMB | 22.3 DIP | D10 | 64K x 1 SRAM |
| 5962-86015 | 04ZX | CY7C187AL-45LMB | 22 R LCC | LS2 | 64K x 1 SRAM |
| 5962-86705 | 12RX | CY7C168-35DMB | 20.3 DIP | D6 | 4K x 4 SRAM |
| 5962-86705 | 12XX | CY7C168-35LMB | 20 R LCC | L51 | $4 \mathrm{~K} \times 4$ SRAM |
| 5962-86846 | 01VX | CY7C404-10DMB | 18.3 DIP | D4 | $64 \times 5$ FIFO |
| 5962-86846 | 012X | CY7C404-10LMB | 20 S LCC | L61 | $64 \times 5$ FIFO |
| 5962-86846 | 01XX | CY7C404-10KMB | 18 CP | K70 | $64 \times 5$ FIFO |
| 5962-86846 | 02VX | CY7C404-15DMB | 18.3 DIP | D4 | $64 \times 5$ FIFO |
| 5962-86846 | 022X | CY7C404-15LMB | 20 S LCC | L61 | $64 \times 5$ FIFO |
| 5962-86846 | 02XX | CY7C404-15KMB | 18 CP | K70 | $64 \times 5$ FIFO |
| 5962-86846 | 03VX | CY7C404-25DMB | 18.3 DIP | D4 | $64 \times 5$ FIFO |
| 5962-86846 | 032X | CY7C404-25LMB | 20 S LCC | L61 | $64 \times 5$ FIFO |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-86846 | 03XX |  | CY7C404-25KMB | 18 CP | K70 | $64 \times 5$ FIFO |
| 5962-86859 | 15KX | CY7C166AL-45KMB | 24 CP | K73 | 16K x 4 SRAM W/OE |
| 5962-86859 | 15LX | CY7C166AL-45DMB | 24.3 DIP | D14 | 16K x 4 SRAM W/OE |
| 5962-86859 | 15UX | CY7C166AL-45LMB | 28 R LCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 15XX | CY7C166AL-45LMB | 28 R TLCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 16KX | CY7C166A-45KMB | 24 CP | K73 | 16K x 4 SRAM W/OE |
| 5962-86859 | 16LX | CY7C166A-45DMB | 24.3 DIP | D14 | 16K x 4 SRAM W/OE |
| 5962-86859 | 16UX | CY7C166A-45LMB | 28 R LCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 16XX | CY7C166A-45LMB | 28 R TLCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 17KX | CY7C166AL-35KMB | 24 CP | K73 | 16K x 4 SRAM W/OE |
| 5962-86859 | 17LX | CY7C166AL-35DMB | 24.3 DIP | D14 | 16K x 4 SRAM W/OE |
| 5962-86859 | 17UX | CY7C166AL-35LMB | 28 R LCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 17XX | CY7C166AL-35LMB | 28 R TLCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 18KX | CY7C166A-35KMB | 24 CP | K73 | 16K x 4 SRAM W/OE |
| 5962-86859 | 18LX | CY7C166A-35DMB | 24.3 DIP | D14 | 16K x 4 SRAM W/OE |
| 5962-86859 | 18UX | CY7C166A-35LMB | 28 R LCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 18XX | CY7C166A-35LMB | 28 R TLCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 21KX | CY7C164AL-45KMB | 24 CP | K73 | 16K x 4 SRAM |
| 5962-86859 | 21YX | CY7C164AL-45DMB | 22.3 DIP | D10 | 16K x 4 SRAM |
| 5962-86859 | 21ZX | CY7C164AL-45LMB | 22 R LCC | L52 | 16K x 4 SRAM |
| 5962-86859 | 22KX | CY7C164A-45KMB | 24 CP | K73 | $16 \mathrm{~K} \times 4$ SRAM |
| 5962-86859 | 22YX | CY7C164A-45DMB | 22.3 DIP | D10 | $16 \mathrm{~K} \times 4$ SRAM |
| 5962-86859 | 22ZX | CY7C164A-45LMB | 22 R LCC | L52 | $16 \mathrm{~K} \times 4$ SRAM |
| 5962-86859 | 23KX | CY7C164AL-35KMB | 24 CP | K73 | 16K $\times 4$ SRAM |
| 5962-86859 | 23YX | CY7C164AL-35DMB | 22.3 DIP | D10 | $16 \mathrm{~K} \times 4$ SRAM |
| 5962-86859 | 23ZX | CY7C164AL-35LMB | 22 R LCC | L52 | $16 \mathrm{~K} \times 4$ SRAM |
| 5962-86859 | 24KX | CY7C164A-35KMB | 24 CP | K73 | $16 \mathrm{~K} \times 4$ SRAM |
| 5962-86859 | 24YX | CY7C164A-35DMB | 22.3 DIP | D10 | 16K x 4 SRAM |
| 5962-86859 | 24ZX | CY7C164A-35LMB | 22 R LCC | L52 | 16K x 4 SRAM |
| 5962-86873 | 01XX | CY7C516-42DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-86873 | 01YX | CY7C516-42LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-86873 | 01ZX | CY7C516-42GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-86873 | 01UX | CY7C516-42FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-86873 | 02XX | CY7C516-55DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-86873 | 02YX | CY7C516-55LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-86873 | 02ZX | CY7C516-55GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-86873 | 02UX | CY7C516-55FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-86873 | 03XX | CY7C516-75DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-86873 | 03YX | CY7C516-75LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-86873 | 03ZX | CY7C516-75GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-86873 | 03UX | CY7C516-75FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-86875 | 03XX | CY7C130-55DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 03YX | CY7C130-55LMB | 48 LCC | L68 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 03ZX | CY7C131-55LMB | 52 LCC | L69 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 04XX | CY7C130-45DMB | 48.6 DIP | D26 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 04YX | CY7C130-45LMB | 48 LCC | L68 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 04ZX | CY7C131-45LMB | 52 LCC | L69 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 11XX | CY7C140-55DMB | 48.6 DIP | D26 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 11YX | CY7C140-55LMB | 48 LCC | L68 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 11ZX | CY7C141-55LMB | 52 LCC | L69 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 12XX | CY7C140-45DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 12YX | CY7C140-45LMB | 48 LCC | L68 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 12ZX | CY7C141-45LMB | 52 LCC | L69 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 17XX | CY7C130-35DMB | 48.6 DIP | D26 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 17YX | CY7C130-35LMB | 48 LCC | L68 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 17ZX | CY7C131-35LMB | 52 LCC | L69 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 18XX | CY7C140-35DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 18YX | CY7C140-35LMB | 48 LCC | L68 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 18ZX | CY7C141-35LMB | 52 LCC | L69 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-87515 | 05KX | CY7C261-45TMB | 24 CP | T73 | 8K X 8 UV EPROM |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-87515 | 05LX |  | CY7C261-45WMB | 24.3 DIP | W14 | 8K X 8 UV EPROM |
| 5962-87515 | 053X | CY7C261-45QMB | 28 S LCC | Q64 | 8K X 8 UV EPROM |
| 5962-87515 | 06KX | CY7C261-55TMB | 24 CP | T73 | 8K X 8 UV EPROM |
| 5962-87515 | 06LX | CY7C261-55WMB | 24.3 DIP | W14 | 8K X 8 UV EPROM |
| 5962-87515 | 063X | CY7C261-55QMB | 28 S LCC | Q64 | 8K X 8 UV EPROM |
| 5962-87529 | 01KX | CY7C245-45TMB | 24 CP | T73 | $2 \mathrm{~K} \times 8$ Registered UV PROM |
| 5962-87529 | 01LX | CY7C245-45WMB | 24.3 DIP | W14 | 2K x 8 Registered UV PROM |
| 5962-87529 | 013X | CY7C245-45QMB | 28 S LCC | Q64 | $2 \mathrm{~K} \times 8$ Registered UV PROM |
| 5962-87529 | 02KX | CY7C245-35TMB | 24 CP | T73 | 2K $\times 8$ Registered UV PROM |
| 5962-87529 | 021X | CY7C245-35WMB | 24.3 DIP | W14 | $2 \mathrm{~K} \times 8$ Registered UV PROM |
| 5962-87529 | 023X | CY7C245-35QMB | 28 S LCC | Q64 | $2 \mathrm{~K} \times 8$ Registered UV PROM |
| 5962-87539 | 01KX | PALC22V10-25TMB | 24 CP | T73 | 24-Pin CMOS UV E PLD |
| 5962-87539 | 01LX | PALC22V10-25WMB | 24.3 DIP | W14 | 24-Pin CMOS UV E PLD |
| 5962-87539 | 013X | PALC22V10-25QMB | 28 S LCC | Q64 | 24-Pin CMOS UV E PLD |
| 5962-87539 | 02KX | PALC22V10-30TMB | 24 CP | T73 | 24-Pin CMOS UV E PLD |
| 5962-87539 | 02LX | PALC22V10-30WMB | 24.3 DIP | W14 | 24-Pin CMOS UV E PLD |
| 5962-87539 | 023X | PALC22V10-30QMB | 28 S LCC | Q64 | 24-Pin CMOS UV E PLD |
| 5962-87539 | 03KX | PALC22V10-40TMB | 24 CP | T73 | 24-Pin CMOS UV E PLD |
| 5962-87539 | 03LX | PALC22V10-40WMB | 24.3 DIP | W14 | 24-Pin CMOS UV E PLD |
| 5962-87539 | 033X | PALC22V10-40QMB | 28 S LCC | Q64 | $24-\mathrm{Pin}$ CMOS UV E PLD |
| 5962-87650 | 01KX | CY7C291-50TMB | 24 CP | T73 | $2 \mathrm{~K} \times 8$ UV EPROM |
| 5962-87650 | 01LX | CY7C291-50WMB | 24.3 DIP | W14 | 2Kx8 UV EPROM |
| 5962-87650 | 013X | CY7C291-50QMB | 28 S LCC | Q64 | 2K x 8 UV EPROM |
| 5962-87650 | 03KX | CY7C291-35TMB | 24 CP | T73 | 2K x 8 UV EPROM |
| 5962-87650 | 03LX | CY7C291-35WMB | 24.3 DIP | W14 | 2K x 8 UV EPROM |
| 5962-87650 | 033X | CY7C291-350MB | 28 S LCC | Q64 | 2K x 8 UV EPROM |
| 5962-87651 | 015X | CY7C282-45DMB | 24.6 DIP | D12 | $1 \mathrm{~K} \times 8$ PROM |
| 5962-87651 | 01KX | CY7C281-45KMB | 24 CP | K73 | $1 \mathrm{~K} \times 8$ PROM |
| 5962-87651 | 01LX | CY7C281-45DMB | 24.3 DIP | D14 | $1 \mathrm{~K} \times 8$ PROM |
| 5962-87651 | 013X | CY7C281-45LMB | 28 S LCC | 164 | $1 \mathrm{~K} \times 8$ PROM |
| 5962-87686 | 01XX | CY7C517-42DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-87686 | 01YX | CY7C517-42LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-87686 | 01ZX | CY7C517-42GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-87686 | 01UX | CY7C517-42FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-87686 | 02XX | CY7C517-55DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-87686 | 02YX | CY7C517-55LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-87686 | 02ZX | CY7C517-55GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-87686 | 02UX | CY7C517-55FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-87686 | 03XX | CY7C517-75DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-87686 | 03YX | CY7C517-75LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-87686 | 03ZX | CY7C517-75GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-87686 | 03UX | CY7C517-75FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-87708 | 01QX | CY2910ADMB | 40.6 DIP | D18 | Microprogram Controller |
| 5962-87708 | 01UX | CY2910ALMB | 44 LCC | 167 | Microprogram Controller |
| 5962-87708 | 04QX | CY7C910-51DMB | 40.6 DIP | D18 | Microprogram Controller |
| 5962-87708 | 04UX | CY7C910-51LMB | 44 LCC | 167 | Microprogram Controller |
| 5962-87708 | 05QX | CY7C910-46DMB | 40.6 DIP | D18 | Microprogram Controller |
| 5962-87708 | 05UX | CY7C910-46LMB | 44 LCC | L67 | Microprogram Controller |
| 5962-88518 | 01LX | CY7C225-30DMB | 24.3 DIP | D14 | $512 \times 8$ Registered PROM |
| 5962-88518 | 013X | CY7C225-30LMB | 28 S LCC | L64 | $512 \times 8$ Registered PROM |
| 5962-88518 | 02LX | CY7C225-35DMB | 24.3 DIP | D14 | $512 \times 8$ Registered PROM |
| 5962-88518 | 023X | CY7C225-35LMB | 28 S LCC | 164 | $512 \times 8$ Registered PROM |
| 5962-88518 | 031X | CY7C225-40DMB | 24.3 DIP | D14 | $512 \times 8$ Registered PROM |
| 5962-88518 | 033X | CY7C225-40LMB | 28 S LCC | L64 | $512 \times 8$ Registered PROM |
| 5962-88535 | 01QX | CY7C901-32DMB | 40.6 DIP | D18 | 4-Bit Slice |
| 5962-88535 | 01XX | CY7C901-32LMB | 44 LCC | L67 | 4-Bit Slice |
| 5962-88535 | 01YX | CY7C901-32FMB | 42 FP | F76 | 4-Bit Slice |
| 5962-88535 | 02QX | CY7C901-27DMB | 40.6 DIP | D18 | 4-Bit Slice |
| 5962-88535 | 02XX | CY7C901-27LMB | 44 LCC | L67 | 4-Bit Slice |

DESC SMD (Standardized Military Drawing) Approvals[1] (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-88535 | 02YX |  | CY7C901-27FMB | 42 FP | F76 | 4-Bit Slice |
| 5962-88587 | 01VX | CY7C147-45DMB | 18.3 DIP | D4 | 4K x 1 SRAM |
| 5962-88587 | 01XX | CY7C147-45KMB | 18 CP | K70 | 4K x 1 SRAM |
| 5962-88587 | 01YX | CY7C147-45LMB | 18 R LCC | L50 | 4K x 1 SRAM |
| 5962-88587 | 02VX | CY7C147-35DMB | 18.3 DIP | D4 | 4K x 1 SRAM |
| 5962-88587 | 02XX | CY7C147-35KMB | 18 CP | K70 | $4 \mathrm{~K} \times 1$ SRAM |
| 5962-88587 | 02YX | CY7C147-35LMB | 18 R LCC | $\underline{L} 5$ | $4 \mathrm{~K} \times 1$ SRAM |
| 5962-88588 | 01KX | CY7C150-35KMB | 24 CP | K73 | 1K $\times 4$ SRAM with Reset |
| 5962-88588 | 01LX | CY7C150-35DMB | 24.3 DIP | D14 | 1K x 4 SRAM with Reset |
| 5962-88588 | 01XX | CY7C150-35LMB | 28 R LCC | 154 | 1K x 4 SRAM with Reset |
| 5962-88588 | 02KX | CY7C150-25KMB | 24 CP | K73 | 1K x 4 SRAM with Reset |
| 5962-88588 | 02LX | CY7C150-25DMB | 24.3 DIP | D14 | 1K x 4 SRAM with Reset |
| 5962-88588 | 02XX | CY7C150-25LMB | 28 R LCC | L54 | 1K x 4 SRAM with Reset |
| 5962-88588 | 03KX | CY7C150-15KMB | 24 CP | K73 | 1K $\times 4$ SRAM with Reset |
| 5962-88588 | 03LX | CY7C150-15DMB | 24.3 DIP | D14 | 1K x 4 SRAM with Reset |
| 5962-88588 | 03XX | CY7C150-15LMB | 28 R LCC | L54 | 1K $\times 4$ SRAM with Reset |
| 5962-88594 | 02WX | CY7C122-35DMB | 22.4 DIP | D8 | $256 \times 4$ SRAM |
| 5962-88594 | 02KX | CY7C122-35KMB | 24 CP | K73 | $256 \times 4$ SRAM |
| 5962-88594 | 03WX | CY7C122-25DMB | 22.4 DIP | D8 | $256 \times 4$ SRAM |
| 5962-88594 | 03KX | CY7C122-25KMB | 24 CP | K73 | $256 \times 4$ SRAM |
| 5962-88612 | 01XX | CY7C9116-99DMB | 52.8 DIP | D28 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 01YX | CY7C9116-99FMB | 64 FP | F90 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 01UX | CY7C9116-99LMB | 52 S LCC | L69 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 02XX | CY7C9116-75DMB | 52.8 DIP | D28 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 02YX | CY7C9116-75FMB | 64 FP | F90 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 02UX | CY7C9116-75LMB | 52 S LCC | L69 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 03XX | CY7C9116-65DMB | 52.8 DIP | D28 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 03YX | CY7C9116-65FMB | 64 FP | F90 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 03UX | CY7C9116-65LMB | 52 S LCC | L69 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 04XX | CY7C9116-40DMB | 52.8 DIP | D28 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 04YX | CY7C9116-40FMB | 64 FP | F90 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 04UX | CY7C9116-40LMB | 52 S LCC | 169 | 16-Bit Microprogrammed ALU |
| 5962-88636 | 01KX | CY7C235-40KMB | 24 CP | K73 | $1 \mathrm{~K} \times 8$ Registered PROM |
| 5962-88636 | 01LX | CY7C235-40DMB | 24.3 DIP | D14 | $1 \mathrm{~K} \times 8$ Registered PROM |
| 5962-88636 | 013X | CY7C235-40LMB | 28 S LCC | L64 | 1K x 8 Registered PROM |
| 5962-88636 | 02KX | CY7C235-30KMB | 24 CP | K73 | $1 \mathrm{~K} \times 8$ Registered PROM |
| 5962-88636 | 02LX | CY7C235-30DMB | 24.3 DIP | D14 | $1 \mathrm{~K} \times 8$ Registered PROM |
| 5962-88636 | 023X | CY7C235-30LMB | 28 S LCC | L64 | $1 \mathrm{~K} \times 8$ Registered PROM |
| 5962-88637 | 01KX | PLDC20G10-40KMB | 24 CP | K73 | Generic CMOS PLD |
| 5962-88637 | 01LX | PLDC20G10-40DMB | 24.3 DIP | D14 | Generic CMOS PLD |
| 5962-88637 | 013X | PLDC20G10-40LMB | 28 S LCC | L64 | Generic CMOS PLD |
| 5962-88637 | 02KX | PLDC $20 \mathrm{G} 10-30 \mathrm{KMB}$ | 24 CP | K73 | Generic CMOS PLD |
| 5962-88637 | 02LX | PLDC20G10-30DMB | 24.3 DIP | D14 | Generic CMOS PLD |
| 5962-88637 | 023X | PLDC20G10-30LMB | 28 S LCC | L64 | Generic CMOS PLD |
| 5962-88662 | 03UX | CY7C199-55LMB | 28 R LCC | L54 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88662 | 03XX | CY7C198-55DMB | 28.6 DIP | D16 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88662 | 03YX | CY7C198-55LMB | 32 R LCC | L55 | 32K x 8 SRAM |
| 5962-88662 | 04UX | CY7C199-45LMB | 28 R LCC | L54 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88662 | 04XX | CY7C198-45DMB | 28.6 DIP | D16 | 32K x 8 SRAM |
| 5962-88662 | 04YX | CY7C198-45LMB | 32 R LCC | L55 | 32K x 8 SRAM |
| 5962-88669 | 02UX | CY7C429-65KMB | 28 CP | K74 | 2K x 9 FIFO |
| 5962-88669 | 02XX | CY7C428-65DMB | 28.6 DIP | D16 | 2K x 9 FIFO |
| 5962-88669 | 02YX | CY7C429-65DMB | 28.3 DIP | D22 | 2K x 9 FIFO |
| 5962-88669 | 02ZX | CY7C429-65LMB | 32 R LCC | L55 | 2K x 9 FIFO |
| 5962-88669 | 04UX | CY7C429-40KMB | 28 CP | K74 | 2K x 9 FIFO |
| 5962-88669 | 04XX | CY7C428-40DMB | 28.6 DIP | D16 | 2K x 9 FIFO |
| 5962-88669 | 04YX | CY7C429-40DMB | 28.3 DIP | D22 | 2K x 9 FIFO |
| 5962-88669 | 04ZX | CY7C429-40LMB | 32 R LCC | L55 | $2 \mathrm{~K} \times 9$ FIFO |
| 5962-88669 | 05UX | CY7C429-30KMB | 28 CP | K74 | $2 \mathrm{~K} \times 9$ FIFO |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[11}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{\text {[3] }}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-88669 | 05XX |  | CY7C428-30DMB | 28.6 DIP | D16 | 2K x 9 FIFO |
| 5962-88669 | 05YX | CY7C429-30DMB | 28.3 DIP | D22 | 2K x 9 FIFO |
| 5962-88669 | 05ZX | CY7C429-30LMB | 32 R LCC | L55 | 2K x 9 FIFO |
| 5962-88670 | 01KX | PALC22V10-25KMB | 24 CP | K73 | 24-Pin CMOS PLD |
| 5962-88670 | 01LX | PALC22V10-25DMB | 24.3 DIP | D14 | 24-Pin CMOS PLD |
| 5962-88670 | 013X | PALC22V10-25LMB | 28 S LCC | L64 | 24-Pin CMOS PLD |
| 5962-88670 | 02KX | PALC22V10-30KMB | 24 CP | K73 | 24-Pin CMOS PLD |
| 5962-88670 | 02LX | PALC22V10-30DMB | 24.3 DIP | D14 | 24-Pin CMOS PLD |
| 5962-88670 | 023X | PALC22V10-30LMB | 28 S LCC | L64 | 24-Pin CMOS PLD |
| 5962-88670 | 03KX | PALC22V10-40KMB | 24 CP | K73 | 24-Pin CMOS PLD |
| 5962-88670 | 03LX | PALC22V10-40DMB | 24.3 DIP | D14 | 24-Pin CMOS PLD |
| 5962-88670 | 033X | PALC22V10-40LMB | 28 S LCC | L64 | 24-Pin CMOS PLD |
| 5962-88678 | 01RX | PALC16L8-40WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 01XX | PALC16L8-40QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 02RX | PALC16R8-40WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 02XX | PALC16R8-40QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 03RX | PALC16R6-40WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 03XX | PALC16R6-40QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 04RX | PALC16R4-40WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 04XX | PALC16R4-400MB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 05RX | PALC16L8-30WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 05XX | PALC16L8-30QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 06RX | PALC16R8-30WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 06XX | PALC16R8-30QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 07RX | PALC16R6-30WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 07XX | PALC16R6-30QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 08RX | PALC16R4-30WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 08XX | PALC16R4-30QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 09RX | PALC16L8-20WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 09XX | PALC16L8-20QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 10RX | PALC16R8-20WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 10XX | PALC16R8-20QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 11RX | PALC16R6-20WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 11XX | PALC16R6-20QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 12RX | PALC16R4-20WMB | 20.3 DIP | W6 | 20-Pin CMOS UV E PLD |
| 5962-88678 | 12XX | PALC16R4-20QMB | 20 S LCC | Q61 | 20-Pin CMOS UV E PLD |
| 5962-88681 | 01LX | CY7C194-35DMB | 24.3 DIP | D14 | 64K x 4 SRAM |
| 5962-88681 | 01XX | CY7C194-35LMB | 28 R LCC | L54 | 64K x 4 SRAM |
| 5962-88681 | 02LX | CY7C194-45DMB | 24.3 DIP | D14 | 64K x 4 SRAM |
| 5962-88681 | 02XX | CY7C194-45LMB | 28 R LCC | L54 | 64K x 4 SRAM |
| 5962-88713 | 01RX | PALC16L8-40DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 01SX | PALC16L8-40KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 01XX | PALC16L8-40LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 02RX | PALC16R8-40DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 02SX | PALC16R8-40KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 02XX | PALC16R8-40LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 03RX | PALC16R6-40DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 03SX | PALC16R6-40KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 03XX | PALC16R6-40LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 04RX | PALC16R4-40DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 04SX | PALC16R4-40KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 04XX | PALC16R4-40LMB | 20 S LCC | 161 | 20-Pin CMOS PLD |
| 5962-88713 | 05RX | PALC16L8-30DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 05SX | PALC16L8-30KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 05XX | PALC16L8-30LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 06RX | PALC16R8-30DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 06SX | PALC16R8-30KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 06XX | PALC16R8-30LMB | 20 S LCC | 161. | 20-Pin CMOS PLD |
| 5962-88713 | 07RX | PALC16R6-30DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 07SX | PALC16R6-30KMB | 20 CP | K71 | 20-Pin CMOS PLD |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{11}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-88713 | 07XX |  | PALC16R6-30LMB | 20 S LCC | 161 | 20-Pin CMOS PLD |
| 5962-88713 | 08RX | PALC16R4-30DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 08SX | PALC16R4-30KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 08XX | PALC16R4-30LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 09RX | PALC16L8-20DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 09SX | PALC16L8-20KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 09XX | PALC16L8-20LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 10RX | PALC16R8-20DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 10SX | PALC16R8-20KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 10XX | PALC16R8-20LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 11RX | PALC16R6-20DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 11SX | PALC16R6-20KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 11XX | PALC16R6-20LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 12RX | PALC16R4-20DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 12SX | PALC16R4-20KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 12XX | PALC16R4-20LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88725 | 01LX | CY7C197-35DMB | 24.3 DIP | D14 | $256 \mathrm{~K} \times 1$ SRAM |
| 5962-88725 | 01XX | CY7C197-35LMB | 28 R LCC | L54 | $256 \mathrm{~K} \times 1$ SRAM |
| 5962-88725 | 02LX | CY7C197-45DMB | 24.3 DIP | D14 | $256 \mathrm{~K} \times 1$ SRAM |
| 5962-88725 | 02XX | CY7C197-45LMB | 28 R LCC | L54 | $256 \mathrm{~K} \times 1$ SRAM |
| 5962-88733 | 01XX | CY7C510-55DMB | 64 DIP | D30 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 01YX | CY7C510-55LMB | 68 S LCC | L81 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 01ZX | CY7C510-55GMB | 68 PGA | G68 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 02XX | CY7C510-65DMB | 64 DIP | D30 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 02YX | CY7C510-65LMB | 68 S LCC | L81 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 02ZX | CY7C510-65GMB | 68 PGA | G68 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 03XX | CY7C510-75DMB | 64 DIP | D30 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 03YX | CY7C510-75LMB | 68 S LCC | L81 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 03ZX | CY7C510-75GMB | 68 PGA | G68 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88734 | 02JX | CY7C292A-45DMB | 24.6 DIP | D12 | $2 \mathrm{~K} \times 8 \mathrm{EPROM}$ |
| 5962-88734 | 02KX | CY7C291A-45KMB | 24 CP | K73 | 2Kx 8 EPROM |
| 5962-88734 | 02LX | CY7C291A-45DMB | 24.3 DIP | D14 | 2 Kx 8 EPROM |
| 5962-88734 | 023X | CY7C291A-45LMB | 28 S LCC | L64 | 2 Kx 8 EPROM |
| 5962-88734 | 03JX | CY7C292A-35DMB | 24.6 DIP | D12 | 2K x 8 EPROM |
| 5962-88734 | 03KX | CY7C291A-35KMB | 24 CP | K73 | 2 Kx 8 EPROM |
| 5962-88734 | 03LX | CY7C291A-35DMB | 24.3 DIP | D14 | $2 \mathrm{~K} \times 8$ EPROM |
| 5962-88734 | 033X | CY7C291A-35LMB | 28 S LCC | L64 | 2Kx8 EPROM |
| 5962-88734 | 04.JX | CY7C292A-25DMB | 24.6 DIP | D12 | $2 \mathrm{~K} \times 8$ EPROM |
| 5962-88734 | 04KX | CY7C291A-25KMB | 24 CP | K73 | 2Kx 8 EPROM |
| 5962-88734 | 04LX | CY7C291A-25DMB | 24.3 DIP | D14 | 2K x 8 EPROM |
| 5962-88734 | 043X | CY7C291A-25LMB | 28 S LCC | L64 | $2 \mathrm{~K} \times 8$ EPROM |
| 5962-88735 | 01KX | CY7C245-45KMB | 24 CP | K73 | 2K x 8 Registered PROM |
| 5962-88735 | 01LX | CY7C245-45DMB | 24.3 DIP | D14 | 2K x 8 Registered PROM |
| 5962-88735 | 013X | CY7C245-45LMB | 28 S LCC | L64 | 2K x 8 Registered PROM |
| 5962-88735 | 02KX | CY7C245-35KMB | 24 CP | K73 | 2K x 8 Registered PROM |
| 5962-88735 | 02LX | CY7C245-35DMB | 24.3 DIP | D14 | 2K x 8 Registered PROM |
| 5962-88735 | 023X | CY7C245-35LMB | 28 S LCC | L64 | 2K x 8 Registered PROM |
| 5962-88735 | 03KX | CY7C245A-35KMB | 24 CP | K73 | 2K x 8 Registered PROM |
| 5962-88735 | 03LX | CY7C245A-35DMB | 24.3 DIP | D14 | 2K x 8 Registered PROM |
| 5962-88735 | 033X | CY7C245A-35LMB | 28 S LCC | L64 | 2K x 8 Registered PROM |
| 5962-88735 | 04KX | CY7C245A-25KMB | 24 CP | K73 | 2K x 8 Registered PROM |
| 5962-88735 | 04LX | CY7C245A-25DMB | 24.3 DIP | D14 | 2K x 8 Registered PROM |
| 5962-88735 | 043X | CY7C245A-25LMB | 28 S LCC | L64 | $2 \mathrm{~K} \times 8$ Registered PROM |
| 5962-89517 | 01XX | CY7C9101-45DMB | 64 DIP | D30 | 16-Bit Slice |
| 5962-89517 | 01YX | CY7C9101-45LMB | 68 S LCC | 181 | 16-Bit Slice |
| 5962-89517 | 01ZX | CY7C9101-45GMB | 68 PGA | G68 | 16-Bit Slice |
| 5962-89517 | 01UX | CY7C9101-45FMB | 64 Q FP | F90 | 16-Bit Slice |
| 5962-89517 | 02XX | CY7C9101-35DMB | 64 DIP | D30 | 16-Bit Slice |
| 5962-89517 | 02YX | CY7C9101-35LMB | 68 S LCC | L81 | 16-Bit Slice |
| 5962-89517 | 02ZX | CY7C9101-35GMB | 68 PGA | G68 | 16-Bit Slice |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-89517 | 02UX |  | CY7C9101-35FMB | 64 Q FP | F90 | 16-Bit Slice |
| 5962-89537 | 01UX | CY7C251-65QMB | 32 R LCC | Q55 | 16K x 8 UV EPROM |
| 5962-89537 | 01YX | CY7C251-65WMB | 28.3 DIP | W22 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89537 | 01ZX | CY7C251-65TMB | 28 CP | T74 | 16K x 8 UV EPROM |
| 5962-89537 | 02UX | CY7C251-55QMB | 32 R LCC | Q55 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89537 | 02YX | CY7C251-55WMB | 28.3 DIP | W22 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89537 | 02ZX | CY7C251-55TMB | 28 CP | T74 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89538 | 01UX | CY7C254-650MB | 32 R LCC | Q55 | 16K x 8 UV EPROM |
| 5962-89538 | 01XX | CY7C254-65WMB | 28.6 DIP | W16 | 16K x 8 UV EPROM |
| 5962-89538 | 01ZX | CY7C254-65TMB | 28 CP | T74 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89538 | 02UX | CY7C254-55QMB | 32 R LCC | Q55 | 16K x 8 UV EPROM |
| 5962-89538 | 02XX | CY7C254-55WMB | 28.6 DIP | W16 | 16K x 8 UV EPROM |
| 5962-89538 | 02ZX | CY7C254-55TMB | 28 CP | T74 | 16K x 8 UV EPROM |
| 5962-89546 | 01XX | CY7C330-28WMB | 28.3 DIP | W22 | PLD State Machine |
| 5962-89546 | 01YX | CY7C330-28TMB | 28 CP | T74 | PLD State Machine |
| 5962-89546 | 013X | CY7C330-28QMB | 28 S LCC | Q64 | PLD State Machine |
| 5962-89546 | 02XX | CY7C330-40WMB | 28.3 DIP | W22 | PLD State Machine |
| 5962-89546 | 02YX | CY7C330-40TMB | 28 CP | T74 | PLD State Machine |
| 5962-89546 | 023X | CY7C330-40QMB | 28 S LCC | Q64 | PLD State Machine |
| 5962-89546 | 03XX | CY7C330-50WMB | 28.3 DIP | W22 | PLD State Machine |
| 5962-89546 | 03YX | CY7C330-50TMB | 28 CP | T74 | PLD State Machine |
| 5962-89546 | 033X | CY7C330-50QMB | 28 S LCC | Q64 | PLD State Machine |
| 5962-89661 | 01XX | CY7C409A-15DMB | 28.3 DIP | D22 | $64 \times 9$ FIFO |
| 5962-89661 | 01YX | CY7C409A-15KMB | 28 CP | K74 | $64 \times 9$ FIFO |
| 5962-89661 | 013X | CY7C409A-15LMB | 28 S LCC | L64 | $64 \times 9$ FIFO |
| 5962-89661 | 02XX | CY7C409A-25DMB | 28.3 DIP | D22 | $64 \times 9$ FIFO |
| 5962-89661 | 02YX | CY7C409A-25KMB | 28 CP | K74 | $64 \times 9$ FIFO |
| 5962-89661 | 023X | CY7C409A-25LMB | 28 S LCC | L64 | $64 \times 9$ FIFO |
| 5962-89664 | 01XX | CY7C408A-15DMB | 28.3 DIP | D22 | $64 \times 8$ FIFO |
| 5962-89664 | 01YX | CY7C408A-15KMB | 28 CP | K74 | $64 \times 8$ FIFO |
| 5962-89664 | 013X | CY7C408A-15LMB | 28 S LCC | L64 | $64 \times 8$ FIFO |
| 5962-89664 | 02XX | CY7C408A-25DMB | 28.3 DIP | D22 | $64 \times 8$ FIFO |
| 5962-89664 | 02YX | CY7C408A-25KMB | 28 CP | K74 | $64 \times 8$ FIFO |
| 5962-89664 | 023X | CY7C408A-25LMB | 28 S LCC | L64 | $64 \times 8$ FIFO |
| 5962-89690 | 01JX | CY6116A-25DMB | 24.6 DIP | D12 | 2K×8SRAM |
| 5962-89690 | 01KX | CY7C128A-25KMB | 24 CP | K73 | 2K x 8 SRAM |
| 5962-89690 | 01LX | CY7C128A-25DMB | 24.3 DIP | D14 | 2K x 8 SRAM |
| 5962-89690 | 01XX | CY6117A-25LMB | 32 R LCC | L55 | 2K x 8 SRAM |
| 5962-89690 | 01YX | CY7C128A-25LMB | 24 R LCC | L53 | 2K x 8 SRAM |
| 5962-89690 | 013X | CY6116A-25LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 5962-89690 | 02JX | CY6116A-20DMB | 24.6 DIP | D12 | 2K x 8 SRAM |
| 5962-89690 | 02KX | CY7C128A-20KMB | 24 CP | K73 | 2K x 8 SRAM |
| 5962-89690 | 02LX | CY7C128A-20DMB | 24.3 DIP | D14 | 2K x 8 SRAM |
| 5962-89690 | 02XX | CY6117A-20LMB | 32 R LCC | L55 | 2Kx8SRAM |
| 5962-89690 | 02YX | CY7C128A-20LMB | 24 R LCC | L53 | 2K x 8 SRAM |
| 5962-89690 | 023X | CY6116A-20LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 5962-89694 | 01EX | CY7C190-25DMB | 16.3 DIP | D2 | 16K x 4 SRAM |
| 5962-89694 | 01FX | CY7C190-25KMB | 16 CP | K69 | 16K x 4 SRAM |
| 5962-89694 | 01XX | CY7C190-25LMB | 20 S LCC | $\underline{61}$ | $16 \mathrm{~K} \times 4$ SRAM |

Notes:

1. SMD approvals are continually being updated. Contact your local Cypress representative for the latest update.
2. Use the SMD part number as the ordering code.
3. Package: $\quad 24.3$ DIP $=24$-pin $0.300^{\prime \prime}$ DIP;
24.6 DIP $=24-$ pin $0.600^{\prime \prime}$ DIP
$28 \mathrm{RLCC}=28$ terminal rectangular LCC ;
$S=$ Square LCC; TLCC $=$ Thin LCC $24 \mathrm{CP}=24$-pin ceramic flatpack (Configuration 1); FP = brazed flatpack
PGA = Pin Grid Array

## SMD Ordering Information


PRODUCT
INFORMATION
STATIC RAMS2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL .....  ..... 9
MILITARY ..... 10

DESIGN AND
PROGRAMMING TOOLSQUALITY AND${ }^{13}$
RELIABILITY
PACKAGES ..... 14

## BridgeMOS

Features ..... 11-1
Overview ..... 11-1
Device Number Description
CY8C150 BridgeMOS $1024 \times 4$ Static RAM Separate I/O ..... 11-1
CY8C245 BridgeMOS $2048 \times 8$ Reprogrammable Registered PROM ..... 11-1
CY8C291 BridgeMOS Reprogrammable $2048 \times 8$ PROM ..... 11-1
CY8C901 BridgeMOS 4-Bit Slice ..... 11-1
CY8C909BridgeMOS Microprogram Sequencer11-1
CY8C911 BridgeMOS Microprogram Sequencer ..... 11-1

## Features

- May be driven by CMOS or TTL
- Drives fully loaded TTL
- Inputs switch at 1.5 V
- Can drive CMOS to full input levels
$-V_{O L}=0.2 \mathrm{~V}$ at $\mathrm{I}_{\text {OL }}=20 \mu \mathrm{~A}$
$-V_{\mathrm{OH}}=0.9 \mathrm{~V}_{\mathrm{Cc}}$ at $\mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$
- SRAM, PROM, LOGIC
- $2.0 \mathrm{~V}\left(\mathrm{~V}_{\mathbf{C C}}\right)$ data retention on all devices


## Overview

The BridgeMOS ${ }^{\left({ }^{(0)}\right.}$ product line from Cy press Semiconductor provides an electrical bridge between CMOS and TTL or TTL and CMOS devices. BridgeMOS devices may be driven by either TTL or CMOS devices and in turn can drive either fully loaded TTL or CMOS to full input levels. As a result, any combination of TTL and/ or CMOS may be interfaced to Cypress BridgeMOS products.
All devices in the BridgeMOS product line are specified at a 2.0 V ( $\mathrm{V}_{\mathrm{cc}}$ ) standby mode of operation. This allows the device to be powered at 2.0 volts and maintain the integrity of the data in any volatile storage element.
The output drivers in the 7CXXX Cypress products are designed for TTL signals and
pull-up to 2.4 volts. For BridgeMOS, Cypress has designed an output driver that boosts the output voltage sufficiently to drive the inputs of a device to greater than 3.85 volts, thus guaranteeing that the input converter will draw minimum power. The output drivers source 20 microamps at their rated BridgeMOS levels. They will also source and drive normal TTL loads. Therefore, they are capable of driving other non-BridgeMOS loads and normal TTL loads at the same time.
Although the TTL to CMOS input converters power down as described above, they switch at TTL levels and all timing is referenced to 1.5 volts. The device will operate at normal TTL levels with no AC performance degradation.

## CY8C150 Selection Guide

|  |  | $\mathbf{8 C 1 5 0 - 1 5}$ | $\mathbf{8 C 1 5 0 - 2 5}$ | $\mathbf{8 C 1 5 0 - 3 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access <br> Time (ns) | Commercial | 15 | 25 | 35 |
|  | Commercial |  | 25 | 35 |
|  | Military | 100 | 100 | 100 |

## CY8C245 Selection Guide

|  |  | 8C245-35 | 8C245-45 |
| :--- | :--- | :---: | :---: |
| Maximum Access Time (ns) | 35 | 50 |  |
| Maximum Operating <br> Current (mA) | Commerical | 45 | 45 |
|  | Military | 80 | 80 |

## CY8C291 Selection Guide

|  |  | 8C291-35 | 8C291-50 |
| :--- | :--- | :---: | :---: |
| Maximum Access Time (ns) | 35 | 50 |  |
| Maximum Operating <br> Current (mA) | Commerical | 45 | 45 |
|  | Military | 80 | 80 |

CY8C901 Selection Guide

| Read Modify-Write Cycle (min.) in ns | Operating ICC (max.) in mA | Operating Range | Part Number |
| :---: | :---: | :--- | :---: |
| 31 | 26.5 | Commercial | 8 C901-31 |
| 32 | 31.0 | Military | 8 C901-32 |

## CY8C909/8C911 Selection Guide

|  | 8C909-30 <br> $8 C 911-30$ | 8C909-40 <br> $8 \mathrm{C} 911-40$ |
| :--- | :---: | :---: |
| Minimum Clock to Output Cycle Time (ns) | 30 | 40 |
| Maximum Operating Current (mA) | 15 | 15 |

PRODUCT ..... 1 INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN ANDPROGRAMMING TOOLSQUALITY ANDRELIABILITYPACKAGES

## Section Contents

## Design and Programming Tools

Device Number
CY3000
CY3101
CY3200
CY3300

Description
QuickPro . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-1
PLD ToolKit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-3
PLDS-MAX + PLUS Design System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-5
QuickPro II . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-9

## Features

- Combined PROM, PLD, and EPROM programmer
- Programs Cypress CMOS PLDs and PROMs
- Reads hipolar PLDs and PROMs
- Easy-to-use, menu-driven software
- New device updates via floppy disk
- IBM-PC ${ }^{\circledR}$ plug-in card format, external ZIP-DIP socket
- Compatible with the IBM PC family of computers and plug compatibles
- Programs 24-and 28-pin NMOS and CMOS EPROMs
- One long slot and 256 kbytes of memory required
- Designed for present and future NMOS and CMOS devices
- Optional LCC, PLCC, SOIC socket adapters


## Description

QuickPro is a development tool for present and future CMOS PROM and PLD devices, and is used within the IBM PC and compatible environment. Older generation bipolar PLDs and PROMs required special current and programming voltages that were difficult to generate within the IBM PC.
QuickPro is designed for new generations of CMOS PLDs and PROMs that obsolete the older technology and use a programming technique, which is more compatible with low cost programming methods.
QuickPro can also program standard NMOS and CMOS EPROMs in packages up to 28 pins. And QuickPro is fast; intelligent programming is used to reduce programming time to a minimum.

## QuickPro ${ }^{\text {© }}$

QuickPro is future oriented. Each I/O pin is fully programmable, allowing the parameters and timing of each device to be handled via software. As new devices become available, they will be supported by QuickPro. Updates are managed by a simple exchange of floppy disks.
QuickPro includes a comprehensive set of commands to make programming PLDs and PROMs as easy as possible.
For PLDs, QuickPro uses the JEDEC standard data format, so present and future logic design tools such as ABEL ${ }^{(40)}$, CUPL ${ }^{(\mathbb{M}}$, and PALASM ${ }^{(\mathbb{M})}$ can be used. Because the QuickPro add-in card plugs into your PC backplane and is driven directly by the PC software, it avoids serial download problems from a PC to a standalone programmer. For PROMs, QuickPro reads Intellec $86^{(\aleph)}$, Motorola S, TEK,


## Description (continued)

and space format files. QuickPro also reads and writes PROM PCDOS binary files for use with assemblers and compilers. QuickPro is low cost, so each workstation can have one, eliminating the inconvenience of sharing one expensive programmer. All actions are menu-driven, with complete explanations provided on-screen, in clear text. There is no need to loop up manufacturer's codes in a table.

## QuickPro Commands

| Program device | Write disk file |
| :--- | :--- |
| Select device type | Verify device |
| Edit memory | Blank check device |
| Display memory | Program security fuse |
| Change PROM <br> memory location | Fill memory |
| Read device | Convert PLD type |
| Test PLD device | Summary display |
| Read disk file |  |

## Technical Information

## Size

IBM-PC standard full length card. Selectable port addresses 300-31F, 320-33F, 340-35F, 360-37F hex.

## Power

| +5 V | 1.0 amp |
| :--- | :--- |
| +12 V | 1.0 amp (peak) 0.4 amp average |
| -12 V | 0.05 amp |

## Socket Pod

This is the external socket for connection to the device to be programmed or read. It provides a 28 -pin 300/600-mil socket for compatibility with a wide range of devices. Other adapters for leadless packages are also available. Five filter switches are located on the pod for bypass capacitors according to manufacturers' published programming specifications.

## Memory

256 kbytes of total memory is sufficient to operate QuickPro.

## Devices Supported

Cypress CMOS PROMs:
CY7C225, CY7C235, CY7C245, CY7C245A, CY7C251, CY7C254, CY7C261, CY7C263, CY7C264, CY7C268,

CY7C269, CY7C271, CY7C274, CY7C277, CY7C279, CY7C281, СY7C282, СY7C291, СY7C291A, CY7C292, CY7C292A, CY7C293A

Cypress CMOS PLDs:
PALC16L8, PALC16R4, PALC16R6, PALC1648, PALC22V10, PLDC20G10, PLDC20RA10, CY7C330, CY7C331, CY7C332

QuickPro can read 20-and 24-pin Bipolar PLDs for conversion to Cypress PLDs.

EPROMs: (NMOS and CMOS)
2716, 2732, 2732A, 2764, 2764A, 27128, 27256, 27512

## Ordering Information

CY3000 QuickPro System (\$995.00) contains:
CY3001 QuickPro Board
CY3002 QuickPro Pod
CY3003 QuickPro System Disk QuickPro Manual

Optional QuickPro Package Adaptors Include:
CY3004A (CY3006A) 28-lead square (P)LCC:
PALC22V10, CG20G10
CY3004B (CY3006B) 28-lead square (P)LCC:
7C225, 7C235, 7C245, 7C261, 7C263, 7C264, 7C281, 7C282, 7C291, 7C292

CY3005 (CY3007) 20-lead square (P)LCC: 16L8, 16R4, 16R6, 16R8

CY3008 (CY3009) 28-lead square (P)LCC:
7С269, 7С271, 7C330, 7C331, 7C332
CY3010 (CY3011) 28-lead square (P)LCC:
PLDC20G10
CY3012 (CY3013) 32-lead rectangular (P)LCC:
7C268
CY3014 28-pin SOIC:
7C225, 7C235, 7C245, 7C251, 7C254, 7C261, 7C263, 7С264, 7C269, 7C271, 7C281, 7C282, 7C291, 7C292

CY3015 32-pin DIP: 7C268

CY3017 (CY3018) 32-lead square (P)LCC: 7C251, 7C254

MAX and MAX+PLUS are trademarks of Altera Corporation.
IBM PC/AT and PS/2 are registered trademarks of International Business Machines Corporation.
QP2-MAX and QuickPro II are trademarks of Cypress Semiconductor Corporation.
CUPL is a trademark of Assisted Technology.
PALASM is a trademark of Monolithic Memories Inc.
Intellec 86 is a trademark of Intel Corporation.

## PLD ToolKit

## Features

- Logic assembler, Reverse assembler
- Concise easy-to-use syntax
- JEDEC read/write capability
- Integrated waveform logic simulator
- Mouse-driven simulation editor
- Mouse, keyboard, command line interface
- CGA, EGA, VGA, Hercules support
- Supports all Cypress PLDs


## Description

The Cypress PLD ToolKit is a sophisticated programmable logic design tool that supports the Cypress family of programmable logic products. The ToolKit includes the ability to assemble a logic source file, interactively perform logic simulation on the result, and write a standard JEDEC output file for programming the PLD. In addition, JEDEC files may be read, simulated, and reverse assembled, creating source files that may be modified and reassembled.
The PLD ToolKit runs on any standard IBM PC ${ }^{\oplus}$, AT ${ }^{\oplus}, 386$ or compatible personal computer with a CGA, EGA, VGA, or Hercules display. The ToolKit features mouse, keyboard, or command line interface, and supports Logitech ${ }^{\circledR 10}$ and Micro
soft ${ }^{\star}$ mouse compatibility. Command line control is provided for assembly from a source file to JEDEC file or disassembly of a JEDEC file to a source file.
The language contains syntax that allows the management of programmable logic device macrocells in all possible configurations, as well as default conditions that provide concise source files. In addition, there are language constructs called connectives that provide expressions for connecting any product term to a macrocell.
The ToolKit simulator features waveform entry, multiple views and multi-segment simulation. The simulator provides the capability to specify initial design conditions, and "view nodes" may be created and used to probe internal nodes in the device.


## PLD ToolKit Command Menus

| Command Menu |  |
| :--- | :--- |
| Assemble | Invokes Assembles |
| Disassemble | Invokes Disassembler |
| Write JEDEC | Writes JEDEC Output File |
| Read JEDEC | Reads JEDEC File into PLD <br> ToolKit |
| Simulate | Invokes Simulator |
| Options | Selects Option Menu |
| Information | Selects System Information <br> Menu |
| Clear | Resets ToolKit |
| Information | Information about the PLD |
| Release Number | ToolKit for registration pur- <br> Release Date |
| Serial Number |  |
| Free Memory |  |
| Screen Size |  |
| Number of Colors | Selects Simulation Colors Menu |
| Options | Selects Menu Color Menu |
| Simulation Colors | Toggles JEDEC Annotated |
| Menu Colors | or Brief Listing |
| JEDEC Brief/Annotate (JEDEC Security): | Toggles Security Fuse |
| ON/OF |  |
| Working Directory Path ( ) | Sets to Working Directory |

## Simulation Colors

| Background | Allows the selection of colors <br> for the Simulator Display |
| :--- | :--- |
| Input Trace |  |

Input Trace
Output Trace
Name of Pin or Node
Pin or Node Background
Trace Selected
Selected Trace Background

## Memory

512 kbytes of total memory is required to operate the PLD ToolKit.

## Devices Supported

PALC16R8, PALC16R6, PALC16R4, PALC16L8, PALC22V10, PLDC20G10, CY7C330, CY7C331, CY7C332, CY7C361, CY10E301, CY100E301, CY10E302, CY100E302

## Ordering Information

CY3101 Cypress PLD ToolKit Level 1 contains:
Two 5 1/4" Floppy Disks
One $31 / 2$ " Floppy Disk
One Manual
One Registration Card

## Features

- Fully integrated development and programming system for Multiple Array MatriX (MAX ${ }^{\text {(iul) }}$ ) family of EPLDs
- Offers multiple modes of design entry including State Machine, Boolean Equations, and schematic capture via a Hierarchical Graphic Editor
- Hierarchical Graphic Editor features include:
- Multiple-level schematics
- User-definable macrofunctions
- Library of 7400 Series TTL and special-purpose macrofunctions optimized for MAX architecture
- Delay path predictor
- Logic Synthesis and minimization ensures quick and optimal design implementation
- Automatic Error Location
- Interractive timing simulation
- Graphical Waveform Editor for creating simulation stimulus and viewing simulation results
- Runs on IBM PC/AT ${ }^{(8)}, \mathrm{PS} / \mathbf{2}^{\circledR}$ or compatible machines
- Includes the QP2-MAX ${ }^{\text {so }}$ programmer for device programming


## Description

The PLDS-MAX + PLUS Development System is a complete hardware and software design environment for realizing applications in the Cypress CY7C340 family of EPLDs. It includes design entry, timing simulation, placement and routing on the target device (compiling), and device programming via the QP2-MAX programmer (MAX + PLUS version of QuickPro II ${ }^{\text {©10 }}$ PLD programmer). Hosted on an IBM PC/AT, PS/2, or compatible machine, PLDS-MAX + PLUS gives designers all the tools they need to quickly and efficiently realize complex logic applications on Cy press MAX devices.

## PLDS-MAX + PLUS® Design System

The MAX + PLUS software compiles designs for MAX EPLDs in a matter of minutes. Designs may be entered using any combination of a number of different design entry methods. MAX + PLUS supports hierarchical graphic entry (schematics), Boolean Equations, State Machine, and Truth Table entry methods. The Graphic Editor features include tag and drag editing, multiple windows, multiple levels of zoom and a menu-driven command structure. The Graphic Editor provides a comprehensive library of 7400 TTL logic macros, and also allows you to create your own logic macros through the use of its multiple hierarchy levels and symbol editing features. Boolean Equation, State Machine, and Truth Table entry methods may be used separately or in conjunction with the graphics entry method.
In addition to having multiple design entry methods, MAX + PLUS includes a sophisticated compiler to map logical design descriptions to MAX logical resources, place

designs within physical MAX EPLDs and rout the necessary interconnect. The compiler uses advanced logic synthesis and minimization techniques in conjunction with knowledge-based fitting rules to optimally accomplish this. A programming file is created by the compiler, which can then be used by the software to program a MAX EPLD using the QP2-MAX programming hardware.
Logic simulations may be performed using a powerful event-driven timing simulator within PLDS-MAX + PLUS. This simulator interactively displays timing results in a Graphical Waveform Editor display, as well as hard-copy tabular and waveform output. The Graphical Waveform Editor allows the entry and modifications of simulator input stimulus waveforms and logical operations on pairs of waveforms. A comparison between two simulations can be performed in the Waveform Editor, and the difference between the simulations are highlighted.
Unlike most design environments, PLDS-MAX + PLUS is fully integrated with a central database used by all portions of the design process. This enables the software to provide such features as Automatic Error Location and Delay Prediction. If a design contains an error, PLDS-MAX + PLUS not only flags the error, but takes the user to the actual location of the error in the original schematic. Propagation delays of critical circuit paths may be determined in the Graphical Editor using the Delay Predictor. By simply tagging start and end nodes with the cursor, the shortest and longest timing delay is calculated.

## Design Entry

PLDS-MAX + PLUS supports a variety of design entry methods. Boolean Equation entry is available for entering simple combinatorial logic and register functions. High-level language entry is also provided with State Machine and Truth Table entry methods.

To provide a more classic design entry tool for larger logic circuits, a powerful Graphical Editor allows design entry through schematics.

## Graphic Editor

The hierarchical design methodology supported by the Graphical Editor allows designers to work in either a top-down or a bottomup fashion. Using the top-down method, designers start with sys-tem-level block diagrams, defining symbols for each block, and then work their way down into each block with detailed schematics. Likewise, in a bottom-up approach, designers create, simulate, and debug small blocks of logic, creating symbols for each, and then tie them all together with an upper-level system schematic.

The Graphic Editor is mouse-driven and uses pull-down menus or single keystrokes to enter commands. The display utilizes multiple windows to provide the user with a maximum amount of information. One window displays the local schematic view, another the total global circuit view, another contains the hierarchy display showing where you are currently viewing, and still other windows provide control, graphic options, and message information.
Included with the Graphic Editor is a library of popular 7400 TTL SSI/MSI macrofunctions and a collection of special macrofunctions that optimally utilize the resources available on the MAX architecture. Designers may use these macrofunctions to create their design by simply placing the library's symbols on their schematics and wiring them up, or they may create their own macrofunctions by first creating the logic schematic (or Boolean Equations or State Machine descriptions) for it and then creating a symbol using the Symbol Editor. This symbol can also be created by the software automatically. These new macrofunctions may


Figure 1. PLDS-MAX + PLUS Block Diagram
then be used multiple times in the current design, or saved and used in other designs.
Creating and editing schematics within the Graphical Editor environment is accomplished using advanced graphics features. Tag and drag editing is used to move individual symbols, or entire areas may be identified and moved. Lines stay connected with true orthogonal rubberbanding. This means that symbols and areas can be moved and yet the connection wires retain clean 90 -degree angles as they move to maintain the connectivity of the schematic. Hardcopy of a completed design may be produced on an Epson FX compatible printer or HP plotter.
An additional feature of the hierarchical Graphic Editor is the Delay Predictor. This tool gives the designer instant feedback on propagation delays between nodes in the design. By placing probes on the starting and the ending nodes, the minimum and maximum delays are calculated for the path between the nodes and these values are displayed. This is a valuable tool for design debugging and documentation.

## Design Processing

After a design has been entered, the PLDS-MAX + PLUS Compiler is invoked. This program performs several tasks on the design database under control of a variety of options. First a netlist is extracted from the hierarchical design. During the extraction process, design rules are checked for any errors, and if errors are found, the error processor leads the designer directly to the schematic location where the error occurred. Once the design compiles error-free, the extracted netlist is placed in the design database. If the design has been compiled previously, and only a portion of the design has been changed, an incremental compile may be chosen, and only the changed parts of the design will be re-extracted, decreasing the compile time.
Next, the Logic Synthesizer module operates on the design database. This program translates and optimizes the user-defined logic for the MAX architecture and resources. In this process, the logic is first minimized with any unused logic in the design being automatically removed. Using knowledge-based synthesis rules, the program then factors and maps the logic in a manner that ensures the most efficient use of silicon resources.
After Logic Synthesis, the Fitter program is invoked, which uses heuristic rules to optimally place the synthesised design within the chosen Cypress MAX device. It assigns the logical design elements to the physical MAX macros and expansion product terms. Next, it routes the interconnect signals to realize the design. If a MAX device with a Programmable Interconnect Array is used, then the software automatically makes optimal use of this resource to achieve complete signal routing. Upon completion, the fitter issues a report showing exactly how the design was realized in the device, as well as any unused resources. This information can then be used to determine if any additional logic might fit in the EPLD chosen.

The final two operations performed by the Design Processor software are to extract a simulator netlist file for use with the Timing Simulator, and create a Programmer Object File (POF). The POF file is used with the QP2-MAX programming hardware to program the desired part.

## Design Simulation

Debugging and verification of a completed design can be accomplished with the PLDS-MAX + PLUS timing simulator. This program is an interactive, event-driven simulator that emulates the
true timing and functional characteristics of the compiled design. Input stimulus can be created using a straightforward vector format, or the Graphical Waveform Editor can be used to enter them graphically. Simulation results can also be viewed either in tabular form or with the Waveform Editor.
The Simulator operates on the netlist extracted by the Design Processor, and performs timing simulation with $1 / 10$ nanosecond resolution. During simulation, the program will check for a variety of timing relationships and warn the user when violations occur. These timing relationships include flip-flop set-up or hold time violations, minimum pulse width violations and minimum oscillation period violations as defined by the designer. The designer can also set break-point conditions for the simulator.
The Waveform Editor may be used in conjunction with the timing simulator to edit input stimulus files and to view simulation results. It provides multiple zoom levels for viewing and the ability to define busses. Logical operators may also be performed on pairs of waveforms to highlight particular relationships. Input waveforms are created using the mouse and familiar text editing commands.

## Device Programming

The PLDS-MAX + PLUS includes both the software and hardware necessary to program, verify and read Cypress MAX devices. The QP2-MAX programmer provides the basic hardware capability, while specific device adapters are used with each particular device. Adapters for the CY7C344 (DIP and PLCC) and the CY7C342 (PLCC) are included with the PLDS-MAX + PLUS. Additional adapters for support of other MAX devices and packages can be purchased separately.

## System Requirements

## Minimum System Configuration

IBM PS/2 model 50 or higher, PC/AT or compatible computer.

PC-DOS version 3.1 or higher.
640 kbytes RAM.
EGA, VGA or Hercules monochrome display.
$20-\mathrm{MB}$ hard disk drive.
1.2-MB $51 / 4$ " or $1.44-\mathrm{MB} 31 / 2{ }^{\prime \prime}$ floppy disk drive.

3-button serial port mouse.

## Recommended System Configuration

IBMPS/2model 70 orhigher,orCompaq $38620-\mathrm{Mhz}$ computer.
PC-DOS version 3.3.
640 kbytes of RAM plus 1 MB of expanded memory with LIM 3.2-compatible EMS driver.

VGA graphics display.
20-MB hard disk drive.
1.2-MB $51 / 4$ " or $1.44-\mathrm{MB} 31 / 2$ " floppy disk drive.

3-button serial port mouse.

## Ordering Information

CY3200 PLDS-MAX + PLUS System including:
CY3201 MAX+PLUS software, manuals and key.

CY3202 QP2-MAX PLD programmer with CY3342 \& CY3344 adapters.

## Device Adapters

CY3342 Adapter for CY7C342 in PLCC packages.
CY3344 Adapter for CY7C344 in DIP and PLCC packages.

CY3342R Adapter for CY7C342 in PGA packages.
CY33435 Adapter for CY7C343 and CY7C345 in DIP and PLCC packages.

## Features

- Combined PROM, PLD, and EPROM Programmer
- Programs all Cypress CMOS \& ECL PLDs and PROMs
- Easy-to-use, menu-driven software
- New device and feature updates via floppy disk and adapters
- Plugs into standard IBM PC ${ }^{\text {® }}$ parallel port-no need to use up a bus slot
- Compatible with IBM PC/AT ${ }^{(\pi)}, \mathrm{PS} / 2^{(\pi)}$, and compatible computers
- Programs 20-, 24-, 28-, 32-, 40-, 44-, and 68-pin Cypress PLDs and PROMs via device adapters
- Modular design with adapter bus for future device support and future feature enhancements
- Comprehensive self-test and automatic calibration software
- Supports Vmargin verification for a higher degree of device reliability


## Description

QuickPro II is Cypress's second-generation QuickPro PLD and PROM device programmer. It incorporates new architectural features that enable it to handle all current and future devices through a 96 -pin universal bus connector. The QuickPro II hardware can be installed on any IBM PC/AT- or PS/2-compatible computer by simply plugging into a standard parallel port. The software communicates with the QuickPro II electronics via this parallel port and utilizes intelligent programming algorithms to minimize device programming time.
The QuickPro II architecture and feature set were dictated by the needs of Cypress's new-generation PLDs and PROMs. Many of these devices offer very high performance and complexity with large numbers of pins. To meet these needs, the QuickPro II utilizes flexible pin electronics, a universal adapter bus and a carefully engineered system design that minimizes electrical noise. Pin electronics are located as close as possible to the device being programmed. In addition to the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{Cc}}$ voltage sources needed to program parts, the QuickPro II incorporates a Vmargin voltage source for measuring the relative programming margins to which a device has been programmed and a Vref voltage source for doing on-board self-testing and calibration.
For PLDs, QuickPro II uses the JEDEC standard data format, so present and future design tools such as PLD ToolKit ${ }^{(\pi)}$, ABEL ${ }^{(\infty)}$, CUPL ${ }^{\circledR 凶}$, and PALASM ${ }^{\star \infty}$ can be used. QuickPro II reads Intellec $86^{\circledR}$, Motorola S, TEK and space format files. It also reads and writes PROM PC DOS binary files for use with assemblers and compilers. QuickPro II is a low-cost, full-feature programming/ verification system with a flexible and extendible architecture. The user interface software is menu-driven with complete on-screen explanations.

## Technical Information

Size
The QuickPro II base unit is approximately $101 / 2^{\prime \prime} \times 81 / 2^{\prime \prime} \times 1^{\prime \prime}$. Individual device family adapters vary in size from $5^{\prime \prime} \times 3^{\prime \prime}$ to $6^{\prime \prime}$ $x 6^{\prime \prime}$. The parallel port cable and AC power adapter cable are both approximately $6^{\prime}$ in length.

## Power

AC Power Adapter: $\quad 17$ VAC @ 500 mA

## Device Adapters

Device adapters are external modules with various pin and socket configurations. Each adapter plugs into the QuickPro II bus connector and maps the pins of particular devices and packages to the pin electronics resources available at the connector. Each adapter has at least one LED that indicates when power is being applied to the socket. In addition to these device adapters, package adapters are also used to accommodate the various package options available for PLDs and PROMs.

## Memory

640 K of total memory is necessary to operate the QuickPro II software.

## Devices Supported

QuickPro II hardware and software supports the programming and verification of all Cypress and Aspen PLDs and PROMs.

## Ordering Information

CY3300 QuickPro II system including:
CY3301 QuickPro II base unit
CY3302 QuickPro II parallel port cable
CY3303 QuickPro II AC power adapter
CY3304 QuickPro II software (disk \& manual)
CY3202 QP2-MAX version of QuickPro II for PLDS-MAX + PLUS design tool. Includes CY3342 and CY3344 adapters.
Device Adapters
CY3320 Adapter for all Cypress 20-, 24-, 28-, and 32-pin devices excluding the MAX parts. Contains $20-, 24$, and 28 - pin DIP sockets (package adapters required for 32 -pin devices).
CY3342 Adapter for the CY7C342-PLCC
CY3342R Adapter for the CY7C342-PGA
CY3344 Adapter for the CY7C344-PLCC \& DIP
CY33435 Adapter for the CY7C343 and CY7C345PLCC \& DIP

## Package Adapters

Package adapters are used with the CY3320 generic device programming adapter on the QuickPro II in order to accommodate Cypress's wide variety of device packaging options. The package adapters used with devices having 28 native pins on the QuickPro II are the same as those used on the original QuickPro ${ }^{\text {im }}$. The number of native pins that a device has refers to the number of actual signal, power and ground pins used-excluding any N/C (No

Connects) in a particular package. All devices are programmed in the CY3320 adapter's DIP socket having the same number of pins as the native pins on the device. Thus, for example, a 22 V 10 is programmed in the 24-pin DIP socket, regardless of whether it is in a DIP package or a PLCC package, even though the PLCC package has 28 pins ( 4 are N/Cs). A package adapter between the 28-pin PLCC and the 24-pin DIP sockets is used to accomplish this. The following list summarizes the package adapters used with the CY3320 adapter on the QuickPro II.

## Devices with 20 native pins

CY3360A 20-pin LCC - Package codes L61 and Q61 - All devices
CY3360B 20-pin PLCC - Package code J61 - All devices
CY3360C 20-pin SOJ - Package code V5 - All devices
CY3360D 20-pin Cerpack - Package code K71
Devices with 24 native pins
CY3361A 28-pin LCC (22V10, CG7C323, CG7C324)
CY3361B 28-pin LCC (7C325, 7C235, 7C245, 7C261/3/4, 7C281/2, 7C291/2, 7C245, 7C291A/2A/3A)
CY3361C 28-pin LCC (20G10)
CY3361D 28-pin LCC (20RA10)
CY3361E 28-pin PLCC and HLCC (22V10, CG7C323, CG7C324)
CY3361F 28-pin PLCC and HLCC (20G10, 20RA10)
CY3361G 24-pin Cerpack - Package codes K73, T73 - All devices
CY3361H 24-pin SOIC - Package code S13 - All devices
Devices with 28 native pins
CY3008 28-pin LCC - Package codes L64 and Q64 - All devices
CY3009 28-pin PLCC and HLCC - Package codes J64 and H64 - All devices
CY3022 28-pin SOJ - Package code V21 - All devices
CY3020 28-pin Cerpack - Package codes K74, T74 - All devices
CY3017 32-pin rectangular LCC (7C251/4)
CY3012 32-pin rectangular LCC (7C266, 7C271/4, 7C279)
CY3024 32-pin rectangular LCC (7C277)

Document \#: 38-00129

QuickPro, QuickPro II, and PLD ToolKit are trademarks of Cypress Semiconductor Corporation.
IBM PC, PC/AT, and PS/2 are registered trademarks of International Business Machines Corporation.
ABEL is a registered trademark of Data I/O Corporation.
CUPL is a registered trademark of Assisted Technology.
PALASM is a registered trademark of Monolithic Memories Inc.
Intellec 86 is a trademark of Intel Corporation.
PRODUCT ..... 1 INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... 9
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND
PROGRAMMING TOOLSRELIABILITY
PACKAGES14
Quality, Reliability, and Process Flows13-16

# Quality, Reliability, and Process Flows 

## Corporate Views on Quality and Reliability

Cypress believes in product excellence. Excellence can only be defined by how the users perceive both our product quality and reliability. If you, the user, are not satisfied with every device that is shipped, then product excellence has not been achieved.
Product excellence does not occur by following the industry norms. It begins by being better than one's competitors, with better designs, processes, controls and materials. Therefore, product quality and reliability are built into every Cypress product from the start.
Some of the techniques used to insure product excellence are the following:

- Product Reliability starts at the initial design inception. It is built into every product design from the very start.
- Product Quality is built into every step of the manufacturing process through stringent inspections of incoming materials and conformance checks after critical process steps.
- Stringent inspections and reliability conformance checks are done on finished product to insure the finished product quality requirements are met.
- Field data test results are encouraged and tracked so that accelerated testing can be correlated to actual use experiences.


## Product Assurance Documents

Cypress Semiconductor uses MIL-STD-883C and MIL-$\mathrm{M}-38510 \mathrm{H}$ as baseline documents to determine our Test Methods, Procedures and General Specifications for semiconductors.
Customers using our Commercial and Industrial grade product receive the benefit of a military patterned process flow at no additional charge.

## Product Testing Categories

Five different testing categories are offered by Cypress:

1. Commercial operating range product: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.
2. Industrial operating range product: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
3. Military Grade product processed to MIL-STD-883C; Military operating range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
4. SMD (Standardized Military Drawing) approved product: Military operating range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, electrically tested per the applicable Military Drawing.
5. JAN qualified product; Military operating range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, electrically tested per MIL-M-38510 slash sheet requirements.
Category 1,2, and 3 are available on all products offered by Cypress Semiconductor. Category 4 and 5 are offered on a more limited basis, dependent upon the specific part type in question.

## Commercial Product Assurance Categories

Commercial grade devices are offered with two different classes of product assurance. Every device shipped, as a minimum, meets the processing and screening requirements of level 1.

Level 1: For commercial or industrial systems where the demand for quality and reliability is high, but where field service and device replacement can be reasonably accomplished.
Level 2: For enhanced reliability applications and commercial or industrial systems where maintenance is difficult and/or expensive and reliability is paramount.
Devices are upgraded from Level 1 to Level 2 by additional testing and a burn-in to MIL-STD-883, Method 1015.

Tables 1 and 2 list the $100 \%$ screening and quality conformance testing performed by Cypress Semiconductor in order to meet requirements of these programs.

## Military Product Assurance Categories

Cypress' Military Grade components and SMD products are processed per MIL-STD-883C using methods 5004 and 5005 to define our screening and quality conformance procedures. The processing performed by Cypress results in a product that meets the class $B$ screening requirements as called out by these methods. Every device shipped, as a minimum, meets these requirements.
JAN, SMD and Military Grade devices supplied by Cypress are processed for applications where maintenance is difficult or expensive and reliability is paramount. Tables 3 through Table 7 list the screening and quality conformance testing that is performed in order to meet the processing requirements required by MIL-STD-883C and MIL-M-38510.

Table 1. Cypress Commercial and Industrial Product Screening Flows-Components

| Screen | MIL-STD-883 Method | Product Temperature Ranges |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | Level 1 |  | Level 2 |  |
|  |  | Plastic | Hermetic | Plastic | Hermetic |
| Visual/Mechanical <br> - Internal Visual <br> - Hermeticity <br> - Fine Leak <br> - Gross Leak | 2010 <br> 1014, Cond A or B (sample) <br> 1014, Cond C | 0.4\% AQL <br> Does Not Apply Does Not Apply | $\begin{gathered} 100 \% \\ \text { LTPD }_{100 \%}=5 \end{gathered}$ | $\begin{gathered} 0.4 \% \text { AQL } \\ \text { Does Not Apply } \\ \text { Does Not Apply } \end{gathered}$ | $\begin{gathered} 100 \% \\ \text { LTPD }=5 \\ 100 \% \end{gathered}$ |
| Burn-in <br> - Pre-Burn-in Electrical <br> - Burn-in <br> - Post-Burn-in Electrical <br> - Percent Defective Allowable (PDA) | Per Device Specification <br> Per Cypress Specification <br> Per Device Specification | Does Not Apply <br> Does Not Apply <br> Does Not Apply <br> Does Not Apply | Does Not Apply Does Not Apply Does Not Apply Does Not Apply | $\begin{gathered} 100 \% \\ 100 \%{ }^{[1]} \\ 100 \% \\ 5 \%(\max )^{[2]} \end{gathered}$ | $\begin{gathered} 100 \% \\ 100 \%{ }^{[1]} \\ 100 \% \\ 5 \%(\max )^{[2]} \end{gathered}$ |
| Final Electrical <br> - Static (DC), Functional, and Switching (AC) Tests | Per Device Specification <br> 1. At $25^{\circ} \mathrm{C}$ and Power Supplies Extremes <br> 2. At Hot Temperature and Power Supply Extremes | Not Performed $100 \%$ | Not Performed $100 \%$ | $\begin{gathered} 100 \%{ }^{[1]} \\ 100 \% \end{gathered}$ | $\begin{gathered} 100 \% \%^{[1]} \\ 100 \% \end{gathered}$ |
| Cypress Quality Lot Acceptance <br> - External Visual <br> - Final Electrical Conformance | 2009 Cypress Method 17-00064 | $\begin{aligned} & {[3]} \\ & {[3]} \end{aligned}$ | $\begin{aligned} & {[3]} \\ & {[3]} \end{aligned}$ | $\begin{aligned} & {[3]} \\ & {[3]} \end{aligned}$ | $\begin{aligned} & {[3]} \\ & {[3]} \end{aligned}$ |

Table 2. Cypress Commercial and Industrial Product Screening Flows-Modules

| Screen | MIL-STD-883 Method | Product Temperature Ranges |  |
| :---: | :---: | :---: | :---: |
|  |  | Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  | Level 1 | Level 2 |
| Burn-in <br> - Pre-Burn-in Electrical <br> - Burn-in <br> - Post-Burn-in Electrical <br> - Percent Defective Allowable (PDA) | Per Device Specification 1015 <br> Per Device Specification | Does Not Apply <br> Does Not Apply <br> Does Not Apply <br> Does Not Apply | $\begin{gathered} 100 \% \\ 100 \% \\ 100 \% \\ 15 \% \end{gathered}$ |
| Final Electrical <br> - Static (DC), Functional, and Switching (AC) Tests | Per Device Specification <br> 1) At $25^{\circ} \mathrm{C}$ and Power Supply Extremes <br> 2) At Hot Temperature and Power Supply Extremes | Not Performed 100\% | $\begin{aligned} & 100 \% \\ & 100 \% \end{aligned}$ |
| Cypress Quality Lot Acceptance <br> - External Visual <br> - Final Electrical Conformance | 2009 <br> Cypress Method 17-00064 | Per Cypress Module Specification [3] | Per Cypress Module Specification [3] |

Notes:

1. Burn-in is performed as a standard for 12 hours at $150^{\circ} \mathrm{C}$.
2. Electrical Test is performed after burn-in. Results of this are used to determine PDA percentage.
[^48]Table 3. Cypress JAN/SMD/Military Grade Product Screening Flows for Class B

| Screen | Screening Per Method 5004 of MIL-STD-883 | Product Temperature Ranges $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | JAN | SMD/Military Grade Product | Military Grade Module |
| Visual/Mechanical <br> - Internal Visual <br> - Temperature Cycling <br> - Constant Acceleration <br> - Hermeticity: <br> - Fine Leak <br> - Gross Leak | Method 2010, Cond B <br> Method 1010, Cond C, ( 10 cycles) <br> Method 2001, Cond E (Min), <br> Y1 Orientation Only <br> Method 1014, Cond A or B <br> Method 1014, Cond C | $\begin{aligned} & 100 \% \\ & 100 \% \\ & 100 \% \\ & \\ & 100 \% \\ & 100 \% \end{aligned}$ | $\begin{aligned} & 100 \% \\ & 100 \% \\ & 100 \% \\ & \\ & 100 \% \\ & 100 \% \end{aligned}$ | N/A <br> Optional <br> N/A <br> N/A <br> N/A |
| Burn-in <br> - Pre-Burn-in Electrical Parameters <br> - Burn-in Test <br> - Post-Burn-in Electrical Parameters <br> - Percent Defective Allowable (PDA) | Per Applicable Device Specification <br> Method 1015, Cond D, <br> 160 Hrs at $125^{\circ} \mathrm{C}$ Min or <br> 80 Hrs at $150^{\circ} \mathrm{C}$ <br> Per Applicable Device Specification <br> Maximum PDA, for All Lots | $\begin{gathered} 100 \% \\ 100 \% \\ 100 \% \\ 5 \% \end{gathered}$ | $\begin{gathered} 100 \% \\ 100 \% \\ 100 \% \\ 5 \% \end{gathered}$ | $100 \%$ $100 \%$ $\left(48\right.$ Hours at $125^{\circ} \mathrm{C}$ ) $100 \%$ $10 \%$ |
| Final Electrical Tests <br> - Static Tests <br> - Functional Tests <br> - Switching | Method 5005 <br> Subgroups 1, 2 and 3 <br> Method 5005 <br> Subgroups 7, 8A and 8B <br> Method 5005 <br> Subgroups 9, 10 and 11 | $100 \%$ Test to Slash Sheet <br> $100 \%$ Test to Slash Sheet <br> $100 \%$ Test to Slash Sheet | $100 \%$ Test to Applicable Device Specification <br> $100 \%$ Test to Applicable Device Specification $100 \%$ Test to Applicable Device Specification | $100 \%$ Test to Applicable Specification $100 \%$ Test to Applicable Specification $100 \%$ Test to Applicable Specification |
| Quality Conformance Tests <br> - Group $\mathrm{A}^{[4]}$ <br> - Group B <br> - Group $C^{[5]}$ <br> - Group $\mathrm{D}^{[5]}$ | Method 5005, See <br> Table 4-7 for details | Sample <br> Sample <br> Sample <br> Sample | Sample <br> Sample <br> Sample <br> Sample | Sample <br> Sample <br> Sample <br> Sample |
| External Visual | Method 2009 | 100\% | 100\% | 100\% |

## Notes:

4. Group A subgroups tested for SMD/Military Grade products are 1, 2, 3, 7, 8A, 8B, 9, 10, 11, or per JAN Slash Sheet.
5. Group C and D end-point electrical tests for SMD/Military Grade products are performed to Group A subgroups 1, 2, 3, 7, 8A, 8B, 9, 10,11 , or per JAN Slash Sheet.

Table 4. Group A Test Descriptions

| Sub- <br> group | Description |  | Sample Size/Accept No. |
| :---: | :--- | :---: | :---: |
|  |  | Components |  |
| 1 | Static Tests at $25^{\circ} \mathrm{C}$ | $116 / 0$ | $77 / 1$ |
| 2 | Static Tests at <br> Maximum Rated <br> Operating Temperature | $116 / 0$ | $55 / 1$ |
| 3 | Static Tests at <br> Minimum Rated <br> Operating Temperature | $116 / 0$ | $55 / 1$ |
| 4 | Dynamic Tests at $25^{\circ} \mathrm{C}$ | $116 / 0$ | $77 / 1$ |
| 5 | Dynamic Tests at <br> Maximum Rated | $116 / 0$ | $55 / 1$ |
| 6 | Operating Temperature | Dynamic Tests at <br> Minimum Rated <br> Operating Temperature | $116 / 0$ |
| 7 | Functional Tests at $25^{\circ} \mathrm{C}$ | $116 / 0$ | $77 / 1$ |
| 8 A | Functional Tests at <br> Maximum Temperature | $116 / 0$ | $55 / 1$ |
| 8 B | Functional Tests at <br> Minimum Temperature | $116 / 0$ | $55 / 1$ |
| 9 | Switching Tests at 25 ${ }^{\circ} \mathrm{C}$ | $116 / 0$ | $77 / 1$ |
| 10 | Switching Tests at <br> Maximum Temperature | $116 / 0$ | $55 / 1$ |
| 11 | Switching Tests at <br> Minimum Temperature | $116 / 0$ | $55 / 1$ |

Cypress uses an LTPD sampling plan that was developed by the Military to assure product quality. Testing is performed to the subgroups found to be appropriate for the particular device type. All Military Grade component products have a Group A sample test performed on each inspection lot per MIL-STD-883 and the applicable device specification..

Table 5. Group B Quality Tests

| Sub- <br> group | Description |  | Quantity/Accept \# <br> or LTPD |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Components | Modules ${ }^{[6]}$ |  |
| 2 | Resistance to Solvents, <br> Method 2015 | $4 / 0$ | $4 / 0$ |  |
| 3 | Solderability, <br> Method 2003 | 10 | $10 / 0$ |  |
| 5 | Bond Strength, <br> Method 2011 | 15 | NA |  |

## Notes:

6. Military Grade Modules are processed to proposed JEDEC standard flows for MIL-STD-883 compliant modules.

Group B testing is performed for each inspection lot. An inspection lot is defined as a group of material of the same device type, package type and lead finish built within a six week seal period and submitted to Group B testing at the same time.

Table 6. Group C Quality Tests

| Sub- <br> group | Description | LTPD |  |
| :---: | :---: | :---: | :---: |
|  |  | Components | Modules ${ }^{(6]}$ |
| 1 | Steady State Life Test, <br> End Point Electricals, <br> Method 1005 | 5 | $15 / 2$ |

Group C tests for JAN product are performed on one device type from one inspection for lot representing each technology. Sample tests are performed per MIL-M-38510 from each three month production of devices, which is based upon the die fabrication date code.
Group C tests for SMD and Military Grade products are performed on one device type from one inspection lot representing each technology. Sample tests are performed per MIL-STD-883 from each four calendar quarters production of devices, which is based upon the die fabrication date code.
End-point electrical tests and parameters are performed per the applicable device specification.

Table 7. Group D Quality Tests (Package Related)

| Subgroup | Description | Quantity/Accept \# or LTPD |  |
| :---: | :---: | :---: | :---: |
|  |  | Components | Modules ${ }^{[6]}$ |
| 1 | Physical Dimensions, Method 2016 | 15 | 15/2 |
| 2 | Lead Integrity, Seal: Fine \& Gross Leak, Method 2004 \& 1014 | 15 | 15/2 |
| 3 | Thermal Shock, Temp Cycling, Moisture Resistance, Seal: Fine \& Gross Leak, Visual Examination, EndPoint, Electricals, Methods <br> 1011, 1010, 1004 \& 1014 | 15 | 15/2 |
| 4 | Mechanical Shock, Vibration - Variable Frequency, Constant Acceleration, Seal: Fine \& Gross Leak, Visual Examination, End-Point Electricals, Methods 2002, 2007, 2001 \& 1014 | 15 | 15/2 |

Table 7. Group D Quality Tests (Package Related) (continued)

| Sub- <br> group | Description | Quantity/Accept \# <br> or LTPD |  |
| :---: | :--- | :---: | :---: |
|  |  | Components | Modules ${ }^{[7]}$ |
| 5 | Salt Atmosphere, <br> Seal: Fine \& Gross Leak, <br> Visual Examination, <br> Methods 1009 \& 1014 | $15(0)$ | $15 / 2$ |
| 6 | Internal Water-Vapor <br> Content; 5000 ppm <br> maximum @ 100 <br> Method 1018 | 3(0) or 5(1) | N/A |
| 7 | Adhesion of Lead <br> Finish, ${ }^{[8]}$ <br> Method 2025 | $15(0)$ | $15 / 2$ |
| 8 | Lid Torque, <br> Method 2024 $4^{[9]}$ | $5(0)$ | N/A |

Notes:
7. Does not apply to leadless chip carriers.
8. Based on the number of leads.
9. Applies only to packages with glass seals.

Group D tests for JAN product are performed per MIL-M-38510 on each package type from each six months of production, based on the lot inspection identification (or date) codes.
Group D tests for SMD and Military Grade products are performed per MIL-STD-883 on each package type from each 52 weeks of production, based on the lot inspection identification (or date) codes.
End-point electrical tests and parameters are performed per the applicable device specification.

## Product Screening Summary

## Commercial and Industrial Product

- Screened to either Level 1 or Level 2 product assurance flows
- Hermetic and Molded packages available
- Incoming Mechanical and Electrical performance guaranteed:
- $0.02 \%$ AQL Electrical Sample test performed on every lot prior to shipment
- $0.65 \%$ AQL External Visual Sample inspection
- Electrically tested to Cypress data sheet


## Ordering Information

## Product Assurance Grade: Level 1

- Order Standard Cypress part number
- Parts marked the same as ordered part number

Ex: CY7C122-15PC, PALC22V10-25PI

## Product Assurance Grade: Level 2

- Burn-in performed on all devices to Cypress detailed circuit specification
- Add "B" Suffix to Cypress standard part number when ordering to designate Burn-in option
- Parts marked the same as ordered part number

Ex. CY7C122-15PCB, PALC22V10-25PIB

## Military Grade Product

- SMD and Military Grade components are manufactured in compliance with paragraph 1.2.1 of MIL-STD-883. Compliant products are identified by an 'MB' suffix on the part number (CY7C122-25DMB) and the letter "C"
- JAN devices are manufactured in accordance with MIL M-38510
- Military grade devices electrically tested to:
- Cypress data sheet specifications

OR

- SMD devices electrically tested to military drawing specifications


## OR

- JAN devices electrically tested to slash sheet specifications
- All devices supplied in Hermetic packages
- Quality conformance inspection: Method 5005, Groups A, $\mathrm{B}, \mathrm{C}$, and D performed as part of the standard process flow
- Burn-in performed on all devices
- Cypress detailed circuit specification for non-Jan devices OR
- Slash sheet requirements for JAN products
- Static functional and switching tests performed at $25^{\circ} \mathrm{C}$ as well as temperature and power supply extremes on $100 \%$ of the product in every lot
- JAN product manufactured in a DESC certified facility


## Ordering Information

## JAN Product:

- Order per military document
- Marked per military document Ex: JM38510/28901BVA


## SMD Product:

- Order per military document
- Marked per military document

Ex: 5962-8867001LA

## Military Grade Product:

- Order per Cypress standard military part number
- Marked the same as ordered part number

Ex: CY7C122-25DMB

## Military Modules

- Military Temperature Grade Modules are designated with an ' $M$ ' suffix only. These modules are screened to standard combined flows and tested at both military temperature extremes.
- MIL-STD-883 Equivalent Modules are processed to proposed JEDEC standard flows for MIL-STD-883 compliant modules. All MIL-STD-883 equivalent modules are assembled with fully-compliant MIL-STD-883 components.


## Product Quality Assurance Flow-Components

PROCESS
QC
INCOMING MATERIALS
INSPECTION

SEMEONDUCTOR
Product Quality Assurance Flow-Components (continued)
Commercial and Industrial Product


Product Quality Assurance Flow-Components (continued)
Commercial and Industrial Product

(continued)

Product Quality Assurance Flow-Components (continued)
Commercial and Industrial Product


Production Process

Test/Inspection
Production Process and Test Inspection


QC Sample Gate and Inspection

Product Quality Assurance Flow-Components Military Components

| MILITARY ASSEMBLY FLOW |  |
| :---: | :---: |
| Wafer Prep/Mount/Saw <br> Inspect for accurate sawing of scribeline and 100\% saw-through |  |
|  |  |
|  |  |
| 0 | Die Visual Inspection |
|  | Inspect die per MIL-STD-883, Method 2010, condition B |
|  | QC Visual Lot Acceptance |
|  | Sample inspect die; 1.0\% AQL |
| $\bigcirc$ | Die Attach |
|  | Attach per Cypress detailed specification |
|  | Die Adherence Monitor |
|  | MIL-STD-883, Method 2019 or Method 2027 |
| 0 | Wire Bond |
|  | Bond per Cypress detailed specification |
|  | Bond Pull Monitor |
|  | MIL-STD-883, Method 2011 |
| $\square$ | Internal Visual Inspection |
|  | Low-power and high-power inspection per |
|  | MIL-STD-883, Method 2010, condition B |
|  | QC Visual Lot Acceptance |
|  | Sample inspect lot per MIL-STD-883, |
|  | Method 2010, condition B, 0.4\% AQL. |
| $\bigcirc$ | Die Coat <br> Coating applied to selected products |
|  |  |
| QC Visual Lot Acceptance for Die Coated Products |  |
| $\bigcirc$ Seal |  |
| Periodic QC Monitor, Lid-Torque Shear strength of glass |  |
|  |  |  |
|  | (continued) |

## Product Quality Assurance Flow-Components (continued)

Military Components


Temperature Cycle
Method 1010, Cond C, 10 cycles

Constant Acceleration
$\overline{M e t h o d ~ 2001, ~ C o n d ~ E, ~ Y 1 ~ O r i e n t a t i o n ~}$

Lead Trim
Lead trim when applicable

Lot ID
Mark assembly lot on devices

Lead Finish
$\overline{\text { Solder dip or matte tin plate applicable devices and inspect }}$

QC Process Monitor
Verify workmanship and lead finish coverage

External Visual Inspection
Method 2009

Pre-Burn-In Electrical Test
Method 5004, per applicable device specification

Burn-In
Method 1015, condition D

Post-Burn-In Electricals
Method 5004, per applicable device specification

PDA Calculation
Method 5004, 5\%

Final Electrical Test
Method 5004; Static, functional and switching tests per applicable device specification

[^49]
## Product Quality Assurance Flow-Components (continued) Military Components



Lead Finish - Solder Dip
Solder dip applicable devices

Fine and Gross Leak Test
Method 1014, condition A or B, fine leak; condition C, gross leak

Final Device Marking
MIL-STD-883 or applicable device specification

Group B
Method 5005

Group A
Method 5005, per applicable device specification

Group C and D
Method 5005, in accordance with
1.2.1 of MIL-STD-883; JAN devices
in accordance with MIL-M-38510
External Visual
Method 2009, 100\% inspection

External Visual Sample
Method 2009, 0.4\% AQL

Plant Clearance

## Pack/Ship Order

## Key



Production ProcessTest/Inspection

Production Process and Test Inspection


QC Sample Gate and Inspection

## Product Quality Assurance Flow-Modules

Incoming materials $\quad \square \quad$| All incoming materials are inspected to documented |
| :--- |
| inspection |
| and release of raw materials used in the manufacture of |
| Cypress products. Materials inspected are: substrates, |
| active device packages, chip capacitors, lead frames, |
| solder paste, inks, chemicals, etc. |

Product Quality Assurance Flow-Modules (continued)


Quality, Reliability, and Process Flows

## Reliability Monitor Program

The Reliability Monitor Program is a documented Cypress procedure that is described in Cypress specification $\# 25-00008$, which is available to Cypress customers upon request. This specification describes a procedure that provides for periodic reliability monitors to insure that all Cypress products comply with established
goals for reliability improvement and to minimize reliability risks for Cypress customers. The Reliability Monitor Program is designed to monitor key products within each generic process family . This procedure requires that detailed failure analysis be performed on all test rejects and the corrective actions be taken as indicated by the analysis. A summary of the Reliability Monitor Program test and sampling plan is shown below.

## Reliability Monitor Program Sampling Plan

| Test Description | Duration | Sample Size | $\begin{gathered} \text { Frequen- } \\ \text { cy }^{100]} \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| Early Failure Rate (EFR) $150^{\circ} \mathrm{C}$ HTOL $125^{\circ} \mathrm{C}$ HTOL | 12 Hours 80 Hours | $\begin{aligned} & 195 / 116^{[11]} \\ & 195 / 116^{[10]} \end{aligned}$ | Weekly Bi-Weekly |
| Latent Failure Rate (LFR) $150^{\circ} \mathrm{C}$ HTOL <br> $125^{\circ} \mathrm{C}$ HTOL | 2000 Hours 3000 Hours | $\begin{aligned} & 195 / 116^{[10]} \\ & 195 / 116^{[10]} \end{aligned}$ | Monthly Monthly |
| High Temperature Steady State Life (HTSSL) $150^{\circ} \mathrm{C}$ HTOL <br> $150^{\circ} \mathrm{C}$ HTOL (1 lot/quarter extended) | 168 Hours 1000 Hours | $\begin{aligned} & 116 \\ & 116 \end{aligned}$ | Weekly Quarterly |
| Plastic Package Data Retention (DRET) PROM/PLD $165^{\circ} \mathrm{C}$ Bake | 1000 Hours | 45 | Weekly |
| Hermetic Package Data Retention (DRET) PROM/PLD $250^{\circ} \mathrm{C}$ Bake | 1000 Hours | 45 | Bi-Weekly |
| Pressure Cooker (PCT) $121^{\circ} \mathrm{C} / 100 \%$ R. H. | 288 Hours | 45 | Weekly |
| High-Acceleration Saturation (HAST) Biased $121^{\circ} \mathrm{C} / 85 \%$ R. H. | 200 Hours | 45 | Monthly |
| $\begin{aligned} & \text { Temperature Cycle }(\mathrm{T} / \mathrm{C}) \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}(1 \text { lot/quarter extended }) \end{aligned}$ | 100 Cycles 1000 Cycles | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | Weekly Quarterly |

Notes:
10. Maximum period between samples is listed. More frequent sampling may occur.
11. 116 units for PROM/PLD.

## Tape and Reel Specifications

## Description

Surface-mounted devices are packaged in embossed tape and wound onto reels for shipment in compliance with Electronics Industries Association Standard EIA-481 Rev. A.

## Specifications

## Cover Tape

- The cover tape may not extend past the edge of the carrier tapes
- The cover tape shall not cover any part of any sprocket hole.
- The seal of the cover tape to the carrier tape is uniform, with the seal extending over $100 \%$ of the length of each pocket, on each side.
- The force to peel back the cover tape from the carrier tape shall be: 20 gms minimal, 70 gms nominal, 100 gms maximal, at a pullback speed of $300 \pm 10 \mathrm{~mm} / \mathrm{min}$.


## Loading the Reel

Empty pockets between the first and last filled pockets on the tape are permitted within the following requirements:

- No two consecutive pockets may be left empty
- No more than a total of ten (10) empty pockets may be on a reel The surface-mount devices are placed in the carrier tape with the leads down, as shown in Figure 1.


Figure 1. Part Orientation in Carrier Tape

SEMMCONDUCTOR

## Leaders and Trailers

The carrier tape and the cover tape may not be spliced. Both tapes must be one single uninterrupted piece from end to end.

Both ends of the tape must have empty pockets meeting the following minimum requirements:

- Trailer end (inside hub of reel) is 300 mm minimum
- Leader end (outside of reel) is 500 mm min., 560 mm max.
- Unfilled leader and trailer pockets are sealed
- Leaders and trailers are taped to tape and hub respectively using masking tape


## Packaging

- Full reels contain a standard number of units (refer to Table 1 )
- Reels may contain up to 3 inspection lots.
- Each reel is packed in an anti-static bag and then in its own individual box.
- Labels are placed on each reel as shown in Figure 2. The information on the label consists of a minimum of the following information, which complies with EIA 556, "Shipping and Receiving Transaction Bar Code Label Standard":
- Barcoded Information:

Customer PO number
Quantity
Date code

- Human Readable Only:

Package count (number of reels per order)
Description
"Cypress-San Jose"

Cypress p/n
Cypress CS number (if applicable)
Customer p/n

- Each box will contain an identical label plus an ESD warning label.


## Ordering Information

## CY7Cxxx-yyzzz

xxx = part type
$y \mathrm{y}=$ speed
zzz $=$ package, temperature, and options
SCT $=$ soic, commercial temperature range
SIT $=$ soic, inductrial temperature range
SCR $=$ soic, commercial temperature plus burn-in
SIR = soic, industrial temperature plus burn-in
$\mathrm{VCT}=\mathrm{soj}$, commercial temperature range
VIT $=$ soj, industrial temperature range
$\mathrm{VCR}=$ soj, commercial temperature plus burn-in
VIR $=$ soj, industrial temperature plus burn-in
$\mathrm{JCT}=$ plcc, commercial temperature range
$\mathrm{JIT}=$ plcc, industrial temperature range
$\mathrm{JCR}=$ plcc, commercial temperature range plus burn-in
$\mathrm{JIR}=$ plec, industrial temperature range plus burn-in
Notes:

1. The T or R suffix will not be marked on the device. Units will be marked the same as parts in a tube.
2. Order releases must be in full-reel multiples as listed in Table 1 .

Table 1. Parts Per Reel and Tape Specifications

| Package Type | Terminals | Carrier Width (mm) | Pocket Pitch | Parts Per Meter | Parts Per Full Reel |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PLCC | 18 | 24 | 3 | 83.3 | 750 |
|  | 20 | 16 | 3 | 83.3 | 750 |
|  | 28(S) | 24 | 4 | 62.5 | 500 |
|  | 44 | 32 | 6 | 41.6 | 400 |
|  | 52 | 32 | 6 | 41.6 | 400 |
|  | 68 | 44 | 8 | 31.2 | 350 |
|  | 84 | 44 | 8 | 31.2 | 350 |
| SOIC | 20 | 24 | 3 | 83.3 | 1,000 |
|  | 24 | 24 | 3 | 83.3 | 1,000 |
|  | 28 | 24 | 3 | 83.3 | 1,000 |
| SOJ | 20 | 24 | 3 | 83.3 | 1,000 |
|  | 24 | 24 | 3 | 83.3 | 1,000 |
|  | 28 | 24 | 3 | 83.3 | 1,000 |
| PQFP | 84 | 32 | 8 | 31.2 | 500 |
|  | 100 | 44 | 9 | 27.7 | 400 |
|  | 132 | 44 | 9 | 27.7 | 350 |
|  | 164 | 56 | 11 | 22.7 | 200 |
|  | 196 | 56 | 11 | 22.7 | 200 |



Tape and Reel Shipping Medium


Label Placement

Figure 2. Shipping Medium and Label Placement
PRODUCT ..... 1 INFORMATION
STATIC RAMS ..... 2
PROMS ..... 3
EPLDS ..... 4
FIFOS ..... 5
LOGIC ..... 6
RISC ..... 7
MODULES ..... 8
ECL ..... "
MILITARY ..... 10
BRIDGEMOS ..... 11
DESIGN AND ..... 12
PROGRAMMING TOOLS
QUALITY AND ..... 18RELIABILITYPACKAGES14

## Packages

Page Number
Thermal Management and Component Reliability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14-1
Package Diagrams ................................................................................................................ . . 14-6

## Thermal Management and Component Reliability

One of the key variables determining the long-term reliability of an integrated circuit is the junction temperature of the device during operation. Long-term reliability of the semiconductor chip degrades proportionally with increasing temperatures following an exponential function described by the Arrhenius equation of the kinetics of chemical reactions. The slope of the logarithmic plots
is given by the activation energy of the failure mechanisms causing thermally activated wear out of the device (see Figure 1.).
Typical activation energies for commonly observed failure mechanisms in CMOS devices are shown in Table 1.


Figure 1. Arrhenius plot, which assumes a failure rate proportional to EXP ( $-\mathrm{E}_{\mathrm{A}} / \mathrm{kT}$ ) where $E_{A}$ is the activation energy for the particular failure mechanism

Table 1. Failure Mechanisms and Activation Energies in CMOS Devices

| Failure Mode | Approximate <br> Activation Energy (EQ) |
| :--- | :---: |
| Oxide Defects | 0.3 eV |
| Silicon Defects | 0.3 eV |
| Electromigration | 0.6 eV |
| Contact Metallurgy | 0.9 eV |
| Surface Charge | $0.5-1.0 \mathrm{eV}$ |
| Slow Trapping | 1.0 eV |
| Plastic Chemistry | 1.0 eV |
| Polarization | 1.0 eV |
| Microcracks | 1.3 eV |
| Contamination | 1.4 eV |

To reduce thermally activated reliability failures, Cypress Semiconductor has optimized both their low-power generating $1.2 \mu$ CMOS device fabrication process and their high heat dissipation packaging capabilities. Table 2 demostrates this optimized thermal performance by comparing bipolar, NMOS and Cypress highspeed 1K SRAM CMOS devices in their respective plastic packaging environments under standard operating conditions

Table 2. Thermal Performance of Fast 1K SRAMs in Plastic Packages

| Technology | Bipolar | NMOS | Cypress <br> CMOS |
| :--- | :---: | :---: | :---: |
| Device Number | 93422 | 9122 | 7 C 122 |
| Speed (ns) | 30 | 25 | 25 |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ | 150 | 110 | 60 |
| $\mathrm{~V}_{\mathrm{CC}}(\mathrm{V})$ | 5.0 | 5.0 | 5.0 |
| $\mathrm{P}_{\text {MAX }}(\mathrm{mW})$ | 750 | 550 | 300 |
| Package RTH (JA) $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 120 | 120 | 70 |
| Junction Temperature <br> at Data Sheet $\left.{ }^{\circ}{ }^{\circ} \mathrm{C}\right)$ <br> MAX $^{[1]}$ | 160 | 136 | 91 |

## Notes:

## 1. $\mathrm{T}_{\text {ambient }}=70^{\circ} \mathrm{C}$

During its normal operation, the Cypress 7 C 122 device experiences a $91^{\circ} \mathrm{C}$ junction temperature, whereas competitive devices in their respective packaging environments see a $45^{\circ} \mathrm{C}$ and $69^{\circ} \mathrm{C}$ higher junction temperature. In terms of relative reliability life expectancy, assuming a 1.0 eV activation energy failure mechanisms, this translates into an improvement in excess of two orders of magnitude ( 100 x ) over the bipolar 93422 device and more than one order of magnitude (30x) over the NMOS 9122 device.

## Thermal Performance Data of Cypress Component Packages

The thermal performance of a semiconductor device in its package is determined by many factors, including package design and construction, packaging materials, chip size, chip thickness, chip attachment process and materials, package size, etc.

## Thermal Resistance $\left(\theta_{\mathrm{JA}}, \theta_{\mathrm{JC}}\right)$

For a packaged semiconductor device, heat generated near the juction of the powered chip causes the juction temperature to rise above the ambient temperature. The total thermal resistance is defined as

$$
\theta_{\mathrm{JA}}=\frac{\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}}{\mathbf{P}}
$$

and $\theta_{\mathrm{JA}}$ physically represents the temperature differential between the die junction and the surrounding ambient at a power dissipation of 1 watt.

The junction temperature is given by the equation

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}\left[\theta_{\mathrm{JA}}\right]=\mathrm{T}_{\mathrm{A}}+\mathrm{P}\left[\theta_{\mathrm{JC}}+\theta_{\mathrm{CA}}\right]
$$

where

$$
\theta_{\mathrm{JC}}=\frac{\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{C}}}{\mathbf{P}} \quad \text { and } \quad \theta_{\mathrm{CA}}=\frac{\mathrm{T}_{\mathrm{C}}-\mathrm{T}_{\mathrm{A}}}{\mathrm{P}}
$$

$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature at which the device is operated; Most common standard temperature of operation equals $70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature of the IC chip
$T_{C}=$ Temperature of the case (package)
$\mathbf{P}=$ Power at which the device operates
$\theta_{\mathrm{JC}}=$ Junction-to-case thermal resistance
$\theta_{\mathrm{JA}}=$ Junction-to-ambient thermal resistance
$\theta_{\mathrm{CA}}=$ Case-to-ambient thermal resistance
The junction-to-ambient environment is a still-air environment where the device is inserted into a low-cost standard device socket and mounted on a standard .062" G10 PC board. For juction-tocase measurements, the same assembly is immersed into a constant temperature liquid reservoir approaching infinite heat sinking for the heat dissipated from the package surface.
The thermal resistance values of Cypress standard packages are graphically illustrated in Figures 2 through 5 . Each envelope represents a spread of typical Cypress integrated circuit chip sizes (upper boundary $=5000 \mathrm{Mils}^{2}$, lower boundary $=30,000 \mathrm{Mils}^{2}$ ) in their thermally optimized packaging environment.
All thermal characteristics are measured using the TSP (Temperature Sensitive Parameter) test method described in MIL STD 883C, Method 1012.1. A thermal silicon test chip, containing a $25 \Omega$ diffused resistor to heat the chip and a calibrated TSP diode to measure the junction temperature, is used for all characterizations.


Figure 2. Thermal Resistance of Cypress Plastic DIP Packages


Figure 3. Thermal Resistance of Cypress Cerdip Packages


Figure 4. Thermal Resistance of Cypress Hermetic Chip Carriers (HLCC)


Figure 5. Thermal Resistance of Cypress SOICs

## Cypress Cerdip Packages incorporate:

- High conductivity alumina substrates
- Silver-filled glass as die attach material
- Alloy 42 lead frame
- Aluminum bond wires


## Package Diagrams

16 Lead (300 MIL) Cerdip D2


18 Lead ( $\mathbf{3 0 0}$ MIL) Cerdip D4


20 Lead ( 300 MIL) Cerdip D6
(MIL-M-38510 D-8 CONFIG. 1)


22 Lead ( 400 MIL) Cerdip D8


## 22 Lead (300 MIL) Cerdip D10



## 24 Lead (300 MIL) Cerdip D14



24 Lead ( 600 MIL) Cerdip D12


28 Lead ( 600 MIL) Cerdip D16

$\qquad$

40 Lead (600 MIL) Cerdip D18


32 Lead (600 MIL) Cerdip D20


28 Lead (300 MIL) Cerdip $\mathbf{D 2 2}$


48 Lead (600 MIL) Sidebraze DIP D26


52 Lead (900 MIL) Bottombraze DIP D28


64 Lead ( 900 MIL) Bottombraze DIP D30


32 Lead (300 MIL) Cerdip D32


48 Lead ( 600 MIL) Cerdip D34


24 Lead (400 MIL) Cerdip D40



20 Lead Rectangular Flatpack F71


18 Lead Rectangular Flatpack F70


24 Lead Rectangular Flatpack F73


42 Lead Rectangular Flatpack F76


48 Lead Quad Flatpack F78
(Preliminary)


14


68 Pin Grid Array Package G68


Package Diagrams
SEMICONDUCTOR

207 Pin Grid Array G207


299 Pin Grid Array G299 (Preliminary)


## 28 Pin Windowed Leaded Chip Carrier H64



44 Pin Windowed Leaded Chip Carrier H67


68 Pin Windowed Leaded Chip Carrier H81


20 Lead Plastic Leadless Chip Carrier J61


32 Lead Plastic Leadless Chip Carrier J65


28 Lead Plastic Leadless Chip Carrier J64


44 Lead Plastic Leadless Chip Carrier J67


52 Lead Plastic Leadless Chip Carrier J69


68 Lead Plastic Leadless Chip Carrier J81
dimensions in inches MIN.



20 Lead Rectangular Cerpack K71


18 Lead Rectangular Cerpack K70
(MIL-M-38510 F-10 CONFIG 1)


24 Lead Rectangular Cerpack K73
(MIL-M-38510 F-6 CONFIG 1)


## =

28 Lead Rectangular Cerpack K74
(MIL-M-38510 F-11 CONFIG 1)


196 Lead Quad Flatpack Package K196


18 Pin Rectangular Leadless Chip Carrier L50
(MIL-M-38510 C-10A)


22 Pin Rectangular Leadless Chip Carrier L52


20 Pin Rectangular Leadless Chip Carrier L51


24 Pin Rectangular Leadless Chip Carrier L53


28 Pin Rectangular Leadless Chip Carrier L54


20 Pin Square Leadless Chip Carrier L61


32 Pin Rectangular Leadless Chip Carrier L55


24 Pin Square Leadless Chip Carrier L63


TOP


## 28 Pin Square Leadless Chip Carrier L64



44 Pin Square Leadless Chip Carrier L67


48 Pin Square Leadless Chip Carrier L68


Note:
Thermal studs not used on DESC approved SMD products. If other products ordered cannot have thermal studs, contact your local sales office for special arrangements.

52 Pin Square Leadless Chip Carrier L69


68 Pin Square Leadless Chip Carrier L81


16 Lead (300 MIL) Molded DIP P1


18 Lead (300 MIL) Molded DIP P3



22 Lead (300 MIL) Molded DIP P9


22 Lead (400 MIL) Molded DIP P7


24 Lead ( 600 MIL) Molded DIP P11


24 Lead (300 MIL) Molded DIP P13/P13A


40 Lead (600 MIL) Molded DIP P17


28 Lead (600 MIL) Molded DIP P15


28 Lead (300 MIL) Molded DIP P21


48 Lead ( 600 MIL) Molded DIP P25


64 Lead ( 900 MIL) Molded DIP P29


32 Pin Windowed Rectangular Leadless Chip Carrier Q55


20 Pin Windowed Square Leadless Chip Carrier Q61

$\frac{M I N .}{M A X}$.


28 Pin Windowed Leadless Chip Carrier Q64


68 Pin Windowed PGA Ceramic R68


84 Pin J-Leaded Ceramic Chip Carrier R84


## 16 Lead Molded SOIC S1



## 18 Lead Molded SOIC S3



DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$
LEAD COPLANIARITY 0.004 MAX.


## 20 Lead Molded SOIC S5



24 Lead Molded SOIC S13


## 28 Lead Molded SOIC S21



24 Lead Windowed Cerpack 173


## 28 Lead Windowed Cerpack T74



20 Lead Molded SOJ V5

$\qquad$


28 Lead Molded SOJ V21


20 Lead (300 MIL) Windowed Cerdip W6


24 Lead ( 600 MIL) Windowed Cerdip W12


24 Lead (300 MIL) Windowed Cerdip W14


28 Lead ( 600 MIL) Windowed Cerdip W16



32 Lead ( 600 MIL) Windowed Cerdip W20


28 Lead (300 MIL) Windowed Cerdip W22


## 32 Lead (300 MIL) Windowed Cerdip W32



## 28 Pin Ceramic Leaded Chip Carrier Y64



Typical Marking for DIP Packages (P and D Type)


## Package Diagrams for Modules

40-Pin DIP Module HD01


40-Pin Ceramic DIP Module HD02


40-Pin DIP Module HD03


32-Pin DIP Module HD04


48-Pin Ceramic DIP Module HD05


DIMENSIONS IN INCHES MIN.

60-Pin Ceramic DIP Module HD06


28-Pin DIP Module HD07


DIMENSIONS IN INCHES

$$
\frac{\mathrm{MIN} .}{\mathrm{MAX}}
$$

24-Pin DIP Module HD08


DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

28-Pin DIP Module HD09


DIMENSIONS IN INCHES $\frac{\text { MIN. }}{\text { MAX. }}$

36-Pin Vertical DIP Module HV01


DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

88-Pin Vertical DIP Module HV02


40-Pin VDIP Module HV03


DIMENSIONS IN INCHES

$$
\frac{\text { MIN. }}{\text { MAX. }}
$$

## 32-Pin DIP Module PD01



DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

32-Pin DIP Module PD02


## 36-Pin Flat SIP Module PF01



44-Pin Flat SIP Module PF02


36-Pin Flat SIP Module PF03


64-Pin Plastic SIMM Module PM01



36-Pin SIP Module PS01


SEMICONDUCTOR

## 30-Pin Plastic SIP PS03



DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

44-Pin Plastic SIP Module PS04


DIMENSIONS IN INCHES
$\frac{M I N .}{M A X}$

36-Pin SIP Module PS05


40-Pin VDIP Module PV01


DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

104-Pin VDIP Module PV02


DIMENSIONS IN INCHES

$$
\frac{\text { MIN. }}{\text { MAX }}
$$

64-Pin Plastic ZIP Module PZ01

## Bottom View



DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX }}$

60-Pin Plastic ZIP Module PZ02


DIMENSIONS IN INCHES
$\frac{M I N}{M A X}$.

64-Pin Plastic ZIP Module PZ03

$\frac{\text { MIN. }}{\text { MAX. }}$

## 60-Pin ZIP Module PZ04



DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

56-Pin ZIP Module PZ05


## Direct Sales Offices

California
Cypress Semiconductor
Corporate Headquarters
3901 N. First Street
San Jose, CA 95134
(408) 943-2600

Telex: 821032 CYPRESS SNJ UD
TWX: 9109970753
FAX: (408) 943-2741
Cypress Semiconductor
23586 Calabasas Rd., Ste. 201
Calabasas, CA 91302
(818) 884-7800

FAX: (818) 348-6307
Cypress Semiconductor
2151 Michelson Dr., Ste. 240
Irvine, CA 92715
(714) 476-8211

FAX: (714) 476-8317
Cypress Semiconductor
16496 Bernardo Center, Ste. 215
San Diego, CA 92128
(619) 487-9446

FAX: (619) 485-9716

## Colorado

Cypress Semiconductor
4851 Independence St., Ste. 189
Wheat Ridge, CO 80033
(303) 424-9000

FAX: (303) 424-0627

## Florida

Cypress Semiconductor
10014 N. Dale Mabry Hwy. 101
Tampa, FL 33618
(813) 968-1504

FAX: (813) 968-8474
Cypress Semiconductor
7670 Balmy Ct.
Orlando, FL 32819
(407) 422-1890

FAX: (407) 841-9927

## Illinois

Cypress Semiconductor
1530 E. Dundee Rd., Ste. 190
Palatine, IL 60067
(708) 934-3144

FAX: (708) 934-7364
Maryland
Cypress Semiconductor
5457 Twin Knolls Rd., Ste. 103
Columbia, MD 21045
(301) 740-2087

FAX: (301) 997-2571

Massachusetts
Cypress Semiconductor
2 Dedham Place, Ste. 1
Dedham, MA 02026
(617) 461-1778

FAX: (617) 461-0607

## Minnesota

Cypress Semiconductor
14525 Hwy. 7, Ste. 115
Minnetonka, MN 55345
(612) 935-7747

FAX: (612) 935-6982

## New York

Cypress Semiconductor
244 Hooker Ave., Ste. B
Poughkeepsie, NY 12603
(914) 485-6375

FAX: (914) 485-7103
Cypress Semiconductor
Hauppauge Exec. Center
300 Vanderbilt Motor Parkway, \#100
Hauppauge, NY 11788
(516) 231-0238

FAX: (516) 544-4359

## North Carolina

Cypress Semiconductor
10805 Brass Kettle Rd.
Raleigh, NC 27614
(919) 870-0880

FAX: (919) 870-0881

## Oregon

Cypress Semiconductor
6950 S.W. Hampton St., Ste. 230
Portland, OR 97223
(503) 684-1112

FAX: (503) 684-1113

## Pennsylvania

Cypress Semiconductor
2 Neshaminy Interplex, Ste. 206
Trevose, PA 19047
(215) 639-6663

FAX: (215) 639-9024

## Texas

Cypress Semiconductor
333 West Campbell Rd., Ste. 220
Richardson, TX 75080
(214) 437-0496

FAX: (214) 644-4839
Cypress Semiconductor
Great Hills Plaza
9600 Great Hills Trail, Ste. 150W
Austin, TX 78759
(512) 338-0204

FAX: (512) 338-0865

Texas (cont.)
Cypress Semiconductor
Twelve Greenway Plaza
Suite 1100
Houston, TX 77046
(713) 621-8791

FAX: (713) 621-8793

## Cypress Semiconductor

International-Europe
51 Rue du Moulin a Papier, Bte 11
1160 Brussels, Belgium
Tel: (32) 2-672-2220
Telex: 64677 CYPINT B
FAX: (32) 2-660-0366

## France

Cypress Semiconductor France
Miniparc Bât. no 8
Avenue des Andes, 6
Z.A. de Courtaboeuf

91952 Les Ulis Cedex, France
Tel: (33) 1-69-07-55-46
FAX: (33) 1-69-07-55-71

## Germany

Cypress Semiconductor

## GmbH

Hohenlindner Str. 6
D-8016 Feldkirchen
Tel: (49) 89-903-1071
FAX: (49) 89-903-8427

## Italy

Cypress Semiconductor
Via San Quintino 28
10121 Torino, Italy
Tel: (39) 11-518-612
FAX: (39) 11-515-421 or 11-517-421

## Japan

Cypress Semiconductor Japan K.K.
Fuchu-Minami Bldg., 2F
9052-3, 1-Chome, Fuchu-Cho,
Fuchu-Shi, Tokyo, Japan 183
Tel: (81) 423-69-8211
FAX: (81) 423-69-8210

## Sweden

Cypress Semiconductor Scandinavia
Kanalvagen 17
18330 Taby, Sweden
Tel: (46) 8-758-2055
Telex: 15-560-TFCS
FAX: (46) 8-792-1560

## United Kingdom

Cypress Semiconductor U.K., Ltd.
3, Blackhorse Lane,
Hitchin,
Hertfordshire, U.K., SG4 9EE
Tel: (44) 462-420566
FAX: (44) 462-421969

## North American Sales Representatives

## Alabama

CSR, Inc.
303 Williams Ave., Ste. 931
Huntsville, AL 35801
(205) 533-2444

TWX: 510-600-2831
FAX: (205) 536-4031

## Arizona

Thom Luke Sales, Inc.
2940 North 67th Pl., Ste. H
Scottsdale, AZ 85251
(602) 941-1901

FAX: (602) 941-4127

## California

Taarcom
451 N. Shoreline Blvd.
Mountain View, CA 94043
(415) 960-1550

FAX: (415) 960-1999

## Canada

Electronic Sales Prof.
447 McLeod St., Ste. 3
Ottawa, Ontario K1R 5P5
(613) 236-1221

FAX: (631) 236-7119
Electronic Sales Prof.
5200 Dixie Road, Ste. 201
Mississauga, Ontario LAW 1E4
(416) 626-8221

FAX: (416) 238-3277
Electronic Sales Prof.
4250 Sere Street
St. Laurent, Quebec H4T 1A6
(514) 737-9344

FAX: (514) 737-4128
Electronic Sales Prof.
84 Woodland Dr.
Delta British Columbia V4L 2CL
(604) 943-5020

FAX: (604) 943-8184
Electronic Sales Prof.
103 Castle Frank
Kanata, Ontario K2L 2Y1
(613) 831-0920

FAX: (613) 836-4725

## Connecticut

HLM
3 Pembroke Rd.
Danbury, CT 06813
(203) 791-1878

FAX: (203) 791-1876

## Florida

CM Marketing
1435D Gulf to Bay Blvd.
Clearwater, FL 34615
(813) 443-6390

FAX: (813) 443-6312

## CM Marketing

6091-A Buckeye Ct.
Tamarac, FL 33319
(305) 722-9369

FAX: (305) 726-4139

Florida (cont.)
CM Marketing
106 Polo Lane
Sanford, FL 32773
(407) 330-0529

FAX: (407) 330-0563

## Georgia

CSR, Inc.
1651 Mt. Vernon Rd., Ste. 200
Atlanta, GA 30338
(404) 396-3720

TWX: 5106002162
FAX: (404) 394-8387

## Illinois

Micro Sales Inc.
54 West Seegers Road
Arlington Hts., IL 60005
(708) 956-1000

Telex: 5106000756
FAX: (708) 956-0189

## Indiana

Technology Mktg. Corp.
599 Industrial Dr.
Carmel, IN 46032
(317) 844-8462

FAX: (317) 573-5472
Technology Mktg. Corp.
4630-10 W. Jefferson Blvd.
Ft. Wayne, IN 46804
(219) 432-5553

FAX: (219) 432-5555

## Iowa

Midwest Tech. Sales
1930 St. Andrews N.E.
Cedar Rapids, IA 52402
(319) 393-5115

FAX: (319) 393-4947
Kansas
Midwest Tech. Sales
21901 La Vista
Goddard, KS 67052
(316) 794-8565

Midwest Tech Sales
15301 W. 87 Parkway, Ste. 200
Lenexa, KS 66219
(913) 888-5100

FAX: (913) 888-1103

## Kentucky

Technology Mktg. Corp.
4012 DuPont Circle, Ste. 414
Louisville, KY 40207
(502) 893-1377

FAX: (502) 896-6679

## Michigan

Techrep
2550 Packard Road
Ypsilanti, MI 48197
(313) 572-1950

FAX: (313) 572-0263

Missouri
Midwest Technical Sales
514 Earth City Expwy., \#239
Earth City, MO 63045
(314) 298-8787

FAX: (314) 298-9843

## New Jersey

HLM
1300 Route 46
Parsippany, NJ 07054
(201) 263-1535

FAX: (201) 263-0914
HLM
281 Schoolhouse Rd.
Mouroe Township, NJ 08831
(201) 263-1535

FAX: (201) 263-0914

## New Mexico

Techni-Source, Inc.
1101 Cardenas NE \#103
Albuquerque, NM 87110
(505) 268-4232

FAX: (505) 268-0451

## New York

HLM
P.O Box 328

Northport, NY 11768
(516) 757-1606

FAX: (516) 757-1636
Reagan/Compar
3449 St. Paul Blvd.
Rochester, NY 14617
(716) 271-2230
(716) 266-8716

Reagan/Compar
214 Dorchester Ave., \#3C
Syracuse, NY 13203
(315) 432-8232

FAX: (315) 432-8238
Reagan/Compar
3215 East Main St.
P.O. Box 135

Endwell, NY 13760
(607) 754-2171

FAX: (607) 754-4270
Ohio
KW Electronic Sales, Inc.
8514 North Main Street
Dayton, OH 45415
(513) 890-2150

TWX: 5106012994
FAX: (513) 890-5408
KW Electronic Sales, Inc.
3645 Warrensville Center Rd. \#244
Shaker Heights, OH 44122
(216) 491-9177

TWX: 62926868
FAX: (216) 491-9102

## North American Sales Representatives (continued)

## Pennsylvania

## L. D. Lowery

2801 West Chester Pike
Broomall, PA 19008
(215) 356-5300

FAX: (215) 356-8710
KW Electronic Sales, Inc.
A118 McKnight Circle
Pittsburgh, PA 15237
(412) 366-9396

FAX: (412) 366-9483

## Puerto Rico

Electronic Technical Sales, Inc. P.O. Box 10758

Caparra Heights Station
San Juan, P.R. 00922
(809) 798-1300

FAX: (809) 798-3661

Tennessee
CSR, Inc.
3133 Curtis Lane
Knoxville, TN 37918
(615) 689-7911

TWX: 5106002162
FAX: (615) 689-7932
Utah
Sierra Technical Sales
4700 South 9th, East 30-150
Salt Lake city, UT 84117
(801) 566-9719

FAX: (801) 565-1150

## Washington

Electronic Sources
1603 116th Ave. NE, Ste. 115
Bellevue, WA 98004
(206) 451-3500

FAX: (206) 451-1038

## Wisconsin

Micro Sales Inc.
16800 W. Greenfield Ave.
Suite 116
Brookfield, WI 53005
(414) 786-1403

FAX: (414) 786-1813

## International Sales Representatives

Australia
Braemac Pty. Ltd.
1045-1047 Victoria Rd., West Ryde
N.S.W. 2114, Australia

Tel: (61) 2-858-5966
FAX: (61) 2-858-5085
Braemac Pty. Ltd.
10-12 Prospect St., Box Hill
Victoria, 3128, Australia
Tei: (61) 3-899-1272
FAX: (61) 3-899-1276

## Austria

Hitronik Vertriebsge GmbH
St. Veitgasse 51
A-1130 Wien, Austria
Tel: (43) 222-828-4199
Telex: 133404 HIT A
FAX: (43) 222-828-5572

## Belgium

Microtronica
Research Park Zellik
Pontbeeklaan 43
B-1730 Asse Zellik
Tel: (32) 2-466-7260
Telex: 64709 MICRO b
FAX: (32) 2-466-4697

## Denmark

Nordisk Electronik
Transformervej 17
DK-2730 Herlev
Tel: (45) 2-84-2000
Telex: 35200 NORDEL DK
FAX: (45) 2-92-1552

## Finland

OY Fintronic AB
Italahdenkatu 22
SF-00210 Helsinki
Tel: (358) 0-692-6002
Telex: 124224 FTRON SF
FAX: (358) 0-674-886

## France

Newtek
Rue de L'Esterel, 8, Silic 583
F-94663 Rungis Cedex
Tel: (33) 1-46-87-22-00
Telex: 263046 F
FAX: (33) 1-46-87-80-49
Jermyn + Generim
Rue des Solets, 73/79
Silic 585
94663 Rungis Cedex, France
Tel: (33) 1-4978-4400
Telex: 260967
FAX: (33) 1-4978-0599
Jermyn + Generim
Avenue Barthelemy, 2-12
Thimmonier
69300 Caluire, France
Tel: (33) 72-27-15-27
Telex: 306101
FAX: (33) 72-27-14-27

France (cont.)
Jermyn + Generim Domaine Chevalier, 31 83440 Tourrettes, France Tel: (33) 61-57-96-95
Jermyn + Generim
Rue Pierre Cazeneuve, 60
31200 Toulouse, France
Tel: (33) 61-57-96-95
Jermyn + Generim
Immeuble Saint-Christophe
Rue de la Frebardiere
B.P. 42-Z.I. Sud Est

35135 Chantepie, France
Tel: (33) 99-41-70-44
Telex: 741321
FAX: (33) 99-50-11-28
Jermyn + Generim
Rue des Acacias, 60
Herrin
59147 Gondecourt, France
Tel: (33) 20-32-30-95
Newtek
Rue de l'Europe, 4
Zac Font-Ratel
38640 Claix, France
Tel: (33) 16-76-98-56-01
FAX: (33) 16-76-98-16-04

## Germany

API Electronik GmbH
Lorenz-Brarenstr 32
K-8062 Markt, Indersdorf
Tel: (49) 81-36-70-92
Telex: 5270505
FAX: (49) 81-36-73-98
Astek GmbH
Gottlieb-Daimlerstr. 7
D-2358 Kaltenkirchen
Tel: (49) 41-91 87-11-15
Telex: 2180120 ASK D
FAX: (49) 41-91-80-07-33
Metronik GmbH
Leonhardsweg 2, Postfach 1328
D-8025 Unterhaching Munich
Tel: (49) 89-611-080
Telex: 17897434 METRO D
FAX: (49) 89-611-6468
Metronik GmbH
Laufamholzstrasse 118
D-8500 Nürnberg
Tel: (49) 911-59-00-61
Telex: 626205
FAX: (49) 911-62-62-05
Metronik GbmH
Löwenstrasse 37
D-7000 Stuttgart 70
Tel: (49) 711-76-40-43
Telex: 7-255-228
FAX: (49) 711-76-51-81

Metronik GmbH
Siemensstrasse 4-6
D-6805 Heddesheim B., Manheim
Tel: (49) 62-03-47-01
Telex: 465035
FAX: (49) 62-46-50-35

## Germany (cont.)

Metronik GmbH
Semerteichstrasse 92
D-4600 Dortmund 30
Tel: (49) 231-42-30-37
Telex: 8227082
FAX: (49) 231-41-82-32
Metronik GmbH
Buckhorner Moor 81
D-4600 Norderstedt bei Hamburg
Tel: (49) 405-22-80-91
Telex: 2162488
FAX: (49) 405-22-80-93

## Hong Kong

Tekcomp Electronics, Ltd.
514 Bank Centre
636, Nathan Road
Kowloon, Hong Kong
Tel: (852) 3-710-8121
Telex: 38513 TEKHL
FAX: (852) 3-710-9220

## Israel

Talviton Electronics
P.O. Box 21104, 9 Biltmore Street

Tel Aviv 61210
Tel: (972) 3-444572
Telex: 33400 VITKO
FAX: (972) 3-455626

## Italy

Cramer Italia s.p.a
Via C. Colombo, 134
I-00147 Roma
Tel: (39) 6-517-981
Telex: 611517 Cramer I
FAX: (39) 6-514-0722
Dott. Ing. Guiseppe De Mico s.p.a.
V. Le Vittorio Veneto, 8

I-20060 Cassina d'Pechi
Milano
Tel: (39) 29-52-05-51
Telex: 330869 DEMICO I
FAX: (39) 29-52-22-27

## Japan

Tomen Electronics Corp.
2-1-1 Uchisaiwai-Cho, Chiyoda-Ku
Tokyo, 100, Japan
Tel: (81) 3-506-3673
Telex: 23548 TMELCA
FAX: (81) 3-506-3497
C. Itoh Techno-Science Co. Ltd.

4-8-1, Tsuchihashi,
Miyamae-ku, Kawasaki-shi,
Kanagawa 213 Japan
Tel: (81) 44-852-5121
Telex: 3842272 CTCEC J
FAX: (81) 44-877-4268

## Sales Representatives and Distribution

## International Sales Representatives (continued)

Japan (cont.)
Fuji Electronics Co., Ltd. Ochanomizu Center Bldg.
3-2-12 Hongo, Bunkyo-ku
Tokyo, 113, Japan
Tel: (81) 3-814-1411
Telex: J28603 FUJITRON
FAX: (81) 3-814-1414
International Semiconductor Inc. (ISI)
The Second Precisa Bldg., 3F
4-8-3 Iidabashi Chiyoda-ku
Tokyo, 102, Japan
Tel: (81) 3-264-3301
Telex: J29503 ISI JAPAN
FAX: (81) 3-264-3419

## Korea

Hanaro Corporation
Daeyoung Bldg., 2nd Floor
643-8, Yeoksam-Dong,
Kangnam-Ku
Seoul, Korea
Tel: (82) 2-558-1144
FAX: (82) 2-558-0157

## Netherlands

Semicon B.V.
Gulberg 33, NL-5674
Te Nuenen
The Netherlands
Tel: (31) 40-837-075
Telex: 59418 INTRA NL
FAX: (31) 40-838-635

## Norway

Nortec Electronics A/S
Smedsvingen 4, P.O. Box 123
N -1364 Hvalstad
Tel: (47) 2-846-210
Telex: 77546 NENAS N
FAX: (47) 2-846-545

## Singapore

Desner Electronics
42 Mactaggart Rd.
*04-01 Mactaggart Bldg.
Singapore 1336
Tel: (65) 22-51-566
FAX: (65) 28-49-466
Spain
Comelta S.A.
Emilio Munoz, 41 Nave 1-1-2
E-Madrid 17, Spain
Tel: (34) 1-754-3001
Telex: 42007 CETA-E
FAX: (34) 1-754-2151
Comelta S.A.
Pedro IV 8 4-5 Planta
08005 Barcelona, Spain
Tel: (34) 3-007-7712

## Sweden

Nordisk Electronk AB
P.O. Box 36

Torshamnsgatan 39
S-164 93 Kista
Tel: (46) 8-703-4630
Telex: 10547 NORTRON S
FAX: (46) 8-703-9845

## Switzerland

BASIX für Elektronik AG
Hardturmstrasse 181
CH-8010 Zurich
Tel: (41) 1-276-1111
Telex: 822762 BAEZ CH
FAX: (41) 1-276-1234
Taiwan R.O.C.
Prospect Technology Corp.
5, Lane 55, Long-Chiang Road
Taipei, Taiwan
Tel: (886) 2-721-9533
Telex: 14391 PROSTECH
FAX: (886) 2-773-3756

## United Kingdom

Pronto Electronic System Ltd.
City Gate House
Eastern Avenue, 399-425
Gants Hill Ilford, Essex IG2 6LR
Tel: (44) 1-554-6222
Telex: 8954213 PRONTO G
FAX: (44) 1-518-3222
Ambar Cascom Ltd.
Rabans Close
Aylesbury, Bucks HP19 3RS
Tel: (44) 296-434-141
Telex: 837427
FAX: (44) 296-296-70

## Distribution

Arrow Electronics:

## Alabama

Huntsville, AL 35816
(205) 837-6955

## Arizona

Phoenix, AZ 85040
(602) 437-0750

## California

Chatsworth, CA 91311
(818) 701-7500

San Diego, CA 92123
(619) 565-4800

Sunnyvale, CA 94089
(408) 745-6600

Tustin, CA 92680
(714) 838-5422

## Canada

Mississauga, Ontario L5T 1H3 (416) 672-7769

Montreal, Quebec H4P 1W1 (514) 735-5511

Neapean, Ontario K2E 7W5 (613) 226-6903

Quebec, Quebec G1N 2C9 (418) 687-4231

## Colorado

Englewood, CO 80112
(303) 790-4444

## Connecticut

Wallingford, CT 06492
(203) 265-7741

## Florida

Deerfield Beach, FL 33441
(305) 429-8200

Lake Mary, FL 32746
(407) 323-0252

## Georgia

Norcross, GA 30071
(404) 449-8252

## Illinois

Itasca, IL 60143
(312) 250-0500

## Indiana

Indianapolis, IN 42641
(317)243-9353

## Kansas

Lenexa, KS 66214
(913) 541-9542

## Maryland

Columbia, MD 21046
(301) 995-6002

Massachusetts
Wilmington, MA 01887
(617) 658-0900

Michigan
Ann Arbor, MI 48108
(313) 971-8220

Grand Rapids, MI 49508
(616) 243-0912

Minnesota
Edina, MN 55435
(612) 830-1800

New Hampshire
Manchester, NH 03103
(603) 668-6968

New Mexico
Albuquerque, NM 87106
(505) 243-4566

## New Jersey

Parsippany, NJ 07054
(201) 538-0900

## New York

Rochester, NY 14623
(716) 427-0300

Hauppauge, NY 11788
(516) 231-1000

Marlton, NY 08053
(609) 596-8000

North Carolina
Raleigh, NC 27604
(919) 876-3132

## Ohio

Centerville, OH 45459
(513) 435-5563

Solon, OH 44139
(216) 248-3990

Oklahoma
Tulsa, OK 74146
(918) 252-7537

## Oregon

Beaverton, OR 97006
(503) 645-6456

## Pennsylvania

Monroeville, PA 15146
(412) 856-7000

## Texas

Austin, TX 78758
(512) 835-4180

Carrollton, TX 75006
(214) 380-6464

Houston, TX 77099
(713) 530-4700

Washington
Kent, WA 98032
(206) 575-4420

Wisconsin
Brookfield, WI 53005
(414) 792-0150

Distribution (continued)
Marshall Industries:

## Alabama

Huntsville, AL 35801
(205) 881-9235

## Arizona

Phoenix, AZ 85044
(602) 496-0290

## California

Marshall Industries, Corp. Headquarters El Monte, CA 91731-3004
(818) 459-5500

Irvine, CA 92718
(714) 458-5301

Chatsworth, CA 91311
(818) 407-4100

Rancho Cordova, CA 95670
(916) 635-9700

San Diego, CA 92131
(619) 578-9600

Milpitas, CA 95035
(408) 942-4600

## Canada

Brampton, Ontario
(416) 458-8046

Montreal, Ontario
(514) 848-9112

Ottawa, Ontario
(613) 564-0166

Pointe Claire, Quebec
(514) 683-9440

## Colorado

Thornton, CO 80241
(303) 451-8383

## Connecticut

Wallingford, CT 06492-0200
(203) 265-3822

## Florida

Ft. Lauderdale, FL 33309
(305) 977-4880

Altamonte Springs, FL 32701
(305) 767-8585

St. Petersburg, FL 33716
(813) 573-1399

## Georgia

Norcross, GA 30093
(404) 923-5750

## Illinois

Schaumbrug, IL 60173
(312) 490-0155

Indiana
Indianapolis, IN 46278
(317) 297-0483

## Kansas

Lenexa, KS 66214
(913) 492-3121

Maryland
Silver Springs, MD 20910
(301) 622-1118

Massachusetts
Wilmington, MA 01887
(617) 658-0810

Michigan
Livonia, MI 48150
(313) 525-5850

## Minnesota

Plymouth, MN 55441
(612) 559-2211

Missouri
Bridgeton, MO 63044
(314) 291-4650

New Jersey
Fairfield, NJ 07006
(201) 882-0320

Mt. Laurel, NJ 08054
(609) 234-9100

## New York

Johnson City, NY 13790
(607) 798-1611

Hauppauge, LI, NY 11788
(516) 273-2424

Rochester, NY 14624
(716) 235-7620

## North Carolina

Raleigh, NC 27604
(919) 878-9882

## Ohio

Solon, OH 44139
(216) 248-1788

Dayton, OH 45414
(513) 898-4480

## Oklahoma

Tulsa, OK 74146
(918) 622-7151

## Oregon

Beaverton, OR 97005
(503) 644-5050

## Pennsylvania

Mt. Laurel, NJ 08054
(609) 234-9100

Pittsburgh, PA 15238
(412) 788-0441

## Texas

Austin, TX 78754
(512) 837-1991

Carrollton, TX 75006
(214) 233-5200

El Paso, TX 79935
(915) 593-0706

Harlingen, TX 78550
(512) 542-4589

Houston, TX 77040
(713) 895-9200

Utah
Salt Lake City, UT 84115
(801) 485-1551

Washington
Bothell, WA 98011
(206) 486-5747

Wisconsin
Waukesha, WI 53186
(414) 797-8400

Distribution (continued)
Semad:
Toronto
Markham, Ontario L3R 4ZA
(416) 475-3922

FAX: (416) 475-4158

## Montreal

Pointe Claire, Quebec H9R 427
(514) 694-0860

1-800-363-6610
FAX: (514) 694-0965
Ottawa
Ottawa, Ontario K2C 0R3
(613) 727-8325

FAX: (613) 727-9489

## Vancouver

Burnaby, British Columbia V3N 4S9 (604) 420-9889

1-800-663-8956
FAX: (604) 420-0124

## Calgary

Calgary, Alberta T2H 2S8
(403) 252-5664

FAX: (604) 420-0124

## Falcon Electronics:

Hauppauge, LI, NY 11788
(516) 724-0980

Framingham, MA 01701
(617) 520-0323

Milford, CT 06460
(203) 878-5272

Baltimore, MD
(301) 247-5800

Winter Park, FL
(407) 671-3739

Anthem Electronics, Inc.:
Tempe, AZ 85281
(602) 966-6600

Chatsworth, CA 91311
(818) 700-1000

East Irvine, CA 92718
(714) 768-4444

Sacramento, CA 95834
(916) 624-9744

San Jose, CA 95131
(408) 295-4200

San Diego, CA 92121
(619) 453-9005

Englewood, CO 80112 (303) 790-4500

Meriden, CT 06450
(203) 237-2282

Clearwater, FL 34623
(813) 796-2900

Norcross, GA 30093
(404) 381-0866

Elk Grove Village, IL 60007
(312) 640-6066

Wilmington, MA 01887
(508) 657-5170

Columbia, MD 21045
(301) 995-6640

Eden Prairie, MN 55344
(612) 944-5454

Fairfield, NJ 07006
(201) 227-7960

Hauppauge, NY 11787
(516) 273-1660

Worthington, OH 43085
(614) 888-9707

Beaverton, OR 97005
(503) 603-1114

Horsham, PA 19044
(215) 443-5150

Richardson, TX 75081
(214) 238-7100

Salt Lake City, UT 84119 (801) 973-8555

Redmond, WA 98052
(206) 881-0850

## Zeus Components, Inc.:

Agoura Hills, CA 91301 (818) 889-3838

Yorba Linda, CA 92686 (714) 921-9000

San Jose, CA 95131
(408) 998-5121

Oviedo, FL 32765
(305) 365-3000

Lexington, MA 02173
(617) 863-8800

Columbia, MD 21045
(301) 997-1118

Port Chester, NY 10573
(914) 937-7400

Ronkonkoma, NY 11779
(516) 737-4500

Dayton, OH 45439
(513) 293-6162

Richardson, TX 75081
(214) 783-7010


Cypress Semiconductor 3901 North First Street San Jose, CA 95134 (408) 943-2600


[^0]:    © Cypress Semiconductor Corporation, 1990. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsiblity for the use of any circultry other than circultry embodied In a Cypress Semiconductor Corporatlon product. Nor does it convey or Imply any license under patent or other rights. Cypress Semiconductor use of any circuitry other than circultry embodiedina Cypress Semiconductor Corporation product. Nor does it convey or imply any ilcense under patent or other rights. Cypress Semiconductor to the user. The Inclusion of Cypress Semiconductor products in life-support systems applicatlons implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.

[^1]:    $+=$ meets all performance specs but may not meet $I_{C C}$ or $I_{S B}$;

    * $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$;
    - = functionally equivalent.
    $\dagger=$ SOIC only
    $\ddagger=32$-pin LCC crosses to the 7 C 198 M

[^2]:    Document \#: 38-00055-C

[^3]:    Document \#: 38-00105

[^4]:    Shaded area contains preliminary information．

[^5]:    Equivalent to: THÉVENIN EQUIVALENT

    $$
    \text { OUTPUT } 0 \text { 167 }
    $$

[^6]:    Document \#: 38-00033-D

[^7]:    Document \#: 38-00093-B

[^8]:    Document \#: 38-A-00016-A

[^9]:    Document \#: 38-00078-E

[^10]:    Document \#: 38-M-00022-A

[^11]:    Shaded area contains preliminary information.

[^12]:    Document \#: 38-M-00008-A

[^13]:    I. VCCP must be applied prior to $\mathrm{V}_{\mathrm{PP}}$

[^14]:    . These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
    3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
    3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.

[^15]:    Notes:

    1. Default is Async. Enable.
    2. Default is Enable.
[^16]:    1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
    2. The CMOS process does not provide a clamp diode. However, the CY7C286 and CY7C287 are insensitive to - 3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
[^17]:    *7C291 only

[^18]:    ${ }^{\prime} \mathrm{AL}^{(1)}$ is a registered trademark of Monolithic Memories Inc.

[^19]:    Pin $14=$ BOTTOM TEST
    Pin $17=$ Synchronous Set
    Pin $20=$ Asynchronous Reset
    $\operatorname{Pin} 23=$ TOPTEST

[^20]:    Document \#: 38-A-00020A

[^21]:    Notes:

    1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
    2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
    3. Tested initially and after any design or process changes that may affect these parameters.
[^22]:    PAL ${ }^{\oplus}$ is a registered trademark of Monolithic Memories, Inc.

[^23]:    MAX and MAX + PLUS are trademarks of Altera Corporation.

[^24]:    Notes:

    1. $\mathrm{t}_{\mathrm{RTC}}=\mathrm{t}_{\mathrm{RT}}+\mathrm{t}_{\mathrm{RTR}}$.
[^25]:    Notes:
    0040-4
    $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, writing and stray capacitance. $C_{L}=5 \mathrm{pF}$ for output disable tests.

[^26]:    1. A dash indicates that a propagation delay path or set-up time does not exist.
[^27]:    $+=$ Plus; $-=$ Minus; $\vee=$ OR; $\wedge=$ AND; $\forall=$ EX-OR

[^28]:    *Shifted output is loaded into the QLINK.
    SRC = Source
    $\mathbf{U}=$ Update
    $0=$ Reset
    $i=0$ to 15 when not specified

[^29]:    SRC $=$ Source
    $\mathrm{U}=\mathrm{No}$ Change
    $0=$ Reset
    $1=$ Set
    $\mathrm{i}=0$ to 15 when not specified

[^30]:    $\mathrm{U}=\mathrm{Update}$
    $\mathrm{NC}=\mathrm{No}$ Change
    $0=$ Reset
    $1=$ Set
    $\mathbf{i}=0$ to 15 when not specified

[^31]:    *This bit must be transmitted first.

[^32]:    'QLINK is loaded with the shifted out bit from the checksum register.

[^33]:    SPARC is a registered trademark of Sun Microsystems, Inc.

[^34]:    Document \#: 38-M-00020

[^35]:    Shaded area contains preliminary information．

[^36]:    Shaded area contains preliminary information.

[^37]:    'haded area contains preliminary information.

[^38]:    Document $\#: 38-\mathrm{M}-00017-\mathrm{A}$

[^39]:    Document \#: 38-M-00031

[^40]:    Document \#: 38-M-00024-A

[^41]:    Shaded area contains preliminary information.
    ;TAR is a trademark of Aspen Semiconductor.

[^42]:    ided area contains preliminary information.

[^43]:    1. Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as cas temperature.
    2. 10 E specifications support both 10 K and 10 KH compatibility.
[^44]:    Shaded area contains preliminary information.

[^45]:    $\mathrm{H}=$ High Voltage Level
    $\mathrm{L}=$ Low Voltage Level
    X = Don't Care

[^46]:    Notes:
    .1. 10 E specifications support both 10 K and 10 KH compatibility. ;haded area contains preliminary information.
    )ocument \#: 38-A-00004B

[^47]:    Assembly Traceability Code is a trademark of Cypress Semiconductor Corporation.

[^48]:    3. Lot acceptance testing is performed on every lot to guarantee 200 PPM average outgoing quality.
[^49]:    (continued)

