# DATABOOK 

DATA BOOK
CYPRESS CYPRESS SEMICONDUCTOR

TILECL

SRAMs
PROMs
PLDs
FIFOs
RIS C
LOGIC

SEMICONDUCTOR

## CMOS/BiCMOS

## Data Book

Cypress Semiconductor is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor, 3901 North First St., San Jose, CA 95134 (408) 943-2600 Telex: 821032 CYPRESS SNJ UD, TWX: 910997 0753, FAX: (408) 943-2741

## How To Use This Book

## Overall Organization

This book has been organized by product type, beginning with Product Information. The products are next, starting with SRAMs, then PROMs, EPLDs, FIFOs, Logic, RISC, Modules, ECL, and bus interface products. A section containing military information is next, followed by the Design and Programming Tools section. Quality and Reliability aspects are next, then Thermal Data and Packages. Within each section, data sheets are arranged in order of part number.

## Recommended Search Paths

To search by: Use:

Product line Table of Contents or flip through the book using the tabs on the right-hand pages.

Size The Product Selector Guide in section 1.

Numeric part number Numeric Device Index in section 1. The book is also arranged in order of part number.

Other manufacturer's The Cross Reference Guide part number in section 1.

Military part number The Military Selector Guide in section 11.

## Key to Waveform Diagrams



$$
=\begin{aligned}
& \text { Rising edge of signal will } \\
& \text { occur during this time. }
\end{aligned}
$$



Signal may transition $=$ during this time (don't care condition).


Signal changes from high$=$ impedance state to valid logic level during this time.
 Signal changes from valid $=$ logic level to high-impedance state during this time.

[^0]
PROMs ..... 3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
COMM ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

## Table of Contents

Page Number

## General Product Information

Cypress Semiconductor Background and Technology ..... 1-1
Ordering Information ..... 1-3
Cypress Semiconductor Bulletin Board System ..... 1-5
Application Notes Listing ..... 1-6
Product Selector Guide ..... 1-8
Cross Reference Guide ..... 1-15
Static RAMs (Random Access Memory)
Device Number Description$4096 \times 1$ Static R/W RAM2-1
CY2148 $1024 \times 4$ Static R/W RAM ..... 2-6
CY21L48 $1024 \times 4$ Static R/W RAM, Low Power ..... 2-6
CY2149 $1024 \times 4$ Static R/W RAM ..... 2-6
CY21L49 1024 x 4 Static R/W RAM, Low Power ..... 2-6
CY6116 2048 x 8 Static R/W RAM ..... 2-12
CY6116A 2048 x 8 Static R/W RAM ..... 2-19
CY6117A $2048 \times 8$ Static R/W RAM ..... 2-19
CY7C101 $262,144 \times 4$ Static R/W RAM with Separate I/O ..... 2-26
CY7C102 262,144 x 4 Static R/W RAM with Separate I/O ..... 2-26
CY7C106 262,144 x 4 Static R/W RAM ..... 2-32
CY7C107 $1,048,576 \times 1$ Static R/W RAM ..... 2-38
CY7C108 $131,072 \times 8$ Static R/W RAM ..... 2-44
CY7C109 131,072 x 8 Static R/W RAM ..... 2-44
CY7C122 $256 \times 4$ Static R/W RAM Separate I/O ..... 2-51
CY7C123 $256 \times 4$ Static R/W RAM Separate I/O ..... 2-57
CY7C128 $2048 \times 8$ Static R/W RAM ..... 2-63
CY7C128A $2048 \times 8$ Static R/W RAM ..... 2-70
CY7C130 $1024 \times 8$ Dual-Port Static RAM ..... 2-78
CY7C131 1024 x 8 Dual-Port Static RAM ..... 2-78
CY7C140 $1024 \times 8$ Dual-Port Static RAM ..... 2-78
CY7C141 1024 x 8 Dual-Port Static RAM ..... 2-78
CY7C132 2048 x 8 Dual-Port Static RAM ..... 2-91
CY7C136 $2048 \times 8$ Dual-Port Static RAM ..... 2-91
CY7C142 2048 x 8 Dual-Port Static RAM ..... 2-91
CY7C146 $2048 \times 8$ Dual-Port Static RAM ..... 2-91
CY7B134 4K x 8 Dual-Port Static RAM ..... 2-104
CY7B135 4K x 8 Dual-Port Static RAM ..... 2-104
CY7B1342 4K x 8 Dual-Port Static RAM with Semaphores ..... 2-104
CY7B138 $4 \mathrm{~K} \times 8$ Dual-Port Static RAM with Semaphores, $\overline{\text { INT, }}$, and $\overline{\text { BUSY }}$ ..... 2-114
CY7B139 $4 \mathrm{~K} \times 8$ Dual-Port Static RAM with Semaphores, $\overline{\text { INT, }}$, and $\overline{\text { BUSY }}$ ..... 2-114
CY7B144 $8 \mathrm{~K} \times 8$ Dual-Port Static RAM with Semaphores, $\overline{\mathrm{INT}}$, and $\overline{\mathrm{BUSY}}$ ..... 2-128
CY7C147 $4096 \times 1$ Static RAM ..... 2-142
CY7C148 $1024 \times 4$ Static RAM ..... 2-149
CY7C149 $1024 \times 4$ Static RAM ..... 2-149
CY7C150 $1024 \times 4$ Static R/W RAM ..... 2-156
CY7B153 65,536 x 4 Expandable Static R/W RAM ..... 2-164
CY7B154 65,536 x 4 Expandable Static R/W RAM ..... 2-164
CY7C157A $16,384 \times 16$ Static R/W Cache Storage Unit ..... 2-171
CY7C158 Self-Timed Pipelined Static RAM ..... 2-177
CY7C159 Self-Timed Pipelined Static RAM ..... 2-178

Static RAMs (Random Access Memory) (continued)

Page Number

Device Number
CY7B161
CY7B162
CY7C161
CY7C162
CY7C161A
CY7C162A
CY7B163
CY7B164
CY7B166
CY7C164
CY7C166 CY7C164A
CY7C166A
CY7C167
CY7C167A
CY7C168
CY7C169
CY7C168A
CY7C169A
CY7C170
CY7C170A
CY7C171
CY7C172
CY7C171A
CY7C172A
CY7B173
CY7B174
CY7B180
CY7B181
CY7C182
CY7C183
CY7C184
CY7B185
CY7B186
CY7C185
CY7C186
CY7C185A
CY7C186A
CY7C187
CY7C187A
CY7C189
CY7C190
CY7B191
CY7B192
CY7C191
CY7C192
CY7B193
CY7B194
CY7B195
CY7B196
CY7C194

## Description

$16,384 \times 4$ Static RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-179
$16,384 \times 4$ Static RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-179
16,384 x 4 Static R/W RAM Separate I/O .................................................... . . . . 2 -185
16,384 x 4 Static R/W RAM Separate I/O ...................................................... . . . . . $2-185$
$16,384 \times 4$ Static R/W RAM Separate I/O ....................................................... . $2-194$

Expandable 262,144 x 1 Static R/W RAM with Separate I/O ............................. . 2-202
$16,384 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 208
$16,384 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 208
16,384 x 4 Static R/W RAM . ..................................................................... . . . . $2-214$
$16,384 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-214
16,384x4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 223
$16,384 \times 4$ Static R/W RAM with Output Enable ............................................ . . . 2-223
16,384x 1 Static R/W RAM ..........................................................................2-231
$16,384 \times 1$ Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 238

4096x 4 Static RAM ........................................................................................2-245
4096x 4 R/W RAM .........................................................................................2-252
4096x4 R/W RAM ....................................................................................... 2-252
4096x 4 Static R/W RAM .............................................................................. 2-261
4096x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-266
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2- 271
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2- 271
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-277
4096 x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-277
32,768 x 9 Synchronous Cache R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-285
$32,768 \times 9$ Synchronous Cache R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-285
4Kx 18 Cache Tag ..................................................................................... 2-294
4K x 18 Cache Tag .............................................................................. . . . . 2-294
8,192x9 Static R/W RAM ............................................................................ 2-313
$2 \times 4096 \times 16$ Cache RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-320$
$2 \times 4096 \times 16$ Cache RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-320
8,192x 8 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-328
8,192 x 8 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-328

8,192 x 8 Static R/W RAM ............................................................................ 2-333

8,192 x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-342

65,536x 1 Static R/W RAM . . ............................................................................ 2-360
16 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-368
$16 \times 4$ Static R/W RAM .......................................................................... $2-368$
$65,536 \times 4$ Static R/W RAM Separate I/O .......................................................... 2-374
$65,536 \times 4$ Static R/W RAM Separate I/O ..................................................... . . . 2-374
$65,536 \times 4$ Static R/W RAM Separate I/O ...................................................... 2-380
$65,536 \times 4$ Static R/W RAM Separate I/O .................................................... . . . $2-380$
262,144 x 1 Static R/W RAM . ......................................................................... 2-388
65,536 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-394
$65,536 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-394
$65,536 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-394
$65,536 \times 4$ Static R/W RAM . .................................................................... 2-402 Table of Contents

Static RAMs (Random Access Memory) (continued)

Page Number

Device Number
CY7C195
CY7C196
CY7B197
CY7C197
CY7C198
CY7C199
CY7B199
CY7C1001
CY7C1002
CY7C1006
CY7C1007
CY7C1009
CY7M194
CY7M199
CY74S189
CY27LS03
CY27S03
CY27S07
CY93422A
CY93L422A
CY93422
CY93L422

## Description

65,536 x 4 Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-402
65,536 x 4 Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-402
262,144 x 1 Static R/W RAM .......................................................................... 2-411

32,768 x 8 Static R/W RAM ............................................................................ 2-425
32,768 x 8 Static R/W RAM ...........................................................................2-425
32,768 x 8 Static R/W RAM ............................................................................ 2-435
256K x 4 Static R/W RAM with Separate I/O ............................................... . . 2-441
256K x 4 Static R/W RAM with Separate I/O .................................................... 2-441
256K x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 242
1Mx 1 Static R/W RAM ....................................................................... . . . $2-443$
128K x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-444
64K x 4 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-445
32K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-446
16 x 4 Static R/W RAM .............................................................................. 2-451
16x 4 Static R/W RAM ............................................................................... 2-451
16x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 . 451
16x 4 Static R/W RAM .................................................................................. 2-451
$256 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 . 456
256 x 4 Static R/W RAM .................................................................................. 2-456
$256 \times 4$ Static R/W RAM ................................................................................ 2-456
$256 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-456
PROMs (Programmable Read Only Memory)
Introduction to PROMs .............................................................................................................................. 3-1
Device Number Description
CY7B201
128K x 8 Reprogrammable Power-Down PROM .................................................. 3-4
64K x 16 Reprogrammable Power-Down PROM ............................................... 3-9
Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-14
$512 \times 8$ Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-19
1024 x 8 Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-26
2048 x 8 Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-33
2048 x 8 Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-34
$16,384 \times 8$ Power-Switched and Reprogrammable PROM ................................... 3-42
16,384 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-42
2K x 16 Reprogrammable State Machine PROM ............................................... 3-48
2Kx 16 Reprogrammable State Machine PROM ............................................. . . 3-48
8192 x 8 Power-Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-59
8192 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-59
8192x 8 Reprogrammable PROM ................................................................. 3-59
64K Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-68
$8192 \times 8$ Power-Switched and Reprogrammable PROM ....................................... 3-76
8192 Registered Diagnostic PROM ............................................................ . . . 3-83
8192 Registered Diagnostic PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-83
16K x 16 Processor-Specific PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-96
$32,768 \times 8$ Power Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-106
32,768 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-106
16K x 16 Reprogrammable Registered PROM .................................................. 3-114
16K x 16 Power-Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-121
16K x 16 Reprogrammable Registered PROM ................................................. 3-126

## PROMs (Programmable Read Only Memory) (continued)

Device Number Description
CY7C276
CY7C27716K x 16 Reprogrammable PROM3-133
$32,768 \times 8$ Reprogrammable Registered PROM ..... 3-138CY7C279
32,768 x 8 Reprogrammable Registered PROM ..... 3-138CY7C281
$1024 \times 8$ PROM ..... 3-147CY7C282
$1024 \times 8$ PROM ..... 3-147
CY7C285 65,536 x 8 Reprogrammable Fast Column Access PROM ..... 3-153
CY7C289 65,536 x 8 Reprogrammable Fast Column Access PROM ..... 3-153
CY7C286 65,536 x 8 Reprogrammable Registered PROM ..... 3-162
CY7C287 65,536 x 8 Reprogrammable Registered PROM ..... 3-162
CY7C291 2048 x 8 Reprogrammable PROM ..... 3-169
CY7C292 2048 x 8 Reprogrammable PROM ..... 3-169
CY7C291A 2048 x 8 Reprogrammable PROM ..... 3-170
CY7C292A 2048 x 8 Reprogrammable PROM ..... 3-170
CY7C293A 2048 x 8 Reprogrammable PROM ..... 3-170
PROM Programming Information ..... 3-178
PLDs (Programmable Logic Devices)
Introduction to Cypress PLDs ..... 4-1
Device Number
PLDC18G8
PALC20 Series
PAL20 Series
PALC20G10
PALC20G10B
PALC20G10CPLDC20RA10PALC22V10PALC22V10B
PAL22V10C
PAL22VP10C
Description
CMOS Generic 20-Pin Programmable Logic Device ..... 4-6
Reprogrammable CMOS PAL C 16L8, 16R8, 16R6, 16R4 ..... 4-13
5-ns, Industry-Standard, 20-Pin PLDs ..... 4-28
CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-29
CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-29
Generic 24-Pin PAL Device ..... 4-37
Reprogrammable Asynchronous CMOS Logic Device ..... 4-47
Reprogrammable CMOS PAL Device ..... 4-57
Reprogrammable CMOS PAL Device ..... 4-67
Universal PAL Device ..... 4-77PAL22V10DUniversal PAL Device4-77
Flash Erasable, Reprogrammable CMOS PAL Device ..... 4-88
CY7C325 ..... 4-95
CY7C330 CMOS Programmable Synchronous State Machine
CY7C331 Asynchronous Registered EPLD ..... 4-113
CY7C332 Registered Combinatorial EPLD ..... 4-126
CY7B333 General-Purpose Synchronous BiCMOS PLD ..... 4-136
CY7B335 Universal Synchronous EPLD ..... 4-144
CY7B336 6-ns BiCMOS PAL with Input Registers ..... 4-157
CY7B337 7-ns BiCMOS PAL with Input Registers ..... 4-163
CY7B338 6-ns BiCMOS PAL with Output Latches ..... 4-169
CY7B339 7-ns BiCMOS PAL with Output Latches ..... 4-175
CY7C340 EPLD Family Multiple Array Matrix High-Density EPLDs ..... 4-181
CY7C341 192-Macrocell MAX EPLD ..... 4-190
CY7C342 128-Macrocell MAX EPLD ..... 4-201
CY7C345 128-Macrocell MAX EPLD ..... 4-201
CY7C343 64-Macrocell MAX EPLD ..... 4-214
CY7C344 32-Macrocell MAX EPLD ..... 4-225
CY7C361 Ultra High Speed State Machine EPLD ..... 4-235
PLD610 ..... 4-249
PLD Programming Information ..... 4-257

## FIFOs

## Device Number

CY3341
CY7C401
CY7C402
CY7C403
CY7C404
CY7C408A
CY7C409A
CY7C420
CY7C421
CY7C424
CY7C425
CY7C428
CY7C429
CY7C432
CY7C433
CY7C439
CY7C441
CY7C443
CY7C451
CY7C453
CY7C460
CY7C462
CY7C464
CY7C470
CY7C472
CY7C474

## LOGIC

## Device Number

CY2901C
CY2909A
CY2911A
CY2910A
CY7C510
CY7C516
CY7C517
CY7C901
CY7C909
CY7C911
CY7C910
CY7C9101
CY7C9115
CY7C9116
CY7C9117

Page Number

## Description

$64 \times 4$ Serial Memory FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1
$64 \times 4$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5
$64 \times 5$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5-6
$64 \times 4$ Cascadeable FIFO with Output Enable .................................................... . 5-6
$64 \times 5$ Cascadeable FIFO with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-6
$64 \times 8$ Cascadeable FIFO .......................................................................... . . . 5-16
$64 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-16
$512 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
$512 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
1024 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
1024 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
$2048 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
2048 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
4096 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-45
4096 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 55
2048 x 9 Bidirectional FIFO . .......................................................................... 5-58
512 x 9 Synchronous FIFO ........................................................................... 5-71
2K x 9 Synchronous FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-71
$512 \times 9$ Cascadeable Clocked FIFO ................................................................. 5-84
2K x 9 Cascadeable Clocked FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-84
8K x 9 Cascadeable FIFO ............................................................................ 5-105
16K x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5-105
32K x 9 Cascadeable FIFO . ............................................................................. 5-105
8K x 9 FIFO ............................................................................................ 5-117
16K x 9 FIFO ..................................................................................... 5-117
32K x 9 FIFO ................................................................................ . . . . . 5 -117

## Description

CMOS 4-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-1
CMOS Microprogram Sequencers ............................................................... 6-8

CMOS Microprogram Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-12
$16 \times 16$ Multiplier Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-17
$16 \times 16$ Multipliers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-27
$16 \times 16$ Multipliers ................................................................................ . . . . . 6 .27
CMOS 4-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-38
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-52
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-52
CMOS Microprogram Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-62
CMOS 16-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-73
CMOS 16-Bit Microprogrammed ALU . ........................................................ 6-90
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-90
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-90

## Communication Products

Page Number

## Device Number

CY7B921
CY7B922
CY7B923
CY7B931
CY7B932
CY7B933
CY7B991
CY7B992

## Description

HOTLink Transmitter/Receiver ........................................................................ 7-1

HOTLink Transmitter/Receiver ............................................................................ 7-1
HOTLink Transmitter/Receiver ......................................................................... 7-1
HOTLink Transmitter/Receiver ............................................................................. 7-1

Programmable Skew Clock Buffer (PSCB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-26
Programmable Skew Clock Buffer (PSCB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-26

## RISC

Introduction to RISC ..... 8-1
Device Number Description
32-Bit RISC Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-6
Floating-Point Unit ..... 8-14
CY7C602A
Cache Controller and Memory Management Unit ..... 8-20
CY7C605A Cache Controller and Memory Management Unit ..... 8-29
CY7C611A 32-Bit RISC Controller ..... 8-39
CY7C613 MBus Memory Controller ..... 8-46
CY7C614 MBus Peripheral I/O Controller ..... 8-47
CY7C615 Interrupt Controller ..... 8-48
CY7C616 MBus-to-SBus Interface Controller ..... 8-49
CY7C617 MBus-to-Video Graphics Controller ..... 8-50
CY7C618 SBus Controller ..... 8-51
CYM6001K SPARCore CPU Module ..... 8-52
CYM6002K SPARCore Dual-CPU Module ..... 8-58
CYM6003K SPARCore CPU Module for Multiprocessing ..... 8-65
Modules
Custom Module Capabilities ..... 9-1
Device Number Description
256K x 4 Static RAM Module ..... 9-5
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 9-6
CYM1420
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 9-11
CYM1423 $128 \mathrm{~K} \times 8$ Static RAM Module ..... 9-16
CYM1441 $256 \mathrm{~K} \times 8$ Static RAM Module ..... 9-17
CYM1460 512 K x 8 Static RAM Module ..... 9-18
CYM1461 $512 \mathrm{~K} \times 8$ Static RAM Module ..... 9-23
CYM1464 512 K x 8 Static RAM Module ..... 9-29
CYM1465 512 K x 8 Static RAM Module ..... 9-35
CYM1466 512K x 8 Static RAM Module ..... 9-40
CYM1471 $1024 \mathrm{~K} x 8$ Static RAM Module ..... 9-47
CYM1481 2048K x 8 Static RAM Module ..... 9-47
CYM1540 256 K x 9 Buffered Static RAM Module with Separate I/O ..... 9-53
CYM1560 1024K x 9 Buffered Static RAM Module with Separate I/O ..... 9-58
CYM1610 $16 \mathrm{~K} \times 16$ Static RAM Module ..... 9-63
CYM1611 $16 \mathrm{~K} \times 16$ Static RAM Module ..... 9-64
CYM1620 64K x 16 Static RAM Module ..... 9-70
CYM1621 $64 \mathrm{~K} \times 16$ Static RAM Module ..... 9-75
CYM1622 $64 \mathrm{~K} \times 16$ Static RAM Module ..... 9-76

Modules (continued)
Page Number
Device Number DescriptionCYM1624
CYM1641$64 \mathrm{~K} \times 16$ Static RAM Module9-81CYM1720$256 \mathrm{~K} \times 16$ Static RAM Module9-86
CYM1730$32 \mathrm{~K} \times 24$ Static RAM Module9-91CYM1821$64 \mathrm{~K} \times 24$ Static RAM Module9-96CYM1822$16 \mathrm{~K} \times 32$ Static RAM Module9-101
$16 \mathrm{~K} \times 32$ Static RAM Module with Separate I/O ..... 9-108
CYM1828 32K x 32 Static RAM Module ..... 9-115
CYM1830$64 \mathrm{~K} \times 32$ Static RAM Module9-121
CYM1831
$64 \mathrm{~K} \times 32$ Static RAM Module ..... 9-126
CYM1832 $64 \mathrm{~K} \times 32$ Static RAM Module ..... 9-131
CYM1836 $128 \mathrm{~K} \times 32$ Static RAM Module ..... 9-136
CYM1838 $128 \mathrm{~K} \times 32$ Static RAM Module ..... 9-141
CYM1840 256 K X 32 Static RAM Module ..... 9-146
CYM1841 256K x 32 Static RAM Module ..... 9-152
CYM1910 $16 \mathrm{~K} \times 68$ Static RAM Module ..... 9-158
CYM1911 $16 \mathrm{~K} x 68$ Static RAM Module ..... 9-159
CYM4210 Cascadeable $8 \mathrm{~K} \times 9$ FIFO ..... 9-160
CYM4220 Cascadeable $16 \mathrm{~K} \times 9$ FIFO ..... 9-160
CYM4241 64 K x 9 FIFO ..... 9-169
CYM7232 DRAM Controller Module ..... 9-175
CYM7264 DRAM Controller Module ..... 9-175

## ECL

Device Number<br>CY10E301<br>CY100E301<br>CY10E302<br>CY100E302<br>CY10E383<br>CY101E383<br>CY10E422<br>CY100E422<br>CY10E470<br>CY100E470<br>CY10E474<br>CY100E474<br>CY10E484<br>CY100E484<br>CY101E484<br>CY10E494<br>CY100E494<br>CY101E494

## Description

Combinatorial ECL 16P8 Programmable Logic Device .................................... . . 10-1
Combinatorial ECL 16P8 Programmable Logic Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-1
Combinatorial ECL 16P4 Programmable Logic Device ..................................... . . . . 10-6
Combinatorial ECL 16P4 Programmable Logic Device ................................... . . 10-6
ECL/TTL Translator and High-Speed Bus Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-11
ECL/TTL Translator and High-Speed Bus Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-11
$256 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 -17
256 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-17
$4096 \times 1$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 24
$4096 \times 1$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 24
$1024 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 -29
1024 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 . 29
$4096 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 10-36
$4096 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 -36
$4096 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 36
$16,384 \times 4$ ECL Static RAM . .................................................................... . . . $10-43$

$16,384 \times 4$ ECL Static RAM . .................................................................... 10 -43

Table of Contents

## Bus Interface Products

Page Number

| Device Number | Description |  |
| :---: | :---: | :---: |
| VIC068 | VMEbus Interface Controller | 11-1 |
| VAC068 | VMEbus Address Controller | 11-16 |
| VIC64 | VMEbus Interface Controller with D64 Functionality | 11-27 |
| CY7C964 | Bus Interface Logic Circuit | 11-39 |

## Military Information

Military Overview ..... 12-1
Military Product Selector Guide ..... 12-2
Military Ordering Information ..... 12-7
Design and Programming Tools
Device Number
CY3101
Description
PLD ToolKit ..... 13-1CY3102
Warp1 PLD Compiler ..... 13-3
CY3200
CY3210 PLS-EDIF Bidirectional Netlist Interface ..... 13-5
CY3220 MAX+PLUS II Design System ..... 13-10
CY3300 QuickPro II ..... 13-22
Quality and Reliability
Quality, Reliability, and Process Flows ..... 14-1
Tape and Reel Specifications ..... 14-16
Packages
Thermal Management and Component Reliability ..... 15-1
Package Diagrams ..... 15-8
Module Package Diagrams ..... 15-61
Sales Representatives and DistributorsDirect Sales Offices
North American Sales Representatives
International Sales Representatives
Distributors

## Device Number

## Description

Page Number

## 10E301

Combinatorial ECL 16P8 Programmable Logic Device ...................................... . 10-1
10E302
10E383
10E422
Combinatorial ECL 16P4 Programmable Logic Device 10-6
ECL/TTL Translator and High-Speed Bus Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-11
$256 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 17
10E470
10E474
10E484
10E494
100E301
100E302
100E422
100 E 470
100E474
100E484
100E494
101E383
101E484
101E494
2147
2148
2149
21L48
21L49
27LS03
27S03
27S07
2901C
2909A
2910A
2911A
3101
3102
3200
3210
3220
3300
3341
6116
6116A
6117A
74S189
7B134
7B135
7B138
7B139
7B144
7B153
$4096 \times 1$ ECL Static RAM 10-24
1024 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 -29
4096 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 36
$16,384 \times 4$ ECL Static RAM .......................................................................... 10-43
Combinatorial ECL 16P8 Programmable Logic Device ...................................... . 10-1
Combinatorial ECL 16P4 Programmable Logic Device ...................................... . . . 10-6
$256 \times 4$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 -17
$4096 \times 1$ ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 24
1024 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 29
4096 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 36
16,384 x 4 ECL Static RAM . ........................................................................... 10-43
ECL/TTL Translator and High-Speed Bus Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10-11
4096 x 4 ECL Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 36
$16,384 \times 4$ ECL Static RAM .......................................................................... 10-43
4096 x 1 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-1
$1024 \times 4$ Static R/W RAM ............................................................................... 2-6
1024 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-6$
1024 x 4 Static R/W RAM, Low Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
$1024 \times 4$ Static R/W RAM, Low Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6
16x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-451
$16 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-451
16x4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-451
CMOS 4-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 .
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-8
CMOS Microprogram Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-12

PLD ToolKit................................................................................................... 13-1

PLDS-MAX+PLUS Design System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-5
PLS-EDIF Bidirectional Netlist Interface . ......................................................... 13-10
MAX + PLUS II Design System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-17
QuickPro II . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 -22
$64 \times 4$ Serial Memory FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1
2048 x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-12$
2048 x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-19
2048 x 8 Static R/W RAM .......................................................................... . . . $2-19$
$16 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-451$
4K x 8 Dual-Port Static RAM ......................................................................... 2-104
4K x 8 Dual-Port Static RAM ......................................................................... 2-104
4K x 8 Dual-Port Static RAM with Semaphores, $\overline{\text { INT, }}$ and $\overline{\text { BUSY }} \ldots \ldots \ldots \ldots \ldots \ldots \ldots$.................. 2-114
$4 \mathrm{~K} \times 8$ Dual-Port Static RAM with Semaphores, $\overline{\mathrm{INT}}$, and $\overline{\text { BUSY }} \ldots \ldots \ldots \ldots \ldots \ldots \ldots . . \ldots$. . . . . . . . 114
$8 \mathrm{~K} x 8$ Dual-Port Static RAM with Semaphores, $\overline{\mathrm{INT}}$, and $\overline{\text { BUSY }} \ldots \ldots \ldots \ldots \ldots \ldots \ldots$. . . . . . . . . $2-128$
65,536 x 4 Expandable Static R/W RAM ................................................... . $2-164$
65,536 x 4 Expandable Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-164$
16,384x4 Static RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-179
$16,384 \times 4$ Static RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-179$
Expandable 262,144 x 1 Static R/W RAM with Separate I/O .............................. . . 2-202
$16,384 \times 4$ Static R/W RAM ..........................................................................2-208

7B173 Numeric Device Index

## Device Number

7B174
Description
Page Number

7B180
$32,768 \times 9$ Synchronous Cache R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-285
7B181
7B185
7B186
7B191
$4 \mathrm{~K} x 18$ Cache Tag
2-294

7B192
7B193
7B194
7B195
7B196
7B197
7B199
7B201
4K x 18 Cache Tag
2-294
8,192 x 8 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-328
8,192 x 8 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-328
65,536x 4 Static R/W RAM Separate I/O .......................................................... 2-374
65,536x 4 Static R/W RAM Separate I/O . ............................................................. 2-374
262,144x 1 Static R/W RAM ..........................................................................2-388
65,536 x 4 Static R/W RAM ............................................................................ 2-394
65,536x 4 Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-394
65,536 x 4 Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-394
262,144 x 1 Static R/W RAM ......................................................................... 2-411
$32,768 \times 8$ Static R/W RAM ......................................................................... 2-435
128K x 8 Reprogrammable Power-Down PROM ................................................. 3-4
7B210 64Kx 16 Reprogrammable Power-Down PROM .............................................. 3-9
7B211 Reprogrammable Registered PROM ....................................................... 3-14
7B333 General-Purpose Synchronous BiCMOS PLD ................................................. 4-136
7B335 Universal Synchronous EPLD ......................................................................... 4-144

7B337 7-ns BiCMOS PAL with Input Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $4-163$
7B338 6-ns BiCMOS PAL with Output Latches ................................................... 4-169


7 B922
7B923
7B931
7B932
7B933
7B991

HOTLink Transmitter/Receiver .......................................................................... 7-1


7B992 Programmable Skew Clock Buffer (PSCB) ........................................................... 7-26
7B1342
7C101
7C102
7C106
HOTLink Transmittr/Receiver
HOTLink Transmitter/Receiver ......................................................................... 7-1
HOTLink Transmitter/Receiver ........................................................................... 7-1
Programmable Skew Clock Buffer (PSCB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-26
4K x 8 Dual-Port Static RAM with Semaphores . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-104
$262,144 \times 4$ Static R/W RAM with Separate I/O ............................................ . 2-26
$262,144 \times 4$ Static R/W RAM with Separate I/O ............................................ 2-26 . 26
7 C 107
262,144 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-32
7C108
1,048,576 x 1 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-38
131,072 x 8 Static R/W RAM . ................................................................ $2-44$
131,072 x 8 Static R/W RAM ........................................................................ 2-44
$256 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-51$
7C122
$256 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-57
2048 x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-63$
2048 x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-70
$1024 \times 8$ Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-78
$1024 \times 8$ Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-78
2048 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-91$
2048 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-91
$1024 \times 8$ Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-78
1024 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-78
2048 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-91$
2048 x 8 Dual-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-91
4096 x 1 Static RAM ........................................................................................ 2-142
$1024 \times 4$ Static RAM .................................................................................... 2-149
$1024 \times 4$ Static RAM ..................................................................................... 2-149
$1024 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-156$


## Device Number

7 C 159
7 C161
7C161A
7 C 162
7C162A
7C164
7C164A
7C166
7C166A
7C167
7C167A
7 C 168
7C168A
7 C 169
7C169A
7 C 170
7C170A
7 C171
7C171A
7 C172
7C172A
7C182
7C183
7C184
7C185
7C185A
7 C 186
7C186A
7 C 187
7C187A
7C189
7 C 190
7C191
7C192
7C194
7C195
7C196
7C197
7C198
7C199
7C225
7C235
7 C 245
7C245A
7C251
7C254
7C258
7C259
7C261
7C263
7 C 264
7C265
7C266
7C268
7C269

## Description

Self-Timed Pipelined Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-178
16,384 x 4 Static R/W RAM Separate I/O ............................................................ 2-185
$16,384 \times 4$ Static R/W RAM Separate I/O ............................................................. 2-194
16,384 x 4 Static R/W RAM Separate I/O .................................................... . . $2-185$
$16,384 \times 4$ Static R/W RAM Separate I/O ........................................................ 2-194
$16,384 \times 4$ Static R/W RAM .......................................................................... 2-214
$16,384 \times 4$ Static R/W RAM . ......................................................................... 2-223
$16,384 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-214
$16,384 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-223
16,384 x 1 Static R/W RAM ............................................................................2-231
$16,384 \times 1$ Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 238
4096x 4 Static RAM ........................................................................................ 2-245
4096x 4 R/W RAM .................................................................................... 2-252
4096x 4 Static RAM ...................................................................................... 2-245
4096x 4 R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-252$
4096 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 261
$4096 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-266
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-271
4096 x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-277
4096 x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-271
4096 x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-277

$2 \times 4096 \times 16$ Cache RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-320$
$2 \times 4096 \times 16$ Cache RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-320$
8,192 x 8 Static R/W RAM . ...................................................................... 2-333
8,192 x 8 Static R/W RAM ............................................................................ 2-342
8,192 x 8 Static R/W RAM . .......................................................................... 2-333
8,192 x 8 Static R/W RAM . .......................................................................... 2-342
65,536x 1 Static R/W RAM ......................................................................... 2-351
$65,536 \times 1$ Static R/W RAM . ...................................................................... 2-360
$16 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-368
$16 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-368
65,536x 4 Static R/W RAM Separate I/O ................................................... . . 2-380
$65,536 \times 4$ Static R/W RAM Separate I/O ...................................................... 2-380
$65,536 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-402
$65,536 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-402
$65,536 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-402
262,144 x 1 Static R/W RAM . ........................................................................ 2-417
32,768 x 8 Static R/W RAM . ....................................................................... 2-425
$32,768 \times 8$ Static R/W RAM .......................................................................... 2-425
512 x 8 Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-19
1024 x 8 Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-26
2048 x 8 Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-33
2048 x 8 Reprogrammable Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-34
$16,384 \times 8$ Power-Switched and Reprogrammable PROM ................................ 3-42
$16,384 \times 8$ Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-42
2 Kx 16 Reprogrammable State Machine PROM .............................................. 3-48
2K x 16 Reprogrammable State Machine PROM ........................................... 3-48
$8192 \times 8$ Power-Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-59
8192 x 8 Reprogrammable PROM ............................................................... 3-59
8192x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-59
64K Registered PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-68
$8192 \times 8$ Power-Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-76
8192 Registered Diagnostic PROM .............................................................. 3-83
8192 Registered Diagnostic PROM .............................................................. 3-83

## Device Number

## Description

Page Number

7C270
7C271
7C274
7C272
7C273
7C275
7C276
7C277
7C279
7 C 281
7C282
7C285
7C286
7C287
7 C 289
7C291
7C291A
7C292
7C292A
7C293A
7 C 325
7C330
7C331
7C332
7C340 EPLD Family
7C341
7C342
7C343
7 C 344
7C345
7C361
7C401
7C402
7C403
7 C 404
7C408A
7C409A
7 C 420
7 C 421
7 C 424
7 C 425
7 C 428
7C429
7C432
7 C 433
7C439
7 C 441
7 C 443
7 C 451
7C453
7C460
7C462
7C464
7C470
7C472

16K x 16 Processor-Specific PROM . ................................................................ 3-96
$32,768 \times 8$ Power Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-106
$32,768 \times 8$ Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-106
16K x 16 Reprogrammable Registered PROM ............................................. . . 3-114
16K x 16 Power-Switched and Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-121
16K x 16 Reprogrammable Registered PROM ................................................ 3-126
16K x 16 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-133
$32,768 \times 8$ Reprogrammable Registered PROM .............................................. 3-138
$32,768 \times 8$ Reprogrammable Registered PROM ............................................ 3-138
1024 x 8 PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-147
1024 x 8 PROM . .................................................................................. 3-147
$65,536 \times 8$ Reprogrammable Fast Column Access PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-153
$65,536 \times 8$ Reprogrammable Registered PROM ........................................... . 3-162
$65,536 \times 8$ Reprogrammable Registered PROM ............................................. 3-162
$65,536 \times 8$ Reprogrammable Fast Column Access PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-153
2048 x 8 Reprogrammable PROM . ......................................................... . . . 3-169
2048 x 8 Reprogrammable PROM ................................................................ . 3-170
2048 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-169
2048 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-170
2048 x 8 Reprogrammable PROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-170
Timing Control Unit ....................................................................... . . 4-95
CMOS Programmable Synchronous State Machine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-102
Asynchronous Registered EPLD . .......................................................... . . . . 4 -113
Registered Combinatorial EPLD . ............................................................ . . . . 4-126
Multiple Array Matrix High-Density EPLDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-181
192-Macrocell MAX EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-190
128-Macrocell MAX EPLD . .................................................................. 4-201
64-Macrocell MAX EPLD ............................................................................ 4-214
32-Macrocell MAX EPLD . ............................................................................. 4-225
128-Macrocell MAX EPLD . .................................................................... 4-201
Ultra High Speed State Machine EPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 . 235
$64 \times 4$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5-6
64 x 5 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-6
$64 \times 4$ Cascadeable FIFO with Output Enable ................................................... . . . . . 5-6
$64 \times 5$ Cascadeable FIFO with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-6
64 x 8 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-16
$64 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-16
$512 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
512 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
1024 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
$1024 \times 9$ Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
2048 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
2048 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-30
4096 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-45
4096 x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-45
2048 x 9 Bidirectional FIFO ............................................................................. 5-58
$512 \times 9$ Synchronous FIFO ........................................................................ 5-71
2K x 9 Synchronous FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 51
$512 \times 9$ Cascadeable Clocked FIFO .................................................................... 5-84
2K x 9 Cascadeable Clocked FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-84
8K x 9 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-105
16K x 9 Cascadeable FIFO . ......................................................................... 5-105
32K x 9 Cascadeable FIFO ................................................................................. 5-105
8K x 9 FIFO ....................................................................................... 5-117
16K x 9 FIFO ................................................................................. . 5-117

## Device Number

Description

Page Number


#### Abstract

32 K x 9 FIFO 5-117


7C510
16 x 16 Multiplier Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-17
7C516
16 x 16 Multipliers . ........................................................................... . . . . 6 .27
7 C 517
7C601A
7C602A
7C604A
7C605A
7C611A
7C613
7C614
$16 \times 16$ Multipliers
6-27
32-Bit RISC Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-6
Floating-Point Unit .................................................................................... 8-14
Cache Controller and Memory Management Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-20
Cache Controller and Memory Management Unit .......................................... . 8-29
32-Bit RISC Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-39
MBus Memory Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-46
MBus Peripheral I/O Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-47
Interrupt Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-48
MBus-to-SBus Interface Controller . .......................................................... . . . 8-49
MBus-to-Video Graphics Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-50
SBus Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-51
CMOS 4-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-38
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-52
CMOS Microprogram Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-62
CMOS Microprogram Sequencers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-52
Bus Interface Logic Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11-39
256K x 4 Static R/W RAM with Separate I/O ............................................... 2-441
256K x 4 Static R/W RAM with Separate I/O ................................................. 2-441
256K x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-442

128K x 8 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-444
CMOS 16-Bit Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-73
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-90
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-90
CMOS 16-Bit Microprogrammed ALU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-90
64K x 4 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-445
32K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-446
256 x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-456
$256 \times 4$ Static R/W RAM ........................................................................... . . . . . . 2 -456
$256 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-456
$256 \times 4$ Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-456
256K x 4 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-5
128K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-6
128K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-11
128K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-16
256K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-17
512 K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $9-18$
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-23
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-29
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-35
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-40
1024K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-47
2048K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-47
256K x 9 Buffered Static RAM Module with Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-53
$1024 \mathrm{~K} x 9$ Buffered Static RAM Module with Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . 9-58
16K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-63
16K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 .
$64 \mathrm{~K} \times 16$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-70
$64 \mathrm{~K} \times 16$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-75
64K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-76
64K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-81

## Device Number

M1641
M1720
M1730
M1821
M1822
M1828
M1830
M1831
M1832
M1836
M1838
M1840
M1841
M1910
M1911
M4210
M4220
M4241
M6001K
M6002K
M6003K
M7232
M7264
PAL20 Series
PALC20 Series
PAL22V10C
PAL22V10D
PAL22VP10C
PALC20G10
PALC20G10B
PALC20G10C
PALC22V10
PALC22V10B
PLD610
PLDC18G8
PLDC20RA10
VAC068
VIC068
VIC64

## Description


#### Abstract

$256 \mathrm{~K} \times 16$ Static RAM Module


Page Number








ECL10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15
General Product Information Page Number
Cypress Semiconductor Background and Technology ..... 1-1
Ordering Information ..... 1-3
Cypress Semiconductor Bulletin Board System ..... 1-5
Application Notes Listing ..... 1-6
Product Selector Guide ..... 1-8
Cross Reference Guide ..... 1-15

## Cypress Semiconductor Background

Cypress Semiconductor was founded in April 1983 with the stated goal of serving the high-performance semiconductor market. This market is served by producing the highest-performance integrated circuits using state-of-the-art processes and circuit design. Cypress is a complete semiconductor manufacturer, performing its own process development, circuit design, wafer fabrication, assembly, and test. The company went public in May 1986 and was listed on the New York Stock Exchange in October 1988.
The initial semiconductor process, a CMOS process employing 1.2-micron geometries, was introduced in March 1984. This process is used in the manufacturing of Static RAMs and Logic circuits. In the third quarter of 1984, a 1.2 -micron CMOS EPROM process was introduced for the production of programmable products. At the time of introduction, these processes were the most advanced production processes in the industry. Following the 1.2-micron processes, a 0.8 -micron CMOS SRAM process was implemented in the first quarter of 1986, and a 0.8 -micron EPROM process in the third quarter of 1987. To stay at the forefront of process technology, Cypress's 1-megabit SRAM is manufactured using its proprietary 0.65 -micron CMOS process.
In keeping with the strategy of serving the high-performance markets with state-of-the-art integrated circuits, Cypress introduced two new processes in 1989. These were a bipolar submicron process, targeted for ECL circuits, and a BiCMOS process to be used for most types of TTL and ECL circuits.
The circuit design technology used by Cypress is also state of the art. This design technology, along with advanced process technology, allows Cypress to introduce the fastest, highest-performance circuits in the industry. Cypress's products fall into seven families: high-speed Static RAMs, PROMS, Programmable Logic Devices, Logic, RISC microprocessors, ECL SRAMs and PLDs, and module products. Members of the CMOS Static RAM family include devices in densities of 64 bits to 1 megabit, and performance from 7 ns to 35 ns . The various organizations, $16 \times 4,256 \times 4$ through 1 Mbit x $1,256 \mathrm{~K} \times 4$, and $128 \mathrm{~K} \times 8$ provide optimal solutions for applications such as large mainframes, high-speed controllers, communications, and graphics display. Cypress's BiCMOS family of 64 K and 256 K SRAMs in $16 \mathrm{~K} \times 4$ and $32 \mathrm{~K} \times 8$ configurations offers speeds as fast as 8 ns. Cypress's cache RAMs include a $4 \mathrm{~K} x$ 18 cache tag RAM at 12 ns match, a $32 \mathrm{~K} \times 9$ cache RAM with a 14 -ns access time, and an $8 \mathrm{~K} \times 16$ cache RAM with a $25-\mathrm{ns}$ access time.
Cypress's programmable products consist of high-speed CMOS PROMs employing an EPROM programming element and Programmable Logic Devices (PLDs) based on CMOS EPROM, CMOS FLASH, and BiCMOS Fuse technology. Like the highspeed Static RAM family, these products are the natural choice to replace older devices because they provide superior performance at one half of the power consumption. PROM densities range from 4 kilobits to 1 Mbit in byte-wide and x 16 organizations. PLD products range from 20 pins to 84 pins with performance as fast as $5-\mathrm{ns}$ propagation delay and $156-\mathrm{MHz}$ operational frequency. To support new programmable products, Cypress introduced the QuickPro ${ }^{(10)}$ programming system (CY3000) for PLDs and PROMs, and the PLD ToolKit for PLDs. QuickPro is a development tool that includes a single, IBM PC ${ }^{\circledR}$ compatible add-on board and a software utility program. The PLD ToolKit is a software design tool that assembles and simulates logic functions, generates JEDEC files, and reverse assembles to create source files. Both QuickPro and the PLD ToolKit software are updated via floppy disk, thereby allowing quick support of all Cypress programmable products. Cypress has also introduced a VHDL-based
compiler, called WARP1, to provide high-level design support of the worlds fastest state machine PLD, the $125-\mathrm{MHz}$ CY7C361.
Logic products include circuits such as 4 -bit and 16 -bit slices, 16 x 16 multipliers and 16 -bit microprogrammable ALUs, a family of $1 \mathrm{~K} / 2 \mathrm{~K} \times 8$ and $4 \mathrm{~K} / 8 \mathrm{~K} \times 8$ dual-port SRAMS, as well as a family of FIFOs that range from $64 \times 4$ to $32 \mathrm{~K} \times 9$. Cypress also offers appli-cation-specific FIFOs such as the 2 Kx 9 bidirectional FIFO and the $512 / 2 \mathrm{~K} \times 9$ clocked FIFO. FIFOs provide the interface between digital information paths of widely varying speeds. This allows the information source to operate at its own intrinsic speed, while the results may be processed or distributed at a speed commensurate with need.
Cypress's Datacom group has developed a family of $300-\mathrm{MHz}$ point-to-point transmitter/receivers. HOTLink ${ }^{(1)}$ is compliant with the IBM ESCON ${ }^{(10}$ and Fibre Channel computer network standards, and will also have applications in military, graphics, and instrumentation systems. The Datacom group is also responsible for the Programmable Skew Clock Buffer, which allows designers to compensate for trace delays and load capacitance in high performance systems.
As a result of the acquisition of VTC's manufacturing facility in Minnesota, Cypress has created a VME Bus Interface Products group. Cypress will continue to manufacture VTC's VIC and VAC VME devices on the 0.8 -micron CMOS process.
Until 1988, all Cypress products were TTL I/O-compatible. In 1989, Cypress introduced ECL products having access times (propagation delays) of less than 3.5 ns in either of the popular I/O configurations, 100 K or $10 \mathrm{~K} / 10 \mathrm{KH}$. ECL RAMs include $256 \times 4$, $1 \mathrm{Kx} 4,4 \mathrm{Kx} 4$, and 16 Kx 4 RAM families with balanced read/write cycles. The ECL PLDs are combinatorial 16P8 and 16P4 devices that can be programmed on QuickPro and other commercially available programming tools. Both the RAMs and PLDs are offered in low-power versions, reducing operating power by 30 percent while achieving 5-ns access times (RAM) and 4-ns tpD (PLD). The module family consists of both standard and custom modules incorporating circuits from the other six product families. This capability provides a fast, low-risk solution for designs requiring the ultimate in system performance and density. SRAM and FIFO module configurations are available depending on height and board real estate constraints. Modules include Single-In-Line, Dual-In-Line, Dual Single-In-line, Vertical Dual-In-Line, Quad-In-Line, and (Staggered) Zig-Zag-In-Line packages.
Cypress's CY7C600 family of RISC microprocessor products provides state-of-the-art high-performance computing for applications ranging from UNIX-based business computers and workstations to embedded controls. Based on the SPARC ${ }^{( }$RISC architecture, the family provides a complete solution with Integer Unit (IU), Floating-Point Unit (FPU), Cache Control and Memory Management Unit (CMU), and Cache RAMs (CRAMs). The family is functionally partitioned to provide a range of features, performance, and price to suit each type of application. It has also been expanded to provide full CPU modules for both single-processor and multiprocessor applications. Additional products have been developed that provide support for peripheral devices in order to simplify workstation design.
Situated in California's Silicon Valley (San Jose), Round Rock (Austin), Texas, and Bloomington, Minnesota, Cypress houses R\&D, design, wafer fabrication, assembly, and administration. The facilities are designed to the most demanding technical and environmental specifications in the industry. At the Texas and Minnesota facilities, the entire wafer fabrication area is specified to be a Class 1 environment. This means that the ambient air has less than 1 particle of greater than 0.2 microns in diameter per cu-
bic foot of air. Other environmental considerations are carefully insured: temperature is controlled to a $\pm 0.1$ degree Fahrenheit tolerance; filtered air is completely exchanged more than 10 times each minute throughout the fab; and critical equipment is situated on isolated slabs to minimize vibration.
Attention to assembly is equally as critical. Cypress assembles $80 \%$ of its packages in the United States at its San Jose, California plant. Assembly is completed in a clean room until the silicon die is sealed in a package. Lead frames are handled in carriers or cassettes through the entire operation. Automated robots remove and replace parts into cassettes. Using sophisticated automated equipment, parts are assembled and tested in less than five days. The Cypress assembly line is the most flexible, automated line in the United States. It has also been expanded to provide full CPU modules for both single- and multiprocessor applications. Additional products have been developed which provide support for peripheral devices in order to simplify workstation design.
Cypress has added Tape Automated Bonding (TAB) to it package offering. TAB, a surface-mount packaging technology, provides the densest lead and package footprint available for fully tested die.
As a result of the acquisition of VTC's manufacturing facility in Minnesota, Cypress has created a VME Bus Interface Products group. Cypress will continue to manufacture VTC's VIC and VAC VME devices on the 0.8 micron CMOS process.
The Cypress motto has always been "only the best-the best facilities, the best equipment, the best employees . . . all striving to make the best CMOS, BiCMOS, and bipolar products.

## Cypress Process Technology

In the last decade, there has been a tremendous need for high-performance semiconductor products manufactured with a balance of SPEED, RELIABILITY, and POWER. Cypress Semiconductor has overcome the classically held perceptions that CMOS is a moderate-performance technology.
Cypress initially introduced a 1.2-micron " N " well technology with double-layer poly and a single-layer metal. The process employs lightly doped extensions of the heavily doped source and drain regions for both " N " and " P " channel transistors for significant improvement in gate delays. Further improvements in performance, through the use of substrate bias techniques, have added the benefit of eliminating the input and output latch-up characteristics associated with the older CMOS technologies.
Cypress pushed process development to new limits in the areas of PROMs (Programmable Read Only Memory) and EPLDs (Eraseable Programmable Logic Devices). Both PROMs and EPLDs have existed since the early 1970s in a bipolar process that employed various fuse technologies and was the only viable highspeed nonvolatile process available. Cypress PROMs and EPLDs use EPROM technology, which has also been in use in MOS (Metal Oxide Silicon) also since the early 1970s. EPROM technology has traditionally emphasized density advantages while forsaking performance. Through improved technology, Cypress has produced the first high-performance CMOS PROMs and EPLDs, replacing their bipolar counterparts.
To maintain our leadership position in CMOS technology, Cypress has introduced a sub-micron technology into production.

This 0.8 micron breakthrough makes Cypress's CMOS one of the most advanced production processes in the world. The drive to maintain leadership in process technology has not stopped with the 0.8 -micron devices. Cypress will bring a $0.65-\mathrm{mic}$ ron process to production in 1991 with the introduction of its 1-megabyte SRAM.
To further enhance the technology from the reliability direction, improvements have been incorporated in the process and design, minimizing electrostatic discharge and input signal clipping problems.
Finally, although not a requirement in the high-performance arena, CMOS technology substantially reduces the power consumption for any device. This improves reliability by allowing the device to operate at a lower die temperature. Now higher levels of integration are possible without trading performance for power. For instance, devices may now be delivered in plastic packages without any impact on reliability.
While addressing the performance issues of CMOS technology, Cypress has not ignored the quality and reliability aspects of technology development. Rather, the traditional failure mechanisms of electrostatic discharge (ESD) and latch-up have been addressed and solved through process and design technology innovation.
ESD-induced failure has been a generic problem for many highperformance MOS and bipolar products. Although in its earliest years, MOS technology experienced oxide reliability failures, this problem has largely been eliminated through improved oxide growth techniques and a better understanding of the ESD problem. The effort to adequately protect against ESD failures is perturbed by circuit delays associated with ESD protection circuits. Focusing on these constraints, Cypress has developed ESD protection circuitry specific to 1.2 - and 0.8 -micron CMOS process technology. Cypress products are designed to withstand voltage and energy levels in excess of 2001 volts and 0.4 milli-joules.
Latch-up, a traditional problem with CMOS technologies, has been eliminated through the use of substrate bias generation techniques, the elimination of the " P " MOS pull-ups in the output drivers, the use of guardring structures and care in the physical layout of the products.
Cypress has also developed additional process innovations and enhancements: the use of multilayer metal interconnections, advanced metal deposition techniques, silicides, exclusive use of plasma for etching and ashing process steps, and 100 percent stepper technology with the world's most advanced equipment.
A wholly owned subsidiary of Cypress, Aspen Semiconductor, has developed a BiCMOS technology to augment the capabilities of the Cypress CMOS processes. The new BiCMOS technology is based on the Cypress 0.8 -micron CMOS process for enhanced manufacturability. Like CMOS, the process is scalable, to take advantage of finer line lithography. Where speed is critical, Cypress BiCMOS allows increased transistor performance. It also allows reduced power in the non-speed critical sections of the design to optimize the speed/power balance. The BiCMOS process makes memories and logic operating up to 400 MHz possible.
Cypress technologies have been carefully designed, creating products that are "only the best" in high-speed, excellent reliability, and low power.

In general, the codes for all products (except modules and VMEbus products) follow the format below.
PAL \& PLD

| PREFIX | DEVICE | SUFFIX |  |
| :---: | :---: | :---: | :---: |
| $\bigcirc$ | $\longdiv { \text { 16R8 } }$ | $\bigcirc$ | C |
| PALC | 16R8 | L-35 | P C |
| PALC | 22V10 | -25 | W C |
| PLD C | 20G10 | -25 | W C |
| CY | 7 C 330 | -33 | P C |
| CY | 10E302 | -2.5 | D C |
| CY | 100E302 | -2.5 | D C |

FAMILY
PAL 20
LOW POWER PAL 20
PAL 24 VARIABLE PRODUCT TERMS
GENERIC PLD 24
PLD SYNCHRONOUS STATE MACHINE
10K ECL PPD
100K ECL PLD

RAM, PROM, FIFO, $\mu$ P, ECL

| PREFIX | DEVICE |
| :---: | :---: |
| $\bigcirc{ }^{\text {CY }}$ 7C128 |  |
| CY | -7B185 |
| CY | -7C245 |
| CY | 7 C 404 |
| CY | 7 C 901 |
| CY | 10E415 |
| CY | 100E415 |
| $\stackrel{\mathrm{B}}{ }=\mathrm{BiCMOS}$ |  |
|  |  |

FAMILY
CMOS SRAM
BiCMOS SRAM
PROM
FIFO
$\mu \mathrm{P}$
10K ECL SRAM
100K ECL SRAM

PROCESSING
B $=$ MIL-STD-883C FOR MILITARY PRODUCT
= LEVEL 2 PROCESSING FOR COMMERCIAL PRODUCT
T = SURFACE-MOUNTED DEVICES (V \& S PACKAGE) TO
BE TAPE AND REELED
R $=$ LEVEL 2 PROCESSING ON TAPE AND REELED DEVICES
TEMPERATURE RANGE
$\mathrm{C}=\operatorname{COMMERCIAL}\left(0^{\circ} \mathrm{CTO}+70^{\circ} \mathrm{C}\right)$
$\mathrm{I}=$ INDUSTRIAL $\left(-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}\right)$
$\mathrm{M}=\operatorname{MILITARY}\left(-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}\right)$

PACKAGE
B = PLASTIC PIN GRID ARRAY (PPGA)
D = CERAMIC DUAL IN-LINE PACKAGE (CERDIP)/BRAZED DIP
$\mathrm{E}=$ TAPE AUTOMATED BONDING (TAB)
$\mathrm{F}=$ FLATPACK (SOLDER-SEALED FLAT PACKAGE)
G = PIN GRID ARRAY (PGA)
H = WINDOWED LEADED CHIP CARRIER
$\mathrm{J}=$ PLASTIC LEADED CHIP CARRIER (PLCC)
$\mathrm{K}=$ CERPACK (GLASS-SEALED FI AT PACKAGE)
L = LEADLESS CHIP CARRIER (ICC)
$\mathrm{N}=$ PLASTIC QUAD FLATPACK (POFP)
$\mathrm{P}=$ PLASTIC DUAL IN-LINE (PDIP)
$\mathrm{Q}=$ WINDOWED LEADLESS ClIIP CARRIER (LCC)
$\mathrm{R}=$ WINDOWED PIN GRID ARRAY (PGA)
S = SOIC (GULL WING)
T = WINDOWED CERPACK
$\mathrm{U}=$ CERAMIC QUAD FLATPACK (CQFP)
$\mathrm{V}=\mathrm{SOIC}$ (J LEAD)
W = WINDOWED CERAMIC DUAL IN-LINE PACKAGE (CERDIP)
$\mathrm{X}=\mathrm{DICE}$ (WAFFLE PACK)
$\mathrm{Y}=$ CERAMIC LEADED CHIP CARRIER
SPEED (ns or MHz)
L = LOW-POWER OPTION
$\mathrm{A}, \mathrm{B}, \mathrm{C}=$ REVISION LEVEL
e.g., CY7C128-35PC, PALC16R8L-25PC

Cypress FSCM \#65786

The codes for module and VMEbus products follow the the formats below.
Modules

$\mathrm{L}=2.0 \mathrm{~V}$ DATA RETENTION GUARANTEED
$=$ STANDARD

## VMEbus Products

$\begin{array}{ll}\text { PREFIX } & \text { DEVICE SUFFIX } \\ \sqrt{\text { VIC }} & \sqrt{068 \mathrm{~A}} \sqrt{\mathrm{BCB}}\end{array}$

## PRocessing

$B=$ MIL-STD-883C
$=$ STANDARD
TEMPERATURE RANGE
$\mathrm{C}=0^{\circ} \mathrm{C} \mathrm{TO}+70^{\circ} \mathrm{C}$
$\mathrm{I}=-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$
$\mathrm{M}=-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$
PACKAGE
B = PLASTIC PIN GRID ARRAY (PPGA)
$\mathrm{G}=\mathrm{PIN}$ GRID ARRAY (PGA)
$\mathrm{N}=$ PLASTIC QUAD FLATPACK (PQFP)
$\mathrm{U}=\mathrm{CERAMIC}$ QUAD FLATPACK (CQFP)

## Cypress FSCM \#65786

## Cypress Semiconductor Bulletin Board System (BBS) <br> Announcement <br> Version 1.1

Cypress Semiconductor supports a 24 -hour electronic Bulletin Board System (BBS) that allows Cypress Applications to better serve our customers by allowing them to transfer files to and from the BBS.

The BBS is set up to serve in multiple ways. One of its purposes is to allow customers to receive the most recent versions of the QuickPro programming software. Another is to allow the customers to send PLD programming files that they are having trouble with to the BBS. Cypress Applications can then find the errors in the files, correct them, and place them back on the BBS for the customer to download. The customer may also ask questions in our open forum message area. The sysop (system operator) will forward these questions to the appropriate applications engineer for an answer. The answers then get posted back into the forum. The BBS also allows the customer to communicate with their local FAE electronically.

## Communications Set-Up

The BBS is attached to a USRobotics HST Dual Standard modem capable of 14.4-Kbaud rates without compression and rates upwards of $19.2-\mathrm{Kbaud}$ with compression. It is compatible with CCITT V. 32 bis, V.32, V. 22 (2400-baud), Bell 212A (1200-baud), CCITT V.42, and CCITT V. 42 bis. It also handles MNP levels 2, 3, 4, and 5.

To call the BBS, set your communication package parameters as follows:
Baud Rate: $\quad 1200$ baud to 19.2 Kbaud . Max. is determined by your modem. Data Bits: 8 Parity: None (N) Stop Bits: 1
The phone number for the BBS is (408) 943-2954 (data).
If you have any problems or questions regarding the BBS, please contact Cypress Applications at (408) 943-2821 (voice).
There is also a Japan BBS whose number is $81-423-69-8220$.

Contact a Cypress representative to receive copies of the application notes listed here.

## General Information

System Design Considerations When Using Cypress CMOS Circuits

Power Characteristics of Cypress Products
Tips for High-Speed Logic Design
Protection, Decoupling, and Filtering of Cypress CMOS Circuits
Modules
Choosing Packages in High-Density Module Designs
The Multichip Family of Universal JEDEC ZIP/SIMM Modules

## ECL and TTL BiCMOS

Noise Considerations in High-Speed Logic Systems
Using ECL in Single +5 V TTL Systems
BiCMOS TTL and ECL SRAMs Improve High-Performance Systems

PLCC and CLCC Packaging for High-Speed Parts
A New Generation of BiCMOS High-Speed TTL SRAMs
Access Time vs. Load Capacitance for High-Speed BiCMOS TTL SRAMs

Memory and Support Logic for Next-Generation ECL Systems

## SRAMs

Cypress IC I/O Characteristics
Understanding Dual-Port RAMs
Using Dual-Port RAMs Without Arbitration
Using Cypress SRAMs to Implement 386 Cache
Combining SRAMs Without an External Decoder
BiCMOS TTL SRAMs Improve MIPS R3000 and R3000A Systems

Implementing Coherent Caches Using the CY7C180/181

## PROMs

Pinout Compatibility Considerations of SRAMs and PROMs Introduction to Diagnostic PROMs Interfacing the CY7C289 to the AM29000 Interfacing the CY7C289 to the CY7C601 Generating PROM Code Using C, Basic, and ABEL State Machine PROM Design Examples Using PLD ToolKit with the CY7C361 Designing Counters with the CY7C361 EPLD CY7C361 Arbiter with Fairness and Priority Modes

## PLDs

Introduction to Programmable Logic
CMOS PAL Basics
Are Your PLDs Metastable?
PLD-Based Data Path For SCSI-2
PAL Design Example: A GCR Encoder/Decoder
T2 Framing Circuitry
Using CUPL with Cypress PLDs
Using ABEL to Program the Cypress 22V10
Using ABEL to Program the CY7C330
Using ABEL 3.2 to Program the Cypress CY7C331
Using Log/IC to Program the CY7C330
State Machine Design Considerations and Methodologies
Understanding the CY7C330 Synchronous EPLD
Using the CY7C330 in Closed-Loop Servo Control
FDDI Physical Connection Management Using the CY7C330
Bus-Oriented Maskable Interrupt Controller
Using the CY7C330 as a Multichannel Mbus Arbiter
Using the CY7C331 as a Waveform Generator
CY7C331 Application Example: Asynchronous, Self-Timed VMEbus Requestor

Understanding the CY7C361
Using the CY7C361 as an MBus Arbiter
TMS320C30/VME Signal Conditioner Using the CY7C361
DMA Control Using the CY7C342 MAX EPLD
Interfacing PROMs and RAMs to High-Speed DSP Using MAX
FIFO RAM Controller with Programmable Flags
Design Tips for Advanced MAX Users
One Hot State Encoding Using the CY7C344 MAX PLD
Event Generator Implemented in the CY7C361 PLD
Using the CY7C332 as a Mealy State Machine: A Priority Encoder Example

Dual-Ported Memory Design Using Standard SRAMs and the CY7C361 PLD

Multiprocessor Interrupt Distribution Unit Using MAX
Combinatorial Cross Bar Switch Implemented in MAX (written in French)
Using PLD ToolKit with the CY7C361
Designing Counters with the CY7C361 EPLD
CY7C361 Arbiter with Fairness and Priority Modes

## Logic

Understanding Small FIFOs
Understanding Large FIFOs
Designing with the CY7C439 Bidirectional FIFO (BIFO)
Microcoded System Performance
Systems with CMOS 16-Bit Microprocessor ALUs
System Architectures Using the CY7C439 Bidirectional FIFO

## RISC

SPARC Software Advantages Over CISC

## Register Windows

CY7C600 System Design Foctnotes
The Impact of Memory on High-Performance RISC Microprocessors
High-Speed CMOS SPARC Design
SPARC System Surface-Mount Design
Memory System Design for the CY7C601 SPARC Processor Cache Memory Design

Synchronous Trap Identification for CY7C600 Systems
An Introduction to MBus
Multiprocessing System Boot-Up
Porting UNIX to the CY7C604 or CY7C605
Getting Started with Real-Time Embedded System Development SPARC as a Real-Time Controller
Memory Protection and Address Exception Logic for the CY7C611 SPARC Controller

Using the CY7C611 for High-Performance Embedded Applications
Discrete Cache System Design for the CY7C611 Processor
Interfacing to the Mezzanine Bus: Emerging Standards for RISC Processor Buses

## Bus Products

VIC068 Special Features and Tips
Interfacing the VIC068 to MC68020
Interfacing the 68040 Processor to VIC068A
Interfacing the $\mathbf{8 0 0}$ Transputer to VIC068A Using the CY7C361

## Static RAMs

| Size | Organization | Pins | PartNumber | Speed (ns) | $\underset{(\mathrm{mA} @ \mathbf{n s})}{\mathbf{I}_{\mathrm{CC}} / \mathbf{I}_{\mathbf{S B}}}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64 | $16 \times 4$-Inverting | 16 | CY7C189 | $\mathrm{t}_{\mathrm{AA}}=15,25$ | $55 @ 25$ | D, L, P | Now |
| 64 | 16x4-Non-Inverting | 16 | CY7C190 | $\mathrm{t}_{\mathrm{AA}}=15,25$ | $55 @ 25$ | D, L, P | Now |
| 64 | 16x4-Inverting | 16 | CY74S189 | $\mathrm{t}_{\mathrm{AA}}=35$ | 90 @ 35 | D, P | Now |
| 64 | $16 \times 4$-Inverting | 16 | CY27S03A | $\mathrm{t}_{\mathrm{AA}}=25,35$ | $90 @ 25$ | D, L, P | Now |
| 64 | $16 \times 4$-Non-Inverting | 16 | CY27S07A | $\mathrm{t}_{\mathrm{AA}}=25,35$ | $90 @ 25$ | D, L, P | Now |
| 64 | 16x4-Inverting Low Power | 16 | CY27LS03M | $\mathrm{t}_{\mathrm{AA}}=65$ | 38 @ 65 | D, L | Now |
| 1K | 256x4 | 22 | CY7C122 | $\mathrm{t}_{\mathrm{AA}}=15,25,35$ | 60 @ 25 | D, L, P, S | Now |
| 1K | 256x4 | 24S | CY7C123 | $\mathrm{t}_{\mathrm{AA}}=7,9,10,12,15$ | 120@7 | D,L, P, V | Now |
| 1K | 256x4 | 22 | CY9122/91L22 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 120@ 25 | D, P | Now |
| 1K | 256x4 | 22 | CY93422A/93L422A | $\mathrm{t}_{\mathrm{AA}}=35,45,60$ | 80@45 | D, L, P | Now |
| 4K | 4Kx1-CS Power-Down | 18 | CY7C147 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 80/10@35 | D, L, P, S | Now |
| 4K | 4Kx1-CS Power-Down | 18 | CY2147/21L47 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 125/25@35 | D, P | Now |
| 4K | 1Kx4-CS Power-Down | 18 | CY7C148 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 80/10@35 | D, L, P, S | Now |
| 4K | 1Kx4-CS Power-Down | 18 | CY2148/21L48 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/20@35 | D, P, S | Now |
| 4K | 1Kx 4 | 18 | CY7C149 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 80 @ 35 | D, L, P, S | Now |
| 4K | 1Kx4 | 18 | CY2149/21L49 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120@35 | D, P | Now |
| 4K | 1Kx4-Separate I/O, Reset | 24S | CY7C150 | $\mathrm{t}_{\mathrm{AA}}=10,12,15,25,35$ | 90@12 | D, L, P, S | Now |
| 8K | 1Kx8-Dual Port Master | 48 | CY7C130 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170 @ 25 | D, L, P | Now |
| 8K | 1 Kx 8 -Dual Port Slave | 48 | CY7C140 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | D, L, P | Now |
| 8K | 1Kx8-Dual Port Master | 52 | CY7C131 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@ 25 | J, L | Now |
| 8K | 1Kx8-Dual Port Slave | 52 | CY7C141 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@25 | J,L | Now |
| 16K | 2Kx8-CS Power-Down | 24 | CY7C128A | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45,55$ | 90/20@ 55 | D,L, P, V | Now |
| 16K | 2Kx8-CS Power-Down | 24 | CY6116A | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45,55$ | 80/20@ 55 | D, L | Now |
| 16K | 2Kx8-CS Power-Down | 32 | CY6117A | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45,55$ | 80/20@ 55 | L | Now |
| 16K | 16Kx1-CS Power-Down | 20 | CY7C167A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 50/15@45 | D,L, P, V | Now |
| 16K | 4Kx4-CS Power-Down | 20 | CY7C168A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 70/15@45 | D,L, P, V | Now |
| 16K | 4 Kx 4 | 20 | CY7C169A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 70 @ 45 | D,L,P,V | Now |
| 16K | 4Kx4-Output Enable | 22S | CY7C170A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 90 @ 45 | D, L, P, V | Now |
| 16K | 4K $\times 4$-Separate I/O | 24S | CY7C171A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 90@ 45 | D,L,P, V | Now |
| 16K | 4Kx4-Separate I/O | 24 S | CY7C172A | $\mathrm{t}_{\mathrm{AA}}=15,20,25,35,45$ | 90@45 | D,L,P,V | Now |
| 16K | 2Kx8-Dual Port Master | 48 | CY7C132 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@ 25 | D, L, P | Now |
| 16K | 2 Kx 8 -Dual Port Slave | 48 | CY7C142 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@ 25 | D, L, P | Now |
| 16K | 2Kx 8-Dual Port Master | 52 | CY7C136 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@ 25 | J, L | Now |
| 16K | 2Kx8-Dual Port Slave | 52 | CY7C146 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170@ 25 | J, L | Now |
| 32K | $4 \mathrm{~K} \times 8$--Dual Port, No Arbitration | 48 | CY7B134 | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 240 | D, J, L, P | 2Q92 |
| 32 K | 4Kx8-Dual Port, w/Semaph | 52 | CY7B1342 | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 240 | J,L | 2Q92 |
| 32K | 4Kx8-Dual Port, No Arbitration | 52 | CY7B135 | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 240 | J, L | 2Q92 |
| 32K | 4Kx 8-Dual Port, w/Semaph, Busy, Int | 68 | CY7B138 | $\mathrm{t}_{\mathrm{AA}}=15,25,35$ | 260 | G, J, L | 2Q92 |
| 32 K | 4Kx9-Dual Port, w/Semaph, Busy, Int | 68 | CY7B139 | $\mathrm{t}_{\mathrm{AA}}=15,25,35$ | 260 | G,J,L | 2Q92 |
| 64K | 8Kx 8-Dual Port, w/Semaph, Busy, Int | 68 | CY7B144 | $\mathrm{t}_{\mathrm{AA}}=15,25,35$ | 260 | G,J,L | 2Q92 |
| 64K | $8 \mathrm{~K} \times 9$-Dual Port, w/Semaph, Busy, Int | 68 | CY7B145 | $\mathrm{t}_{\mathrm{AA}}=15,25,35$ | 260 | G, J, L | 2Q92 |
| 64K | 8Kx 8-CS Power-Down | 28 S | CY7B185 | $\mathrm{t}_{\mathrm{AA}}=9,10,12,15$ | 150/50 | D, P, V | Now |
| 64K | 8Kx8-CS Power-Down | 28 | CY7B186 | $\mathrm{t}_{\mathrm{AA}}=12,15$ | 140/40@ 12 | D, P, V | Now |
| 64K | 8Kx8-CS Power-Down | 28S | CY7C185 | $\mathrm{t}_{\mathrm{AA}}=\underset{35,45}{10,12,15,20,25,}$ | 120/20@ 15 | D,L,P,V | Now |
| 64K | 8Kx8-CS Power-Down | 28 | CY7C186 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45$ | 120/20@ 15 | D, P | Now |
| 64K | $16 \mathrm{~K} \times 4$-CS Power-Down | 22S | CY7B164 | $\mathrm{t}_{\text {AA }}=8,10,12$ | 140/50@8 | D, P, V | Now |
| 64K | 16 Kx 4 -CS Power-Down | 22S | CY7C164 | $\mathrm{t}_{\mathrm{AA}}=10,12,15,20,25,$ | 115/40@ 20 | D,L,P,V | Now |
| 64K | 16 Kx 4 -Output Enable | 24 S | CY7B166 | $\mathrm{t}_{\mathrm{AA}}=8,10,12$ | 140/50@8 | D, P, V | Now |
| 64K | 16Kx 4-Output Enable | 24S | CY7C166 | $\mathrm{t}_{\mathrm{AA}}=10,12,15,20,25,$ | 115/40@15 | D,L,P, V | Now |
| 64K | 16Kx 4-Separate I/O, Transparent Write | 28S | CY7B161 | $\mathrm{t}_{\mathrm{AA}}=8,10,12$ | 140/50@8 | D, P, V | Now |
| 64K | 16 Kx 4 -Separate I/O | 28S | CY7B162 | $\mathrm{t}_{\mathrm{AA}}=8,10,12$ | 140/50@8 | D, P, V | Now |
| 64K | 16Kx 4-Separate I/O, Transparent Write | 28 S | CY7C161 | $\mathrm{t}_{\mathrm{AA}}=10,12,15,20,25,$ | 115/40@15 | D,L, P, V | Now |
| 64K | 16 Kx 4 -Separate I/O | 28S | CY7C162 | $\mathrm{t}_{\mathrm{AA}}=\begin{aligned} & 10,12,15,20,25, \\ & 35,45 \end{aligned}$ | 115/40@15 | D, L, P, V | Now |

Static RAMs (continued)

| Size | Organization | Pins | PartNumber | Speed (ns) | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} \\ (\mathrm{mA} @ \mathbf{n S}) \end{gathered}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64K | 64Kx1-CS Power-Down | 22 S | CY7C187 | $\mathrm{t}_{\mathrm{AA}}=10,12,15,20,25,35,45$ | 90/40@15 | D, L, P, V | Now |
| 72K | 8 Kx 9 | 28 S | CY7C182 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45,55$ | 140/35@25 | D, P, V | Now |
| 72 K | 4Kx18-Cache Tag, Multiprocessing | 68 | CY7180 | $\mathrm{t}_{\mathrm{MATCH}}=12,15,20$ | 250@12 | G, J, L | Now |
| 72 K | 4K×18-Cache Tag, 是niprocessing | 68 | CY7181 | $\mathrm{t}_{\text {MATCH }}=12,15,20$ | 250@12 | G,J,L | Now |
| 128K | 8K $\times 16$-Addresses Latched except A12 | 52 | CY7C183 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 220@ 25 | J | Now |
| 128K | $8 \mathrm{~K} \times 16$-Addresses Latched | 52 | CY7C184 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 220@ 25 | J | Now |
| 256K | $16 \mathrm{~K} \times 16$-SPARCCache RAM | 52 | CY7C157 | $\mathrm{t}_{\mathrm{AA}}=20,24,33$ | 250 | J, L | Now |
| 256K | 32Kx 8-CS Power-Down | 28 | CY7C198 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 170/35@25 | D, L, P | Now |
| 256K | 32Kx 8-CS Power-Down | 28 S | CY7C199 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45,55$ | 170/35@25 | D, L, P, V | Now |
| 256K | 32Kx 8-CS Power-Down | 28 S | CY7B199 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 170@12 | D, P, V | Now |
| 256K | 64Kx4-CS Power-Down | 24 S | CY7C194 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45$ | 120/35@ 25 | D, L, P, V | Now |
| 256K | 64Kx 4-CS Power Down with OE | 28S | CY7C196 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45$ | 120/35@25 | D, L, P, V | Now |
| 256K | 64Kx4-Separate I/O, Transparent Write | 28 S | CY7C191 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45$ | 120/35@ 25 | D, L, P, V | Now |
| 256K | 64Kx 4-Separate I/O | 28 S | CY7C192 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45$ | 120/35@ 25 | D, L, P, V | Now |
| 256K | $64 \mathrm{~K} \times 4$-Common I/O, Linear Decode | 28 S | CY7B153 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 160 | D, L, P, V | Now |
| 256K | 64Kx4-Common I/O, Linear Decode | 28 S | CY7B154 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 160 | D, L, P, V | Now |
| 256K | 64 Kx 4 -Separate I/O, Transparent Write | 28S | CY7B191 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 160 | D, L, P, V | Now |
| 256K | 64Kx 4-Separate I/O | 28S | CY7B192 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 160 | D,L, P, V | Now |
| 256K | $64 \mathrm{~K} \times 4$-CS Power-Down | 24 S | CY7B194 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 160 | D, L, P, V | Now |
| 256K | 64Kx 4-CS Power-Downw/OE | 28 S | CY7B195 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 160 | D,L,P, V | Now |
| 256K | 64Kx4-CS Power-Downw/OE, Second CS | 28 S | CY7B196 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 160 | D, L, P, V | Now |
| 256K | 64Kx4-CS Power-Downw/OE | 28 S | CY7C195 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45$ | 120/35@25 | D, L, P, V | Now |
| 256K | $256 \mathrm{~K} \times 1$-Common I/Ow/OE | 24 S | CY7B193 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 130 | D, L, P, V | Now |
| 256K | 256K x 1-CS Power-Down | 24 S | CY7B197 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 130 | D, L, P, V | Now |
| 256K | 256Kx 1-CS Power-Down | 24 S | CY7C197 | $\mathrm{t}_{\mathrm{AA}}=12,15,20,25,35,45$ | 100/35@25 | D,L,P, V | Now |
| 256K | $256 \mathrm{~K} \times 1$-Linear Decode | 28 S | CY7B163 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 130 | D,L,P,V | 1Q92 |
| 288 K | $32 \mathrm{~K} \times 9$-Cache, 486 Burst Mode | 44 | CY7C173 | $\mathrm{t}_{\mathrm{CDV}}=14,18,21$ | 200@14 | J,L | Now |
| 288K | 32K x 9-Cache, Linear Burst Mode | 44 | CY7C174 | $\mathrm{t}_{\mathrm{CDV}}=14,18,21$ | 200@14 | J,L | Now |
| 1M | 128Kx 8-CS Power-Down | 32 | CY7C108 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 140 @ 25 | L | Now |
| 1M | 128Kx 8-CS Power-Down | 32 | CY7C1009 | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 150@15 | D,L, V | 4Q92 |
| 1M | 128Kx 8-CS Power-Down | 32 | CY7C109 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 140 @ 25 | D, V | Now |
| 1M | 256Kx 4-CS Power-Down | 28 | CY7C1006 | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 150@15 | D,L, V | 4Q93 |
| 1M | 256Kx 4-CS Power-Downw/OE | 28 | CY7C106 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 130@ 25 | D, L, V | Now |
| 1M | 256 Kx 4 -Separate I/O, Transparent Write | 32 | CY7C1001 | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 150@15 | D,L,V | 1Q93 |
| 1M | 256K x 4-Separate I/O, Transparent Write | 32 | CY7C101 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 130@25 | D,L | Now |
| 1M | 256K x 4-Separate I/O | 32 | CY7C1002 | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 150@15 | D, L, V | 1Q93 |
| 1M | $256 \mathrm{~K} \times 4$-Separate I/O | 32 | CY7C102 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 130@ 25 | D,L,V | Now |
| 1M | 1Mx1-CS Power-Down | 28 | CY7C1007 | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 150@15 | D, L, V | 1Q93 |
| 1M | 1Mx1-CS Power-Down | 28 | CY7C107 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 130@25 | D, L, V | Now |

## ECL SRAMs

| Size | Organization | Pins | PartNumber | Speed (ns) | $\mathrm{I}_{\text {EE }}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1K | $256 \times 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 24.4 | CY10E422 | $\mathrm{t}_{\mathrm{AA}}=4,5$ | 220 | D, K, L, Y | Now |
| 1K | $256 \times 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 24.4 | CY10E422L | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 150 | D, J, K, L | Now |
| 1K | 256x 4 -100K | 24.4 | CY100E422 | $\mathrm{t}_{\mathrm{AA}}=3.5,5$ | 220 | D, K, L, Y | Now |
| 1K | 256x 4-100K | 24.4 | CY100E422L | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 150 | D, J, K, L | Now |
| 4K | $4 \mathrm{~K} \times 1-10 \mathrm{~K}$ | 18.3 | CY10E470 | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 200 | D | Now |
| 4K | $4 \mathrm{Kx} 1-100 \mathrm{~K}$ | 18.3 | CY100E470 | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 200 | D | Now |
| 4K | $1024 \times 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 24.4 | CY10E474 | $\mathrm{t}_{\mathrm{AA}}=4,5$ | 275 | D, K, L, Y | Now |
| 4K | $1024 \mathrm{x} 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 24.4 | CY10E474L | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 190 | D, J, K, L | Now |
| 4K | $1024 \times 4-100 \mathrm{~K}$ | 24.4 | CY100E474 | $\mathrm{t}_{\mathrm{AA}}=3.5,5$ | 275 | D, K, L, Y | Now |
| 4K | 1024 x 4-100K | 24.4 | CY100E474L | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 190 | D, J, K, L | Now |
| 16K | $4 \mathrm{Kx} 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 28.4 | CY10E484 | $\mathrm{t}_{\mathrm{AA}}=4,5$ | 320 | D, K, Y | Now |
| 16 K | $4 \mathrm{Kx} 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 28.4 | CY10E484L | $\mathrm{t}_{\mathrm{AA}}=7,10$ | 200 | D, J, K, V | Now |

ECL SRAMs (continued)

| Size | Organization | Pins | PartNumber | Speed (ns) | IEE | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16K | $4 \mathrm{Kx} 4-100 \mathrm{~K}$ | 28.4 | CY100E484 | $\mathrm{t}_{\mathrm{AA}}=4,5$ | 320 | D, K, V | Now |
| 16K | $4 \mathrm{Kx} 4-100 \mathrm{~K}$ | 28.4 | CY100E484L | $\mathrm{t}_{\mathrm{AA}}=7,10$ | 200 | D, J, K, V | Now |
| 16K | 4 Kx 4 -100K | 28.4 | CY101E484 | $\mathrm{t}_{\mathrm{AA}}=4,5$ | 320 | D, K, Y | Now |
| 16K | 4Kx 4-100K | 28.4 | CY101E484L | $\mathrm{t}_{\mathrm{AA}}=7,10$ | 200 | D, J, K, Y | Now |
| 64K | $16 \mathrm{Kx} 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 28.4 | CY10E494 | $\mathrm{t}_{\mathrm{AA}}=7,8,10$ | 190 | D, K, V | Now |
| 64K | $16 \mathrm{Kx} 4-10 \mathrm{~K} / 10 \mathrm{KH}$ | 28.4 | CY10E494L | $\mathrm{t}_{\mathrm{AA}}=12$ | 135 | D, K, V | Now |
| 64K | 16 Kx 4 -100K | 28.4 | CY101E494 | $\mathrm{t}_{\mathrm{AA}}=7,8,10$ | 190 | D, K, V | Now |
| 64K | 16 Kx 4 -100K | 28.4 | CY101E494L | $\mathrm{t}_{\mathrm{AA}}=12$ | 135 | D, K, V | Now |
| 64K | 16 Kx 4 -100K | 28.4 | CY100E494 | $\mathrm{t}_{\mathrm{AA}}=8,10$ | 190 | D, K, V | Now |
| 64 K | 16 Kx 4 - 100 K | 28.4 | CY100E494L | $\mathrm{t}_{\mathrm{AA}}=12$ | 135 | D, K, V | Now |

## SRAM Modules

| Size | Organization | Pins | PartNumber | Speed (ns) | $\mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} / \mathbf{I}_{\mathbf{C C D R}}$ (mA@ns) | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 256K | 64Kx 4-JEDEC | 24 | CY7M194 | $\mathrm{t}_{\mathrm{AA}}=12,15$ | 325@10 | HD | Now |
| 256K | 32Kx8-JEDEC | 28 | CY7M199 | $\mathrm{t}_{\mathrm{AA}}=12,15$ | 375@10 | HD | Now |
| 256K | 16Kx16-JEDEC | 40 | CYM1610 | $\begin{aligned} & \mathrm{t}_{\mathrm{AA}}=12,15 \\ & \mathrm{t}_{\mathrm{AA}}=20,25,35,45,50 \end{aligned}$ | $\begin{aligned} & 550 @ 12 \\ & 330 @ 20 \end{aligned}$ | HD HD | Now Now |
| 256K | $16 \mathrm{~K} \times 16$ | 36 | CYM1611 | $\begin{aligned} & \mathrm{t}_{\mathrm{AA}}=12,15 \\ & \mathrm{t}_{\mathrm{AA}}=20,25,30,35,45 \end{aligned}$ | $\begin{aligned} & 550 @ 12 \\ & 330 @ 20 \end{aligned}$ | $\begin{aligned} & \text { HV, PV } \\ & \text { HV, PV } \end{aligned}$ | Now Now |
| 512K | 16Kx32-JEDEC | 64 | CYM1821 | $\begin{aligned} & \mathrm{t}_{\mathrm{AA}}=12,15 \\ & \mathrm{t}_{\mathrm{AA}}=20,25,30,35,45 \end{aligned}$ | $\begin{aligned} & 960 @ 12 \\ & 720 @ 25 \end{aligned}$ | $\begin{aligned} & \text { PM,PZ } \\ & \text { PM,PZ } \end{aligned}$ | Now Now |
| 512K | $16 \mathrm{~K} \times 32$ | 88 | CYM1822 | $\begin{aligned} & \mathrm{t}_{\mathrm{AA}}=12,15 \\ & \mathrm{t}_{\mathrm{AA}}=20,25,30,35,45 \end{aligned}$ | $\begin{aligned} & 960 @ 12 \\ & 720 @ 25 \end{aligned}$ | $\begin{aligned} & \mathrm{HV} \\ & \mathrm{HV} \end{aligned}$ | Now Now |
| 768K | 32 Kx 24 | 56 | CYM1720 | $\mathrm{t}_{\mathrm{AA}}=15,20,25,30,35$ | 330 @ 25 | PZ | Now |
| 1 M | 256Kx 4-JEDEC | 28 | CYM1240 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45$ | 480 @ 25 | HD | Now |
| 1 M | 128 Kx 8 -JEDEC | 32 | CYM1420 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,45,55$ | $210 @ 30$ | HD, PD | Now |
| 1 M | 128 Kx 8 | 30 | CYM1422 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 200@35 | PS | Now |
| 1M | 128Kx 8-JEDEC | 32 | CYM1423 | $\mathrm{t}_{\mathrm{AA}}=45,55,70$ | 210@45 | PD | Now |
| 1M | 32 Kx 32 | 66 | CYM1828 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45,55,70$ | 400@45 | HG | Now |
| 1M | 64Kx16-JEDEC | 40 | CYM1620 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45,55$ | 340@ 25 | HD, PD | Now |
| 1M | $64 \mathrm{~K} \times 16$ | 40 | CYM1621 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,45$ | 1250@ 20 | HD | Now |
| 1M | $64 \mathrm{~K} \times 16$ | 40 | CYM1622 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45$ | 400@ 25 | HV | Now |
| 1M | 64Kx 16-JEDEC | 40 | CYM1624 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 500@25 | PV | Now |
| 1M | 16Kx68-Registered Address | 104 | CYM1910 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 1900@ 25 | PV | Now |
| 1 M | 16 Kx 68 -Latched Address | 104 | CYM1911 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 1900@25 | PV | Now |
| 1.5 M | $64 \mathrm{~K} \times 24$ | 56 | CYM1730 | $\mathrm{t}_{\mathrm{AA}}=25,30,35$ | 510@ 25 | PZ | Now |
| 2M | 256Kx 8-JEDEC | 60 | CYM1441 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 960@ 25 | PZ | Now |
| 2M | $64 \mathrm{~K} \times 32$ | 60 | CYM1830 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45,55$ | 880@25 | HD | Now |
| 2M | 64K×32-JEDEC | 64 | CYM1831 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,45$ | $720 @ 20$ | PM, PN, PZ | Now |
| 2M | $64 \mathrm{~K} \times 32$ | 60 | CYM1832 | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 980@ 25 | PZ | Now |
| 2.25M | 256Kx 9 | 44 | CYM1540 | $\mathrm{t}_{\mathrm{AA}}=30,35,45$ | 1125@30 | PF, PS | Now |
| 4M | 512Kx 8 -JEDEC | 32 | CYM1466 | $\begin{gathered} \mathrm{t}_{\mathrm{AA}}=35,45,55,70,85 \\ 100,120 \end{gathered}$ | $\begin{aligned} & 350 @ 35 \\ & 184 @ 55 \\ & 84 @ 100 \end{aligned}$ | HD | Now |
| 4M | 512 Kx 8 | 36 | CYM1460 | $\mathrm{t}_{\mathrm{AA}}=35,45,55,70$ | 625@35 | PF, PS | Now |
| 4M | 512 Kx 8 | 36 | CYM1461 | $\mathrm{t}_{\mathrm{AA}}=70,85,100$ | 150@ 70 | PF, PS | Now |
| 4M | 512Kx 8 -JEDEC | 32 | CYM1464 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,45,55,70$ | 300@35 | PD | Now |
| 4M | 512Kx8-JEDEC | 32 | CYM1465 | $\mathrm{t}_{\mathrm{AA}}=70,85,100,120,150$ | $110 @ 85$ | PD | Now |
| 4M | $256 \mathrm{~K} \times 16$ | 48 | CYM1641 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45,55$ | 1800@ 25 | HD | Now |
| 4M | $128 \mathrm{~K} \times 32$ | 64 | CYM1836 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,45$ | 480@ 20 | PM, PZ | Now |
| 4M | $128 \mathrm{~K} \times 32$ | 66 | CYM1838 | $\mathrm{t}_{\mathrm{AA}}=25,30,35$ | 720 @ 25 | HG | Now |
| 8M | $256 \mathrm{~K} \times 32$ | 60 | CYM1840 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,45,55$ | 1120@ 25 | HD, PD | Now |
| 8M | $256 \mathrm{~K} \times 32$-JEDEC | 64 | CYM1841 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,45,55$ | 960@ 25 | PM, PN, PZ | Now |
| 8M | 1 Mx 8 | 36 | CYM1471 | $\mathrm{t}_{\mathrm{AA}}=85,100,120$ | 110@85 | PS | Now |
| 9M | 1 Mx 9 | 44 | CYM1560 | $\mathrm{t}_{\mathrm{AA}}=30,35,45$ | 1200@30 | PF, PS | Now |
| 16M | 2 Mx 8 | 36 | CYM1481 | $\mathrm{t}_{\mathrm{AA}}=85,100,120$ | 110@85 | PF,PS | Now |

## PROMs

| Size | Organization | Pins | PartNumber | Speed(ns) | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} \\ (\mathbf{m A} @ \mathbf{n s}) \end{gathered}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4K | $512 \times 8$-Registered | 24S | CY7C225 | $\mathrm{tsA}_{\text {S }} \mathrm{CO}=25 / 12,30 / 15,35 / 20,45 / 25$ | 90 | D, L, P | Now |
| 8K | 1024×8-Registered | 24S | CY7C235 | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=25 / 12,30 / 15,40 / 20$ | 90 | D, L, P | Now |
| 8K | 1 Kx 8 | 24S | CY7C281 | $\mathrm{t}_{\mathrm{AA}}=30,45$ | $\begin{aligned} & 90 @ 45, \\ & 100 @ 30 \end{aligned}$ | D, L, P | Now |
| 8K | 1 Kx 8 | 24 | CY7C282 | $\mathrm{t}_{\mathrm{AA}}=30,45$ | $\begin{aligned} & 90 @ 45, \\ & 100 @ 30 \end{aligned}$ | D, L, P | Now |
| 16K | 2Kx 8-Registered | 24S | CY7C245/L | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=25 / 12,35 / 15,45 / 25$ | 90/60 | D,L,P, Q, S, W | Now |
| 16K | 2Kx8-Registered | 24S | CY7C245A/L | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=15 / 10,18 / 12,25 / 12,35 / 15$ | $\begin{aligned} & 120 @ 15, \\ & 90 / 60 @ 25 \end{aligned}$ | D, L, P, Q, S, W | Now |
| 16 K | 2 Kx 8 | 24S | CY7C291/L | $\mathrm{t}_{\mathrm{AA}}=35,40$ | 90/60 | D,L, P, Q, S, W | Now |
| 16K | 2Kx 8 | 24S | CY7C291A/L | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,50$ | $\begin{aligned} & \text { 120/40@ 20, } \\ & 90 / 30 @ 25 \end{aligned}$ | D, L, P, Q, S, W | Now |
| 16K | 2Kx8 | 24 | CY7C292/L | $\mathrm{t}_{\mathrm{AA}}=35,50$ | 90/60 | D, P | Now |
| 16K | 2Kx 8 | 24 | CY7C292A/L | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,50$ | $\begin{aligned} & 120 / 40 @ 20, \\ & 90 / 30 @ 25, \\ & 60 / 15 @ 35 \end{aligned}$ | D, L, P, Q, S, W | Now |
| 16 K | 2Kx8-CS Power-Down | 24S | CY7C293A/L | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,50$ | $\begin{aligned} & \text { 120/40@ 20, } \\ & 90 / 30 @ 25 \end{aligned}$ | D, L, P, Q, S, W | Now |
| 16 K | 2Kx8-Reprogrammable State Machine Prom | 28 | CY7C258 | $\mathrm{t}_{\mathrm{AA}}=12,15,18,25$ | 175 | H, P, W | 3Q92 |
| 16K | 2Kx8-Reprogrammable State Machine Prom | 28 | CY7C259 | $\mathrm{t}_{\mathrm{AA}}=12,15,18,25$ | 200 | H, P, W | 3Q92 |
| 64K | 8Kx8-CS Power-Down | 24S | CY7C261 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,4045,55$ | $\begin{aligned} & 140 / 40 @ 20, \\ & 100 / 30 @ 25 \end{aligned}$ | D, L, P, Q, S, W | Now |
| 64K | 8 Kx 8 | 24S | CY7C263 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,40,45,55$ | $\begin{aligned} & 140 / 40 @ 20, \\ & 100 / 30 @ 25 \end{aligned}$ | D, L, P, Q, S, W | Now |
| 64K | $8 \mathrm{~K} \times 8$ | 24 | CY7C264 | $\mathrm{t}_{\mathrm{AA}}=20,25,30,35,40,45,55$ | $\begin{aligned} & 140 / 40 @ 20, \\ & 100 / 30 @ 25 \end{aligned}$ | D, P | Now |
| 64K | 8Kx8-Registered | 28S | CY7C265 | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=40 / 20,15 / 12,25 / 20,18 / 15$ | $\begin{aligned} & 140 @ 15, \\ & 100 @ 40 \end{aligned}$ | D, L, P, Q, S, W | Now |
| 64K | 8Kx 8-EPROM Pinout | 28 | CY7C266 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | $\begin{aligned} & \text { 190/15@20, } \\ & 100 / 15 @ 35 \end{aligned}$ | D, L, P, Q, W | Now |
| 64K | 8Kx 8-Registered, Diagnostic | 28S | CY7C269 | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=15 / 12,18 / 15,25 / 20$ | $\begin{aligned} & 190 @ 15, \\ & 100 @ 40 \\ & 80 @ 50 \end{aligned}$ | D, L, P, Q, S, W | Now |
| 64K | 8Kx 8-Registered, Diagnostic | 32 | CY7C268 | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=40 / 20,50 / 25$ | $\begin{aligned} & 100 @ 40, \\ & 80 @ 50 \end{aligned}$ | D, L, Q, W | Now |
| 128K | 16Kx 8-CS Power-Down | 28S | CY7C251 | $\mathrm{t}_{\mathrm{AA}}=45,55,65$ | 100/30 | D, L, P, Q, W | Now |
| 128K | 16 Kx 8 | 28 | CY7C254 | $\mathrm{t}_{\mathrm{AA}}=45,55,65$ | 100/30 | D, P | Now |
| 256K | Processor-Specific PROM | 44 | CY7C270 | $\mathrm{t}_{\mathrm{AA} / \mathrm{CKB}}=35 / 24,40 / 30$ | 250 | Q | 2Q92 |
| 256K | 16 Kx 16 --Registered EPROMPinout | 40 | CY7C272 | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=25,30$ | 250 | Q, W | 2Q92 |
| 256K | 16K x 16-Registered | 44 | CY7C275 | $\mathrm{t}_{\mathrm{AS} / \mathrm{CKO}}=25 / 15,30 / 18$ | 250 | Q | 2Q92 |
| 256K | $16 \mathrm{~K} \times 16$ | 44 | CY7C276 | $\mathrm{t}_{\mathrm{AA}}=30,35$ | 250 | Q | 2Q92 |
| 256K | $16 \mathrm{~K} \times \underset{\text { EPROM Pinout }}{16-\text { Power-Down }}$ | 40 | CY7C273 | $\mathrm{t}_{\mathrm{AA}}=40,45$ | 250 | Q, W | 2Q92 |
| 256K | 32Kx 8-CS Power-Down | 28S | CY7C271 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/30 | D, L, P, Q, W | Now |
| 256K | 32 Kx 8 -EPROM Pinout | 28 | CY7C274 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/30 | D, L, P, Q, W | Now |
| 256K | 32Kx 8-Registered | 28S | CY7C277 | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=40 / 20,30 / 15,50 / 25$ | 120/30 | D, L, P, Q, W | Now |
| 256K | 32 Kx 8 -Latched | 28 | CY7C279 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/30 | D, L, P, Q, W | Now |
| 512K | 64 Kx 8 | 28 | CY7C286 | $\mathrm{t}_{\mathrm{AA}}=50,60,70$ | 120 | Q, W | Now |
| 512K | 64 Kx 8 -Registered | 28S | CY7C287 | $\mathrm{t}_{\mathrm{CO}}=20$ | 150 | Q, W | Now |
| 512K | 64 Kx 8 with ALE | 28S | CY7C285 | $\mathrm{t}_{\mathrm{AA}}=65 / 20,75 / 25,85 / 35$ | 180 | Q, W | Now |
| 512K | 64 Kx 8 with ALE | 32S | CY7C289 | $\mathrm{t}_{\mathrm{AA}}=65 / 20,75 / 25,85 / 35$ | 180 | Q, W | Now |
| 1M | 64Kx 16-Power-Down | 40 | CY7B210 | $\mathrm{t}_{\mathrm{AA}}=25,30$ | 180/25 | Q, W | 2Q92 |
| 1M | 64Kx 16-Registered | 40 | CY7B211 | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=18 / 12,25 / 15$ | 180 | Q, W | 2Q92 |
| 1M | 128 Kx 8 | 32 | CY7B201 | $\mathrm{t}_{\mathrm{AA}}=25,30$ | 180/25 | Q, W | 2Q92 |

## PLDs

| Size | Organization | Pins | PartNumber | Speed(ns) | $\underset{(\mathbf{m A} @ \mathbf{n s})}{\mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}}}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PAL20 | 16L8 | 20 | PAL16L8B | $\mathrm{t}_{\text {PD }}=5$ | 180 | D, J, P | 2Q92 |
| PAL20 | 16R8 | 20 | PAL16R8B | $\mathrm{t}_{\mathrm{S} / \mathrm{CO}}=4 / 4.5$ | 180 | D, J, P | 2Q92 |
| PAL20 | 16R6 | 20 | PAL16R6B | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=5 / 4 / 4.5$ | 180 | D, J, P | 2Q92 |
| PAL20 | 16R4 | 20 | PAL16R4B | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=5 / 4 / 4.5$ | 180 | D, J, P | 2Q92 |
| PAL20 | 16L8 | 20 | PALC16L8/L | $\mathrm{t}_{\text {PD }}=20$ | 70,45 | D, L, P, Q, V, W | Now |
| PAL20 | 16R8 | 20 | PALC16R8/L | $\mathrm{t}_{\mathrm{S} / \mathrm{CO}}=15 / 12$ | 70,45 | D, L, P, Q, V, W | Now |
| PAL20 | 16R6 | 20 | PALC16R6/L | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 20 / 15$ | 70,45 | D, L, P, Q, V, W | Now |
| PAL20 | 16R4 | 20 | PALC16R4/L | $\mathrm{tPD} / \mathrm{S} / \mathrm{CO}=20 / 20 / 15$ | 70,45 | D, L, P, Q, V, W | Now |
| PLD20 | 18G8-Generic | 20 | PLDC18G8 | ${ }^{\text {t }}$ | 90/70 | D, J, L, P, Q, V, W | Now |
| PLD24 | 22V10-Macrocell | 24S | PALC22V10/L | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=25 / 15 / 15,20 / 12 / 12$ | 90,55 | D, J,K,L, P, Q, W | Now |
| PLD24 | 22V10-Macrocell | 24S | PALC22V10B | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=15 / 10 / 10$ | 90 | $\begin{aligned} & \mathrm{D}, \mathrm{H}, \mathrm{~J}, \mathrm{~K}, \mathrm{~L}, \\ & \mathrm{P}, \mathrm{Q}, \mathrm{~W} \end{aligned}$ | Now |
| PLD24 | 22V10-Macrocell | 24S | PAL22V10C | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=7.5 / 3 / 6,10 / 3.6 / 7.5$ | 190 | D, J, L, P | Now |
| PLD24 | 22VP10-Macrocell | 24S | PAL22VP10C | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=7.5 / 3 / 6,10 / 3.6 / 7.5$ | 190 | D, J,L, P | Now |
| PAL24 | 22V10-Macrocell | 24 | PALC22V10D | $\mathrm{t}_{\mathrm{PD}}=7.5 / 10$ | 90 | D, J,L, P | Now |
| PLD24 | 20G10-Generic | 24S | PLDC20G10 | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=25 / 15 / 15$ | 55 | D, J, L, P, Q, W | Now |
| PLD24 | 20G10-Generic | 24S | PLDC20G10B | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=15 / 12 / 10$ | 70 | D, H, J,L, P, Q, W | Now |
| PLDB24 | 20G10-Generic | 24S | PLD20G10C | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=7.5 / 3 / 6.5,10 / 3.6 / 7.5$ | 190 | D, J,L, P | Now |
| PLD24 | 20RA10-Asynchronous | 24S | PLD20RA10 | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=15 / 10 / 15$ | 80 | D, H,J,L,P, Q, W | Now |
| PLD24 | PLD610-16 Macrocell | 24S | CY7B326 | $t_{\text {PD }}=10$ | 130 | D, J,K,L, P, Y | Now |
| PLD28 | 7C330-State Machine | 28 S | CY7C330 | $\mathrm{f}_{\mathrm{MAX}}, \mathrm{t}_{\text {IS }}, \mathrm{t}_{\mathrm{CO}}=66 \mathrm{MHz} / 3 \mathrm{~ns} / 12 \mathrm{~ns}$ | $130 @ 50 \mathrm{MHz}$ | D, H, J,L,P, Q, W | Now |
| PLD28 | 7C331-Asynchronous, Registered | 28S | CY7C331 | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 12 / 20$ | 120@25 ns | D,H,J,L,P, Q, W | Now |
| PLD28 | 7C332-Input Registered, Combinatorial | 28S | CY7C332 | $\mathrm{t}_{\mathrm{PD}}=15$ | 120@20ns | D, H, J,L, P, Q, W | Now |
| PLD28 | 7B333-16 Macrocell | 28S | CY7B333 | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=10 / 8 / 8$ | 130 | D, J, K, L, P, Y | Now |
| PLD28 | 7C335-Universal Synchronous | 28S | CY7C335 | $\mathrm{f}_{\mathrm{MAX}} / \mathrm{t}_{\mathrm{IS}}=83 \mathrm{MHz} / 2 \mathrm{~ns}$ | 140 | D, H,J,L, P, Q, W | 2Q92 |
| PLD28 | 7B336-Input Reg., 2PTs | 28S | CY7B336 | $\mathrm{f}_{\mathrm{MAXD}}=156 \mathrm{MHz}, \mathrm{t}_{\mathrm{CO}}=6 \mathrm{~ns}$ | 180 | D, J, L, P, V | Now |
| PLD28 | 7B337-Input Reg., 4PTs | 28 S | CY7B337 | $\mathrm{f}_{\mathrm{MAXD}}=142 \mathrm{MHz}, \mathrm{t}_{\mathrm{CO}}=7 \mathrm{~ns}$ | 180 | D, J, L, P, V | Now |
| PLD28 | 7B338-Output Latched, 2PTs | 28S | CY7B338 | $\mathrm{f}_{\mathrm{MAXD}}=156 \mathrm{MHz}, \mathrm{t}_{\text {PD }}=6 \mathrm{~ns}$ | 180 | D, J, L, P, V | Now |
| PLD28 | 7B339-Output Latched, 4 PTs | 28S | CY7B339 | $\mathrm{f}_{\mathrm{MAXD}}=142 \mathrm{MHz}, \mathrm{t}_{\mathrm{PD}}=7 \mathrm{~ns}$ | 180 | D, J, L, P, V | Now |
| PLD28 | 7C361-32 Macrocell State Machine | 28S | CY7C361 | $\mathrm{f}_{\mathrm{MAX}}=125 \mathrm{MHz}$ | 140 | D,H,J,L, P, Q, W | Now |
| MAX28 | 7C344-32 Macrocell | 28S | CY7C344 | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 12 / 12$ | 200/150 | D, H, J,L, P, Q, W | Now |
| MAX44 | 7C343-64 Macrocell | 44 | CY7C343 | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=25 / 15 / 14$ | 135/125 | H, J | Now |
| MAX68 | 7C342-128 Macrocell | 68 | CY7C342 | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=25 / 15 / 14$ | 250/225 | G, H, J,L, R | Now |
| MAX84 | 7C341-192 Macrocell | 84 | CY7C341 | $t^{\text {PD/S/CO }}=30 / 20 / 16$ | 380/360 | H, J | Now |

## ECL PLDs

| Organization | Pins | PartNumber | Speed (ns) | $\begin{gathered} \mathbf{I}_{\mathrm{EE}} \\ (\mathrm{~mA} @ \mathbf{n s}) \end{gathered}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16P8-10 KH | 24 | CY10E301 | $\mathrm{t}_{\mathrm{PD}}=3.5,4$ | 240 | D, K, Y | Now |
| $16 \mathrm{P} 8-10 \mathrm{KH}$ | 24 | CY10E301L | $t_{\text {PD }}=6$ | 170 | J, P | Now |
| 16P8-100K | 24 | CY100E301 | $\mathrm{t}_{\mathrm{PD}}=3.5,4$ | 240 | D, K, Y | Now |
| 16P8-100K | 24 | CY100E301L | $\mathrm{t}_{\mathrm{PD}}=6$ | 170 | J, P | Now |
| $16 \mathrm{P} 4-10 \mathrm{KH}$ | 24 | CY10E302 | $\mathrm{t}_{\mathrm{PD}}=3,4$ | 220 | D, K, Y | Now |
| $16 \mathrm{P} 4-10 \mathrm{KH}$ | 24 | CY10E302L | $\mathrm{t}_{\mathrm{PD}}=4$ | 170 | J,P | Now |
| 16P4-100K | 24 | CY100E302 | $\mathrm{t}_{\mathrm{PD}}=3,4$ | 220 | D, K, Y | Now |
| 16P4-100K | 24 | CY100E302L | tpD $=4$ | 170 | J, P | Now |

## FIFOs

| Organization | Pins | PartNumber | Speed | $\underset{(\mathrm{mA} @ \mathbf{n s})}{\mathrm{I}_{\mathrm{CC} / I_{S B}}}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $64 \times 4$ | 16 | CY3341 | $1.2,2 \mathrm{MHz}$ | 45 | D, P | Now |
| $64 \times 4$ | 16 | CY7C401 | $5,10,15,25 \mathrm{MHz}$ | 75 | D,L, P | Now |
| 64x4-w/OE | 16 | CY7C403 | $10,15,25 \mathrm{MHz}$ | 75 | D, L, P | Now |

FIFOs (continued)

| Organization | Pins | PartNumber | Speed | $\underset{(\mathbf{m A} @ \mathbf{C C})}{\mathbf{I}_{\mathbf{C O}} / \mathbf{I}_{\mathbf{S B}}}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $64 \times 5$ | 18 | CY7C402 | $5,10,15,25 \mathrm{MHz}$ | 75 | D, L, P | Now |
| $64 \times 5-\mathrm{w} / \mathrm{OE}$ | 18 | CY7C404 | $10,15,25 \mathrm{MHz}$ | 75 | D, L, P | Now |
| $64 \times 8$ w/OE and Almost Flags | 28 S | CY7C408A | $15,25,35 \mathrm{MHz}$ | 120 | D, L, P, V | Now |
| 64x9-w/Almost Flags | 28 S | CY7C409A | $15,25,35 \mathrm{MHz}$ | 120 | D, L, P, V | Now |
| 512×9-w/Half Full Flag | 28 | CY7C420 | 20, 25, 30, 40, 65 ns | 142/30 | D, P | Now |
| 512x9-w/Half Full Flag | 28 S | CY7C421 | $20,25,30,40,65 \mathrm{~ns}$ | 142/30 | D, J, L, P, V | Now |
| $512 \times 9$-Clocked | 28 S | CY7C441 | $14,20,30 \mathrm{~ns}^{*}$ | 180 | D, J, L, P, V | Now |
| $512 \times 9$-Clocked w/ Prog. Flags | 32 | CY7C451 | 14,20, $30 \mathrm{ns*}$ | 180 | D, J, L | Now |
| 1Kx9-w/Half Full Flag | 28 | CY7C424 | $20,25,30,40,65 \mathrm{~ns}$ | 142/30 | D, P | Now |
| 1Kx9-w/Half Full Flag | 28 S | CY7C425 | $20,25,30,40,65 \mathrm{~ns}$ | 142/30 | D, J, L, P | Now |
| 2Kx9-w/Half Full Flag | 28 | CY7C428 | $20,25,30,40,65 \mathrm{~ns}$ | 142/30 | D, P | Now |
| 2Kx9-w/Half Full Flag | 28 S | CY7C429 | $20,25,30,40,65 \mathrm{~ns}$ | 142/30 | D, J, L, P, V | Now |
| $2 \mathrm{~K} \times 9$-Bidirectional | 28 S | CY7C439 | $30,40,65 \mathrm{~ns}$ | 140/40 | D, J, L, P, V | Now |
| 2K x 9-Clocked | 28 S | CY7C443 | $14,20,30 \mathrm{~ns} *$ | 180 | D, J, L, P, V | Now |
| 2K x 9-Clocked w/ Prog. Flags | 32 | CY7C453 | 14, 20, $30 \mathrm{~ns}^{*}$ | 180 | D, J, L | Now |
| 4Kx9-w/Half Full Flag | 28 | CY7C432 | $25,30,40,65 \mathrm{~ns}$ | 142/25 | D, P | Now |
| 4Kx9-w/Half Full Flag | 28 S | CY7C433 | $25,30,40,65 \mathrm{~ns}$ | 142/25 | D, J, L, P, V | Now |
| $8 \mathrm{~K} \times 9$-Module | 28 | CYM4210 | $30,40,50,65 \mathrm{~ns}$ | 540/120 | HD | Now |
| 8K $\times 9$-w/Half Full Flag | 28 | CY7C460 | $15,25,40 \mathrm{~ns}$ | 180 | D, J, L, P | Now |
| 8K x 9-w/ Prog. Flags | 28 | CY7C470 | $15,25,40 \mathrm{~ns}$ | 180 | D, J,L, P | Now |
| 16K $\times 9$-w/ Half Full Flag | 28 | CY7C462 | $15,25,40 \mathrm{~ns}$ | 180 | D, J, L, P | Now |
| 16K x 9-w/ Prog. Flags | 28 | CY7C472 | $15,25,40 \mathrm{~ns}$ | 180 | D, J, L, P | Now |
| $16 \mathrm{~K} \times 9$ 9-Module | 28 | CYM4220 | $30,40,50,65 \mathrm{~ns}$ | 540/120 | HD | Now |
| $32 \mathrm{~K} \times 9-\mathrm{w} /$ Half Full Flag | 28 | CY7C464 | $15,25,40 \mathrm{~ns}$ | 180 | D, J, L, P | Now |
| 32K x 9-w/ Prog. Flags | 28 | CY7C474 | $15,25,40 \mathrm{~ns}$ | 180 | D, J, L, P | Now |
| 64K x 9-Module | 28 | CYM4241 | $85,100 \mathrm{~ns}$ | $240 @ 85$ | PD | Now |

## Logic

| Organization | Pins | PartNumber | Speed(ns) | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} \\ (\mathrm{mA} @ \mathrm{~ns}) \end{gathered}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Programmable Skew Clock Buffer (TTL Output) | 32 | CY7B991 | $15-80 \mathrm{MHz}$ | 65 | J, L | 2Q92 |
| Programmable Skew Clock Buffer (CMOS Output) | 32 | CY7B992 | $15-80 \mathrm{MHz}$ | 65 | J,L | 2Q92 |
| 2901-4-Bit Slice | 40 | CY7C901 | $\mathrm{t}_{\text {CLK }}=23,31$ | 70 | D, J, L, P | Now |
| 2901-4-Bit Slice | 40 | CY2901 | C | 140 | D, P | Now |
| 4x 2901-16-Bit Slice | 64 | CY7C9101 | $\mathrm{t}_{\text {CLK }}=30,40$ | 60 | D, J, L, P | Now |
| 29116-16-Bit Controller | 52 | CY7C9116 | $\mathrm{t}_{\mathrm{CLK}}=35,45,53,79,100$ | 145 | D, G, J,L | Now |
| 29116-16-Bit Controller | 52 | CY7C9115 | $\mathrm{t}_{\mathrm{CLK}}=35,45,53,79,100$ | 145 | J | Now |
| 29117-16-Bit Controller | 68 | CY7C9117 | $\mathrm{t}_{\mathrm{CLK}}=35,45,53,79,100$ | 145 | G,J,L | Now |
| 2909-Sequencer | 28 | CY7C909 | $\mathrm{t}_{\text {CLK }}=30,40$ | 55 | D, J, L, P | Now |
| 2911-Sequencer | 20 | CY7C911 | $\mathrm{t}_{\text {CLK }}=30,40$ | 55 | D, J,L,P | Now |
| ECL/TTL Translator-10KH | 84 | CY10E383 | $\mathrm{t}_{\mathrm{PD}}=3 / 4 \mathrm{~ns}$ | 255 | J | 2Q91 |
| ECL/TTL Translator-100K | 84 | CY101E383 | $\mathrm{t}_{\mathrm{PD}}=3 / 4 \mathrm{~ns}$ | 255 | J | 2Q91 |
| 2909-Sequencer | 28 | CY2909 | A | 70 | D, P | Now |
| 2911-Sequencer | 20 | CY2911 | A | 70 | D, P | Now |
| 2910-Controller (17-word Stack) | 40 | CY7C910 | $\mathrm{t}_{\mathrm{CLK}}=40,50,93$ | 100 | D, J,L,P | Now |
| 2910-Controller (9-word Stack) | 40 | CY2910 | A | 170 | D, J,L, P | Now |
| $16 \times 16$ Multiplier | 64 | CY7C516 | $\mathrm{t}_{\mathrm{MC}}=38,45,55,75$ | $100 @ 10 \mathrm{MHz}$ | D, G, J, L, P | Now |
| $16 \times 16$ Multiplier | 64 | CY7C517 | $\mathrm{t}_{\mathrm{MC}}=38,45,55,75$ | $100 @ 10 \mathrm{MHz}$ | D, G, J,L, P | Now |
| 16x 16 Multiplier/Accumulator | 64 | CY7C510 | $\mathrm{t}_{\mathrm{MC}}=45,55,65,75$ | $100 @ 10 \mathrm{MHz}$ | D, G, J,L, P | Now |
| SPARC Cashe Storage Unit | 160 | CY7C611A | Freq. $=25 \mathrm{MHz}$ | 600 | N | Now |

## Note:

* Clocked FIFO [CY7C441/443/451/453] times are cycle times.


## RISC

| Desc. | Organization | Pins | PartNumber | Speed (MHz) | $\begin{gathered} \mathrm{I}_{\mathrm{CC}} / \mathbf{I}_{\mathrm{SB}} \\ (\mathrm{~mA} @ 40 \mathrm{MHz}) \end{gathered}$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IU | SPARC 32-bit Integer Unit | 207 | CY7C601A | Freq. $=40,33,25$ | 675 | G | Now |
| FPU | Floating-Point Unit (Controller and Processor) | 143 | CY7C602A | Freq. $=40,33,25$ | 350 | G | Now |
| CMU | Cache-Controlled Memory Management Unit | 243 | CY7C604A | Freq. $=40,33,25$ | 750 | G | Now |
| $\begin{aligned} & \text { CMU } \\ & \text {-MP } \end{aligned}$ | Cache Controller and Multiprocessing Memory Management Unit | 243 | CY7C605A | Freq. $=40,33,25$ | 850 | G | Now |
| IU | SPARC 32-bit Integer Unit for Embedded Control | 160 | CY7C611A | Freq. $=25$ | 600 | N | Now |
| CSU | SPARCCache Storage Unit | 52 | CY7C157A | Freq. $=40,33,25$ | 250 | J | Now |
| CPU | Complete Uniprocessor SPARC CPU | MBus 100 | CYM6001K | Freq. $=40,33,25$ | 2600 |  | Now |
| CPU | Complete Multiprocessor SPARCDual CPU | MBus 100 | CYM6002K | Freq. $=40,33,25$ | 5200 |  | Now |
| CPU | Complete Multiprocessor SPARC Single CPU | MBus 100 | CYM6003K | Freq. $=40,33,25$ | 2800 |  | Now |

## Design and Programming Tools

| PartName | Type | PartNumber |
| :--- | :--- | :--- |
| QuickPro II | Programmer | CY3300 |
| PLD ToolKit | Design Tool | CY3101 |
| MAX+PLUS | Design Tool | CY3201 |
| QP2-MAX ${ }^{(\leftrightarrow)}$ PLD Programmer | Programmer | CY3202 |
| MAX+PLUS PLS-EDIF | Design tool | CY3210 |

## VMEbus Interface Products

| Organization | Pins | PartNumber | Speed(MHz) | ICC(mA) | Packages | Availability |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- |
| VME Interface Controller | $144 / 160$ | VIC068A | 64 | 250 | B, G, N, U | Now |
| VME Address Controller | $144 / 160$ | VAC068A | 50 | 150 | B, G, N, U |  |
| 64-Bit VIC | $144 / 160$ | VIC64 | 64 | Now |  |  |

## Communication Products

| Organization | Pins | PartNumber | Speed (MHz) | $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ | Packages | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HotLink Transmitter | 28 | CY7B921 | 130-170 | 70 | D, J, L, P | 3Q92 |
| HotLink Transmitter | 28 | CY7B922 | 170-240 | 70 | D, J, L, P | 3Q92 |
| HotLink Transmitter | 28 | CY7B923 | 240-310 | 70 | D, J, L, P | 3Q92 |
| HotLink Receiver | 28 | CY7B931 | 130-170 | 100 | D, J, L, P | 3Q92 |
| HotLink Receiver | 28 | CY7B932 | 170-240 | 100 | D, J, L, P | 3Q92 |
| HotLink Receiver | 28 | CY7B933 | 240-310 | 100 | D, J, L, P | 3Q92 |

## Notes:

The above specifications are for the commercial temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ product processed to MIL-STD-883 Revision C is also available for most products. Speed and power selections may vary from those above. Contact your local sales office for more information.
Commercial grade product is available in plastic, CERDIP, or LCC. Military grade product is available in CERDIP, LCC, or PGA. F, K, and T packages are special order only.
All power supplies are $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.$ for RISC $)$.
$22 \mathrm{~S}, 24 \mathrm{~S}, 28 \mathrm{~S}$ stands for 300 mil . 22 -pin, 24 -pin, 28 -pin, respectively. 28.4 stands for $28-\mathrm{pin} 400 \mathrm{mil}, 24.4$ stands for 24 -pin 400 mil.
PLCC, SOJ, and SOIC packages are available on some products.
F, K, and T packages are special order only.
MAX and MAX+PLUS are registered trademarks of Altera Corporation.

## Package Code:

```
B = PLASTIC PIN GRID ARRAY
\(\mathrm{D}=\) CERDIP
    \(\mathrm{E}=\mathrm{TAPE}\) AUTOMATED BOND
        (TAB)
    \(\mathrm{F}=\mathrm{FLATPAK}\)
    \(\mathrm{G}=\) PIN GRID ARRAY (PGA)
\(\mathrm{H}=\) WINDOWED HERMETIC LCC
    \(\mathrm{J}=\mathrm{PLCC}\)
    \(K=\) CERPAK
    \(\mathrm{L}=\) LEADED CHIP CARRIER (LCC)
    \(\mathrm{N}=\) PLASTIC QUAD FLATPACK
    \(\mathrm{P}=\) PLASTIC
    \(\mathrm{Q}=\) WINDOWED LCC
    \(\mathrm{R}=\) WINDOWED PGA
    \(\mathrm{S}=\mathrm{SOIC}\)
    \(\mathrm{S}=\mathrm{SOIC}\)
\(\mathrm{T}=\) WINDOWED CERPAK
    \(\mathrm{U}=\) CERAMIC QUAD FLATPACK
    \(\mathrm{V}=\mathrm{SOJ}\)
    \(\mathrm{W}=\) WINDOWED CERDIP
    \(\mathrm{X}=\mathrm{DICE}\)
HD \(=\) HERMETIC DIP
HV \(=\) HERMETIC VERTICAL DIP
    \(\mathrm{PF}=\) PLASTIC FLAT SIP
    PS \(=\) PLASTIC SIP
    PZ \(=\) PLASTIC ZIP
    \(\mathrm{Y}=\) CERAMIC LCC
```

| CYPRESS | CYPRESS | CYPRESS | CYPRESS | CYPRESS | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2147-35C | 7C147-35C | 74 S 189 C | 27503C | 7C197-45C | 7C197-35C+ |
| 2147-45C | 2147-35C | $7 \mathrm{Cl22-25C}$ | $7 \mathrm{C} 122-15 \mathrm{C}+$ | 7C197-45M | 7C197-35M |
| 2147-45C | 7C147-45C | 7C122-35C | $7 \mathrm{C} 122-25 \mathrm{C}$ | 7C198-45C | $7 \mathrm{C} 198-35 \mathrm{C}$ |
| 2147-45M+ | 7C147-45M+ | 7C122-35M | 7C122-25M | 7C198-55C | 7C198-45C+ |
| 2147-55C | 2147-45C | $7 \mathrm{C} 123-12 \mathrm{C}$ | $7 \mathrm{C} 123-7 \mathrm{C}$ | 7C198-55M | 7C198-45M |
| 2147-55M | 2147-45M | $7 \mathrm{Cl28-35C}$ | $7 \mathrm{C} 128-25 \mathrm{C}$ | 7C199-45C | 7C199-35C |
| 2148-35C | 21L48-35C | $7 \mathrm{C} 128-45 \mathrm{C}$ | $7 \mathrm{C} 128-35 \mathrm{C}$ | 7C199-55C | 7C199-45C+ |
| 2148-35C | $7 \mathrm{C} 148-35 \mathrm{C}$ | 7C128-45M | 7 C 128 -35M+ | 7C199-55M | 7C199-45M |
| 2148-35M | 7C148-35M | 7C128-55C | $7 \mathrm{C} 128-45 \mathrm{C}+$ | $7 \mathrm{C} 225-30 \mathrm{C}$ | $7 \mathrm{C} 225-25 \mathrm{C}$ |
| 2148-45C | 2148-35C | 7C128-55M | $7 \mathrm{C} 128-45 \mathrm{M}+$ | 7C225-30M | 7C225-25M |
| $2148-45 \mathrm{C}$ | 21L48-45C | $7 \mathrm{Cl} 130-45 \mathrm{C}$ | $7 \mathrm{C} 130-35 \mathrm{C}$ | $7 \mathrm{C} 225-40 \mathrm{C}$ | $7 \mathrm{C} 225-30 \mathrm{C}$ |
| 2148-45M | 2148-35M | $7 \mathrm{C} 130-55 \mathrm{C}$ | $7 \mathrm{C} 130-45 \mathrm{C}$ | 7C225-40M | 7C225-35M |
| 2148-45M+ | 7C148-45M+ | 7C130-55M | 7C130-45M | 7C235-40C | $7 \mathrm{C} 235-30 \mathrm{C}$ |
| 2148-55C | 2148-45C | 7C131-45C | 7C131-35C | 7C245-35C | $7 \mathrm{C} 245-25 \mathrm{C}$ |
| 2148-55C | 21L48-55C | 7C131-55C | $7 \mathrm{C} 131-45 \mathrm{C}$ | 7C245-45C | 7C245-35C |
| 2148-55M | 2148-45M | 7C131-55M | 7C131-45M | 7C245-45M | 7C245-35M |
| 2149-35C | 21L49-35C | 7C132-45C | $7 \mathrm{C} 132-35 \mathrm{C}$ | 7C245A-25C | $7 \mathrm{C} 245 \mathrm{~A}-18 \mathrm{C}$ |
| 2149-35C | $7 \mathrm{C} 149-35 \mathrm{C}$ | 7C132-55C | 7C132-45C | $7 \mathrm{C} 245 \mathrm{~A}-35 \mathrm{C}$ | 7C245AL-35C |
| 2149-35M | 7C149-35M | 7C132-55M | 7C132-45M | 7C245A-35M | 7C245A-25M |
| 2149-45C | 21L49-45C | 7C136-45C | $7 \mathrm{C} 136-35 \mathrm{C}$ | 7C245AL-35C | $7 \mathrm{C} 245 \mathrm{~A}-25 \mathrm{C}+$ |
| 2149-45M | 2149-35M | 7C136-55C | 7C136-45C | 7C245L-35C | 7C245-35C+ |
| 2149-45M | 7C149-45M | 7C136-55M | 7C136-45M | 7C245L-45C | 7C245L-35C |
| 2149-55C | 2149-45C | $7 \mathrm{C} 140-35 \mathrm{C}$ | $7 \mathrm{C} 140-25 \mathrm{C}$ | 7C251-55C | 7C251-45C |
| 2149-55C | 21L49-55C | 7C140-45C | $7 \mathrm{C} 140-35 \mathrm{C}$ | 7C251-65C | 7C251-55C |
| 2149-55M | 2149-45M | $7 \mathrm{C} 140-55 \mathrm{C}$ | 7C140-45C | 7C251-65C | $7 \mathrm{C} 251-55 \mathrm{C}$ |
| 21L48-35C | $7 \mathrm{C} 148-35 \mathrm{C}$ | $7 \mathrm{C} 141-35 \mathrm{C}$ | 7C141-25C | 7C251-65M | 7C251-55M |
| 21L48-45C | 21L48-35C | $7 \mathrm{C} 141-45 \mathrm{C}$ | 7 C 141 -35C | 7C253-65M | 7C253-55M |
| 21L48-45C | $7 \mathrm{C} 148-45 \mathrm{C}$ | 7C141-55C | 7C141-45C | 7C254-55C | 7C254-45C |
| 21L48-55C | 21L48-45C | 7 C 147 -35C | 7C147-25C+ | 7C254-65C | 7C254-55C |
| 21L49-35C | $7 \mathrm{C} 149-25 \mathrm{C}$ | 7C147-45C | $7 \mathrm{C} 147-35 \mathrm{C}$ | 7C254-65M | 7C254-55M |
| 21L49-45C | 21L49-35C | $7 \mathrm{C} 148-35 \mathrm{C}$ | $7 \mathrm{Cl148-25C+}$ | 7C261-45C | 7C261-35C |
| 21L49-45C | 7C149-45C | 7C148-45C | 7C148-35C | 7C261-55C | 7C261-45C |
| 21L49-55C | 21L49-45C | 7C149-35C | $7 \mathrm{Cl149-25C+}$ | 7C261-55M | 7C261-45M |
| 27503 AC | $7 \mathrm{C} 189-25 \mathrm{C}$ | 7C149-45C | 7C149-35C | 7C263-45C | 7C263-35C |
| 27S03AM | 7C189-25M | 7C149-45M | 7C149-35M | 7C263-55C | 7C263-45C |
| 27503 C | 27503AC | 7C150-25C | 7C150-15C | 7C263-55M | 7C263-45M |
| 27503 C | $74 \mathrm{S189C}$ | 7C150-35C | $7 \mathrm{C} 150-25 \mathrm{C}$ | 7C264-45C | $7 \mathrm{C} 264-35 \mathrm{C}$ |
| 27503M | 27 SO 3 AM | 7C150-35M | 7C150-25M | 7C264-55C | 7C264-45C |
| 27503M | 54S189M | 7C167-35C | 7C167-25C | 7C264-55M | 7C264-45M |
| 27507 AC | $7 \mathrm{C} 190-25 \mathrm{C}$ | 7C167-45M | $7 \mathrm{C} 167-35 \mathrm{M}+$ | 7C268-50C | 7C268-40C+ |
| 27S07AM | 7C190-25M | 7C168-35C | 7 C 168 -25C | 7 C 268 -60C | 7 C 268 -50C |
| 27507C | $27 \mathrm{SO7AC}$ | 7C168-45M | 7 C 168 -35M+ | 7C268-60M | 7 C 268 -50M+ |
| 27S07M | 27S07AM | 7C169-35C | 7C169-25C | 7C269-50C | $7 \mathrm{C} 269-40 \mathrm{C}+$ |
| 27S07M | 7C190-25M | 7C169-40M | $7 \mathrm{C} 169-35 \mathrm{M}+$ | 7C269-60C | $7 \mathrm{C} 269-50 \mathrm{C}$ |
| 2901CC | 7C901-31C | $7 \mathrm{C} 170-35 \mathrm{C}$ | $7 \mathrm{C} 170-25 \mathrm{C}$ | 7C269-60M | 7C269-50M+ |
| 2901 CM | 7C901-32M | 7C170-45C | $7 \mathrm{C} 170-35 \mathrm{C}$ | 7C281-45C | $7 \mathrm{C} 281-30 \mathrm{C}$ |
| 2909AC | 7C909-40C | 7C170-45M | 7C170-35M | 7C282-45C | $7 \mathrm{C} 282-30 \mathrm{C}+$ |
| 2909AM | 7C909-40M | 7 C 171 -35C | $7 \mathrm{C} 171-25 \mathrm{C}$ | 7C291-35C | $7 \mathrm{C} 291-25 \mathrm{C}+$ |
| 2910AC | $7 \mathrm{C} 910-50 \mathrm{C}$ | 7C171-45M | $7 \mathrm{Cl71-35M}+$ | $7 \mathrm{C} 291-50 \mathrm{C}$ | 7C291-35C |
| 2910AM | 7C910-51M | 7C172-35C | 7C172-25C | 7C291-50M | 7C291-35M |
| 2910 C | 2910AC | 7C172-45M | 7C172-35M+ | 7C291A-35C | 7C291AL-35C |
| 2910M | 2910AM | 7C186L-45M | 7C186-45M | 7C291A-35M | 7C291A-30M |
| 2911AC | 7C911-40C | 7C189-25C | 7 C 189 -15C+ | 7C291A-50C | 7C291AL-50C |
| 2911AM | 7C911-40M | 7C190-25C | $7 \mathrm{Cl} 190-15 \mathrm{C}+$ | 7C291A-50M | 7C291A-35M |
| $3341-2 \mathrm{C}$ | $7 \mathrm{C} 401-5 \mathrm{C}+$ | 7C191-45M | 7C191-35M | 7C291AL-35C | $7 \mathrm{C} 291 \mathrm{~A}-25 \mathrm{C}+$ |
| 3341-2M | 7C401-10M | 7C192-45M | 7C192-35M | 7C291AL-50C | 7C291AL-35C |
| 3341C | 3341-2C | 7C194-35C | $7 \mathrm{C} 194-25 \mathrm{C}$ | 7C291L-35C | 7C291-35C+ |
| 3341M | 3341-2M | 7C194-45C | $7 \mathrm{C} 194-35 \mathrm{C}+$ | 7C291L-50C | 7C291L-35C |
| 54S189M | 27S03M | 7C194-45M | 7C194-35M | 7C292-35C | 7C292-25C+ |
| 6116-45C | 6116-35C | 7C196-35C | 7C196-25C | 7C292-50C | 7C292-35C |
| 6116-55C | 6116-45C | 7C196-45C | $7 \mathrm{Cl} 196-35 \mathrm{C}+$ | $7 \mathrm{C} 292 \mathrm{~L}-35 \mathrm{C}$ | $7 \mathrm{C} 292-35 \mathrm{C}+$ |
| 6116-55M | 6116-45M | 7C197-35C | $7 \mathrm{C} 197-25 \mathrm{C}$ | $7 \mathrm{C} 292 \mathrm{~L}-50 \mathrm{C}$ | $7 \mathrm{C} 292 \mathrm{~L}-35 \mathrm{C}$ |


| CYPRESS | CYPRESS |
| :---: | :---: |
| 7C293A-35C | 7C293AL-35C |
| 7C293A-35M | 7C293A-30M |
| 7C293A-50C | 7C293AL-50C |
| 7C293A-50M | 7C293A-35M |
| 7C293AL-35C | 7C293A-20C+ |
| 7C293AL-50C | 7C293AL-35C |
| 7C401-10C | 7C401-15C |
| 7C401-10M | 7C401-15M |
| 7C401-5C | 7C401-10C |
| 7C402-10C | 7C402-15C |
| 7C402-10M | 7C402-15M |
| 7C402-5C | 7C402-10C |
| 7C403-10C | 7C403-15C |
| 7C403-10M | 7C403-15M |
| 7C403-15C | 7C403-25C |
| 7C403-15M | 7C403-25M |
| 7C404-10C | 7C404-15C |
| 7C404-10M | 7C404-15M |
| 7C404-15C | 7C404-25C |
| 7C404-15M | 7C404-25M |
| 7C408-15C | 7C408-25C |
| 7C408-15M | 7C408-25M |
| 7C408-25C | 7C408-35C |
| 7C409-15C | 7C409-25C |
| 7C409-15M | 7C409-25M |
| 7C409-25C | 7C409-35C |
| 7C420-40C | 7C420-30C |
| 7C420-40M | 7C420-30M |
| 7C420-65C | 7C420-40C |
| 7C420-65M | 7C420-40M |
| 7C421-40C | 7C421-30C |
| 7C421-40M | 7C421-30M |
| 7C421-65C | 7C421-40C |
| 7C421-65M | 7C421-40M |
| 7C424-40C | 7C424-30C |
| 7C424-40M | 7C424-30M |
| 7C424-65C | 7C424-40C |
| 7C424-65M | 7C424-40M |
| 7C425-40C | 7C425-30C |
| 7C425-40M | 7C425-30M |
| 7C425-65C | 7C425-40C |
| 7C425-65M | 7C425-40M |
| 7C428-40C | 7C428-30C |
| 7C428-40M | 7C428-30M |
| 7C428-65C | 7C428-40C |
| 7C428-65M | 7C428-40M |
| 7C429-40C | 7C429-30C |
| 7C429-40M | 7C429-30M |
| 7C429-65C | 7C429-40C |
| 7C429-65M | 7C429-40M |
| 7C510-55C | 7C510-45C |
| 7C510-65C | 7C510-55C |
| 7C510-65M | 7C510-55M |
| 7C510-75C | 7C510-65C |
| 7C510-75M | 7C510-65M |
| 7C516-45C | 7C516-38C |
| 7C516-55C | 7C516-45C |
| 7C516-55M | 7C516-42M |
| 7C516-75C | 7C516-55C |
| 7C516-75M | 7C516-55M |
| 7C517-45C | 7C517-38C |
| 7C517-55C | 7C517-45C |


| CYPRESS | CYPRESS |
| :--- | :--- |
| 7C517-55M | 7C517-42M |
| 7C517-75C | 7C517-55C |
| 7C517-75M | 7C517-55M |
| 7C901-31C | 7C901-23C+ |
| 7C901-32M | 7C901-27M |
| 7C909-40C | 7C909-30C |
| 7C909-40M | 7C909-30M |
| 7C910-50C | 7C910-40C |
| 7C910-51M | 7C910-46M |
| 7C910-93C | 7C910-50C |
| 7C910-99M | 7C910-51M |
| 7C9101-40C | 7C9101-30C |
| 7C9101-45M | 7C9101-35M |
| 7C911-40C | 7C911-30C |
| 7C911-40M | 7C911-30M |
| 9122-25C | 7C122-15C |
| 9122-25C | 91L22-25C |
| 9122-35C | 9122-25C |
| 9122-35C | 91L222-35C |
| 9122-45C | 93L22C |
| 91L22-25C | 7C122-25C |
| 91L22-35C | 7C122-35C |
| 91L22-45C | 93L422AC |
| 93422AC | 7C122-35C |
| 93422AC | 9122-35C |
| 93422AM | 7C122-35M |
| 93422C | 93L422AC |
| 93422M | 93422AM |
| 93422M | 93L422AM |
| 93L422AC | 7C122-35C |
| 93L422AC | 91L22-45C |
| 93L422AM | 7C122-35M |
| 93L422C | 93L422AC |
| 93L422M | 93L422AM |
| M1220HD-10C | 7M194-10DC |
| M1220HD-12C | 7M194-12DC |
| M1220HD-15C | 7M194-15DC |
| M1220HD-20C | 7M194-20DC |
| M1220HD-12MB | 7M194-12DMB |
| M1220HD-15MB | 7M194-15DMB |
| M1220HD-20MB | 7M194-20DMB |
| M1400HD-10C | 7M199-10DC |
| M1400HD-12C | 7M199-12DC |
| M1400HD-15C | 7M199-15DC |
| M1400HD-20C | 7M199-20DC |
| M1400HD-12MB | 7M199-12DMB |
| M1400HD-15MB | 7M199-15DMB |
| M1400HD-20MB | 7M199-20DMB |
| PALC16L8-25C | PALC16L8L-25C |
| PALC16L8-30M | PALC16L8-20M |
| PALC16L8-35C | PALC16L8-25C |
| PALC16L8-40M | PALC16L8-30M |
| PALC16L8L-35C | PALC16L8L-25C |
| PALC16R4-25C | PALC16R4L-25C |
| PALC16R4-30M | PALC16R4-20M |
| PALC16R4-35C | PALC16R4-25C |
| PALC16R4L-40M | PALC16R4-30M |
| PALC16R6-25C | PALC16R4L-25C |
| PALC16R6-30M | PALC16R6L-25C |
| PALC16R6-35C | PALC16R6-20M |
|  |  |
| PALC16R6-25C |  |


| CYPRESS | CYPRESS |
| :---: | :---: |
| PALC16R6-40M | PALC16R6-30M |
| PALC16R6L-35C | PALC16R6L-25C |
| PALC16R8-25C | PALC16R8L-25C |
| PALC16R8-30M | PALC16R8-20M |
| PALC16R8-35C | PALC16R8-25C |
| PALC16R8-40M | PALC16R8-30M |
| PALC16R8L-35C | PALC16R8L-25C |
| PALC22V10-35C | PALC22V10-25C |
| PALC22V10-40M | PALC22V10-30M |
| PALC22V10L-25C | PALC22V10-25C |
| PALC22V10L-35C | PALC22V10L-25C |
| PLDC20G10-35C | PLDC20G10-25C |
| PLDC20G10-40M | PLDC20G10-30M |
| ALTERA | CYPRESS |
| PREFIX:EPM | PREFIX:CY |
| PREFIX:EP | PREFIX:PLD |
| 5032DC | 7C344-25WC |
| 5032DC-2 | 7C344-20WC |
| 5032DM | 7C344-25WMB |
| 5032JC | 7C344-25HC |
| 5032JC-2 | 7C344-20HC |
| 5032JM | 7C344-25HMB |
| 5032LC | 7C344-25JC |
| 5032LC-2 | 7C344-20JC |
| 5032PC | 7C344-25PC |
| 5032PC-2 | 7C344-20PC |
| 5064JC | 7C343-35HC |
| 5064JC-2 | 7C343-30HC |
| 5064JM | 7C343-35HMB |
| 5128GC | 7C342-35RC |
| $5128 \mathrm{GC}-1$ | 7C342-25RC |
| $5128 \mathrm{GC}-2$ | 7C342-30RC |
| 5128GM | 7C342-35RMB |
| 5128JC | 7C342-35HC |
| 5128 JC - 1 | $7 \mathrm{C} 342-25 \mathrm{HC}$ |
| $5128 \mathrm{JC}-2$ | $7 \mathrm{C} 342-30 \mathrm{HC}$ |
| 5128JM | 7C342-35HMB |
| 5128LC | 7C342-35JC |
| 5128LC-1 | 7C342-25JC |
| 5128LC-2 | 7C342-30JC |
| 610-25C | 610-25C |
| 610-35M | $610-25 \mathrm{MB}$ |
| 610A-10C | $610-10 \mathrm{C}$ |
| 610A-12C | $610-12 \mathrm{C}$ |
| 610A-15C | 610-15C |
| AMD | CYPRESS |
| PREFIX:Am | PREFIX:CY |
| PREFIX:SN | PREFIX:CY |
| SUFFIX:B | SUFFIX:B |
| SUFFIX:D | SUFFIX:D |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:L | SUFFIX:L |
| SUFFIX:P | SUFFIX:P |
| 2130-100C | 7C130-55C |
| 2130-120C | 7C130-55C |
| 2130-55C | 7C130-45C |
| 2130-55C | 7C130-55C |
| 2130-55JC | 7C131-45C |
| 2130-55JC | 7C131-55C |
| 2130-70C | $7 \mathrm{Cl} 130-55 \mathrm{C}$ |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $I_{C C}$ and 5 mA on $\mathrm{I}_{\text {SB }}$
$+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$

* $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{S B}$
$-=$ functionally equivalent
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M

Product Line Cross Reference

| AMD | CYPRESS |
| :---: | :---: |
| 27S03AC | 27S03AC |
| 27S03AM | 27S03AM |
| 27S03C | 27S03C |
| 27S03M | 27S03M |
| 27S07AC | 27S07AC |
| 27S07AM | 27S07AM |
| 27S07C | 27S07C |
| 27S07M | 27S07M, |
| 27S181AC | 7C282-30C |
| 27S181AM | 7C282-45M |
| 27S181C | 7C282-45C |
| 27S181M | 7C282-45M |
| 27S191AC | 7C292-35C |
| 27S191AM | 7C292-50M |
| 27S191C | 7C292-50C |
| 27S191M | 7C292-50M |
| 27S191SAC | 7C292A-20C |
| 27S25AC | 7C225-30C |
| 27S25AM | 7C225-35M |
| 27S25C | 7C225-40C |
| 27S25M | 7C225-40M |
| 27S25SAC | 7C225-25C |
| 27S25SAM | 7C225-35M |
| 27S281AC | 7C281-30C |
| 27S281AM | 7C281-45M |
| 27S281C | 7C281-45C |
| 27S281M | 7C281-45M |
| 27S291AC | 7C291-35C |
| 27S291AM | 7C291-50M |
| 27S291C | 7C291-50C |
| 27S291M | 7C291-50M |
| 27S291SAC | 7C291A-25C |
| 27S291SAM | 7C291A-30M |
| 27S35AC | 7C235-30C |
| 27S35AM | 7C235-40M |
| 27S35C | 7C235-40C |
| 27S35M | 7C235-40M |
| 27S45AC | 7C245-35C |
| 27S45AM | 7C245-45M |
| 27S45C | 7C245-45C |
| 27S45M | 7C245-45M |
| 27S45SAC | 7C245-25C |
| 27S45SAM | 7C245A-25M- |
| 27549-30M | 7C264-30MB |
| 27549-30M | 7C263-30MB |
| 27549-40 | 7C264-40C |
| 27549-40 | 7C263-40C |
| 27549-55 | 7C264-55 |
| 27549-55 | 7C263-55 |
| 27549-55M | 7C264-55MB |
| 27549-55M | 7C263-55MB |
| 27S51C | 7C254-55C |
| 27S51M | 7C254-65M |
| 2841AC | 3341C |
| 2841AM | 3341M |
| 2841C | 3341C |
| 2841M | 3341M |
| 2901BC | 2901CC |
| 2901BM | 2901CM |
| 2901CC | 2901CC |
| 2901 CM | 2901CM |
| 2909AC | 2909 AC |

## Product Line Cross Reference

| AMD | CYPRESS |
| :---: | :---: |
| 91L22-60C | 7C122-35C+ |
| 91L50-25C | 7C150-25C |
| 91L50-35C | 7C150-35C |
| 91L50-45C | 7C150-35C |
| 93422AC | 93422AC |
| 93422AM | 93422AM |
| 93422C | 93422C |
| 93422M | 93422M |
| 93L422AC | 93L422AC |
| 93L422AM | 93L422AM |
| 93L422C | 93L422C |
| 93L422M | 93L422M |
| 99C164-35C | 7C164-35C+ |
| 99C164-45C | 7C164-45C+ |
| 99C164-45M | 7C164-45M+ |
| 99C164-55C | 7C164-45C+ |
| 99C164-55M | 7C164-45M+ |
| 99C164-70C | 7C164-45C+ |
| 99C164-70M | 7C164-45M |
| 99C165-35C | 7C166-35C+ |
| $99 \mathrm{C} 165-45 \mathrm{C}$ | 7C166-45C+ |
| 99C165-45M | 7C166-45M+ |
| 99C165-55C | 7C166-45C+ |
| 99C165-55M | 7C166-45M+ |
| $99 \mathrm{C} 165-70 \mathrm{C}$ | 7C166-45C+ |
| 99C165-70M | 7C166-45M+ |
| 99C641-25C | 7C187-25C |
| 99C641-35C | 7C187-35C |
| 99C641-45C | 7C187-45C |
| 99C641-45M | 7C187-45M |
| 99C641-55C | 7C187-45C |
| 99C641-55M | 7C187-45M |
| 99C641-70C | 7C187-45C |
| 99C641-70M | 7C187-45M |
| 99C68-35C | 7C168A-35C |
| 99C68-45C | 7C168A-45C* |
| 99C68-45M | $7 \mathrm{C} 168 \mathrm{~A}-45 \mathrm{M}^{*}$ |
| 99C68-55C | 7C168A-45C* |
| 99C68-55M | 7C168A-45M* |
| 99C68-70C | 7C168A-45C* |
| 99C68-70M | $7 \mathrm{C} 168 \mathrm{~A}-45 \mathrm{M}^{*}$ |
| $99 \mathrm{C} 88 \mathrm{H}-35 \mathrm{C}$ | 7C186-35C |
| $99 \mathrm{C} 88 \mathrm{H}-45 \mathrm{C}$ | 7C186-45C |
| $99 \mathrm{C} 88 \mathrm{H}-45 \mathrm{M}$ | 7C186-45M |
| $99 \mathrm{C} 88 \mathrm{H}-55 \mathrm{C}$ | 7C186-55C |
| $99 \mathrm{C} 88 \mathrm{H}-55 \mathrm{M}$ | 7C186-55M |
| $99 \mathrm{C} 88 \mathrm{H}-70 \mathrm{C}$ | 7C186-55C |
| $99 \mathrm{C} 88 \mathrm{H}-70 \mathrm{M}$ | 7C186-55M |
| 99CL68-35C | 7C168A-35C |
| 99CL68-45C | 7C168A-45C* |
| 99CL68-45M | 7C168A-45M* |
| 99CL68-55C | 7C168A-45C* |
| 99CL6855M | 7C168A-45M* |
| 99CL68-70C | 7C168A-45C* |
| 99CL68-70M | 7C168A-45M* |
| PAL16L8A-4C | PALC16L8L-35C |
| PAL16L8A-4M | PALC16L8-40M |
| PAL16L8AC | PALC16L8-25C |
| PAL16L8ALC | PALC16L8-25C |
| PAL16L8ALM | PALC16L8-30M |
| PAL16L8AM | PALC16L8-30M |
| PAL16L8BM | PALC16L8-20M |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on ISB
$+=$ meets all performance specs but may not meet $I_{C C}$ or ISB

* $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\text {SB }}$
- = functionally equivalent
$\dagger=$ SOIC only
末 = 32-pin LCC crosses to the 7C198M SEMICONDUCTOR


## AMD

## PAL16L8C

PAL16L8LC
PAL16L8LM
PAL16L8M
PAL16L8QC PAL16L8QM PAL16R4A-4C PAL16R4A-4M PAL16R4ALC PAL16R4ALM PAL16R4AM PAL16R4BM PAL16R4C PAL16R4LC PAL16R4LM PAL16R4M PAL16R4QC PAL16R4QM PAL16R6A-4C PAL16R6A-4M PAL16R6AC PAL16R6ALC PAL16R6ALM PAL16R6AM PAL16R6BM PAL16R6C PAL16R6LC PAL16R6LM PAL16R6M PAL16R6QC PAL16R6QM PAL16R8A-4C PAL16R8A-4M PAL16R8AC PAL16R8ALC PAL16R8ALM PAL16R8AM PAL16R8BM PAL16R8C PAL16R8LC PAL16R8LM PAL16R8M PAL16R8QC PAL16R8QM PAL22V10-7C PAL22V10-7C PAL22V10-10 PAL22V10-10C PAL22V10-10C PAL22V10-15 PAL22V10-15/B PAL22V10-20/B PAL22V10-25/B PAL22V10-30/B PAL22V10-15C PAL22V10-15C PAL22V10-25C PAL22V10-25C PAL22V10/B PAL22V10A/B PAL22V10AC PAL22V10AC

CYPRESS
PALC16L8-35C
PALC16L8-35C
PALC16L8-40M
PALC16L8-40M
PALC16L8L-35C
PALC16L8-40M
PALC16R4L-35C
PALC16R4-40M
PALC16R4-25C
PALC16R4-30M
PALC16R4-30M
PALC16R4-20M
PALC16R4-35C
PALC16R4-35C
PALC16R4-40M
PALC16R4-40M
PALC16R4L-35C
PALC16R4-40M
PALC16R6L-35C
PALC16R6-40M
PALC16R6-25C
PALC16R6-25C
PALC16R6-30M
PALC16R6-30M
PALC16R6-20M
PALC16R6-35C
PALC16R6-35C
PALC16R6-40M
PALC16R6-40M
PALC16R6L-35C
PALC16R6-40M
PALC16R8L-35
PALC16R8-40M
PALC16R8-25C
PALC16R8-25C
PALC16R8-30M
PALC16R8-30M
PALC16R8-20M
PALC16R8-35C
PALC16R8-35C
PALC16R8-40M
PALC16R8-40M
PALC16R8L-35
PALC16R8-40M PALC22V10D-7C
PAL22V10C-7C
PAL22V10C-10
PALC22V10D-10C
PAL22V10C-10C
PAL22V10C-15M
PAL22V10C-15MB
PALC22V10-20MB
PALC22V10-25MB
PALC22V10-30MB
PALC22V10D-15C
PAL22V10C-12C
PALC22V10-25C
PALC22V10L-25C PALC22V10-40MB PALC22V10-30MB PALC22V10-20C
PALC22V10-25C

| AMD | CYPRESS |
| :---: | :---: |
| PAL22V10AC | PALC22V10L-25C |
| PAL22V10AM | PALC22V10-30M |
| PAL22V10C | PALC22V10-35C |
| PAL22V10M | PALC22V10-40M |
| PALC22V10 | PALC22V10-35C |
| PALC22V10 | PALC22V10L-35C |
| PALCE16V8H-15C | PLDC18G8-12C |
| PALCE16V8H-15C | PLDC18G8-15C |
| PALCE16V8H-20/B | PLDC18G8-15MB |
| PALCE16V8H-20/B | PLDC18G8-20MB |
| PALCE16V8H-25/B | PLDC18G8-20MB |
| PALCE16V8H-25C | PLDC18G8-20C |
| PALCE22V10H-15C | PALC22V10B-15C |
| PALCE22V10H-25/B | PALC22V10-25MB |
| PALCE22V10H-25C | PALC22V10L-25C |
| PALCE22V10H-25C | PALC22V10-25C |
| PALCE22V10H-25C | PALC22V10L-25C |
| PALCE22V10Q-25C | PALC22V10L-25C |
| PALCE22V10H-30/B | PALC22V10-30MB |
| PALCE610H-15 | PLD610-15C |
| PALCE610H-25 | PLD610-25C |
| ANALOGDEV | CYPRESS |
| PREFIX:ADSP | PREFIX:CY |
| SUFFIX:883B | SUFFIX:B |
| SUFFIX:D | SUFFIX:D |
| SUFFIX:E | SUFFIX:L |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:G | SUFFIX:G |
| 1010A | 7C510-65C+ |
| 1010J | 7C510-75C+ |
| 1010K | 7C510-75C+ |
| 1010S | 7C510-75M+ |
| 1010T | 7C510-75M+ |
| 7C901-27M | 7C910-32M |
| 7C901-32M | 2901 CM |
| AT\&T | CYPRESS |
| 7C116-20 | 6116A-20C |
| 7C116-25 | 6116A-25C |
| 7C166-10 | 7B166-10C |
| 7C166-12 | 7B166-12C |
| 7C166-15 | 7C166-15C |
| 7C166-20 | 7C166-20C |
| 7C166-25 | 7C166-25C |
| 7C185-10 | 7B185-10C |
| 7C185-12 | 7C185-12C |
| 7C185-15 | 7C185-15C |
| 7C185-20 | 7C185-20C |
| 7C185-25 | 7C185-25C |
| 7C183-25 | 7C183-25C |
| 7C183-35 | 7C183-35C |
| 7C183-45 | 7C183-45C |
| 7C194-15 | 7B194-12C |
| 7C194-15 | 7B194-15C |
| 7C194-20 | 7B194-20C |
| 7C194-25 | 7C194-25C |
| 7C199-12 | 7B199-12C |
| 7C199-15 | 7B199-15C |
| 7C199-20 | 7B199-20C |
| 7C199-25 | 7C199-25C |
| 7C157-20 | 7C157A-18C |


| AT\&T | CYPRESS |
| :---: | :---: |
| 7C157-20 | 7C157A-20C |
| 7C157-24 | 7C157A-24C |
| 7C157-33 | 7C157A-33C |
| ATMEL | CYPRESS |
| PREFIX:AT | PREFIX:CY |
| 28HC191/L | 7C292A |
| 28HC291/L | 7 C 293 A |
| 28HC642 | 7C261 |
| 22V10 | PALC22V10 |
| 22V10-15 | PALC22V10B |
| DALLAS | CYPRESS |
| PREFIX:DS | PREFIX:CY |
| 2009 | 7C420-PC |
| 2010 | 7C424-PC |
| 2011 | 7C428-PC |
| DENSEPAK | CYPRESS |
| PREFIX:DPS | PREFIX:CYM |
| 1027-25C | $1621 \mathrm{HD}-25 \mathrm{C}$ |
| 1027-25C | $161 \mathrm{HD}-25 \mathrm{C}$ |
| 1027-35C | $1621 \mathrm{HD}-30 \mathrm{C}$ |
| 1027-35C | $1621 \mathrm{HD}-35 \mathrm{C}$ |
| 1027-45C | 1621HD-45C |
| 1027-55C | $1621 \mathrm{HD}-55 \mathrm{C}$ |
| 16X17-25C | $1611 \mathrm{HV}-25 \mathrm{C}$ |
| 16X17-25C | $1611 \mathrm{HV}-25 \mathrm{C}$ |
| 16X17-35C | $1611 \mathrm{HV}-35 \mathrm{C}$ |
| 16X17-35C | $1611 \mathrm{HV}-35 \mathrm{C}$ |
| 16X17-45C | $1611 \mathrm{HV}-45 \mathrm{C}$ |
| 16X17-45C | $1611 \mathrm{HV}-45 \mathrm{C}$ |
| 16X17-55C | 1611HV-55C |
| 6432-45C | 1830HD-45C |
| 6432-55C | 1830HD-55C |
| 6432-55C | $1830 \mathrm{HD}-55 \mathrm{C}$ |
| 8M624-100C | $1623 \mathrm{HD}-85 \mathrm{C}$ |
| 8M624-85C | $1623 \mathrm{HD}-100 \mathrm{C}$ |
| 8M656-35C | 1610HD-35C |
| 8M656-70C | $1610 \mathrm{HD}-70 \mathrm{C}$ |
| EDI | CYPRESS |
| PREFIX:ED | PREFIX:CYM |
| 816H16C-25 | 1611HV-25C |
| $816 \mathrm{H} 16 \mathrm{C}-35$ | 1611HV-35C |
| $816 \mathrm{H} 16 \mathrm{C}-45$ | 1611HV-45C |
| 8464C-45 | 7C194-45 |
| 8F32256CXXMZC | M1841PZ-XXC |
| 8F3264CXXMZC | M1831PZ-XXC |
| 8F8512CXXBC | 1465PC-XXC |
| 8F8512LPXXB6C | 1465LPD-XXC |
| 8F8512PXXB6C | 1465LPD-XXC |
| 8M16256C-25C9C | 1641HD-25C |
| 8M16256C-30C9C | $1641 \mathrm{HD}-30 \mathrm{C}$ |
| 8M16256C-35C9C | $1641 \mathrm{HD}-35 \mathrm{C}$ |
| 8M16256C-45C9C | 1641HD-45C |
| 8M16256C-55C9C | $1641 \mathrm{HD}-55 \mathrm{C}$ |
| 8M16256C-70C9C | $1641 \mathrm{HD}-55 \mathrm{C}$ |
| $8 \mathrm{M} 16256 \mathrm{C}-30 \mathrm{C} 9 \mathrm{MB}$ | 1641HD-30MB |
| 8M16256C-35C9MB | 1641HD-35MB |
| $8 \mathrm{M} 16256 \mathrm{C}-45 \mathrm{C} 9 \mathrm{MB}$ | 1641HD-45MB |
| $8 \mathrm{M} 16256 \mathrm{C}-55 \mathrm{C} 9 \mathrm{MB}$ | $1641 \mathrm{HD}-55 \mathrm{MB}$ |


| EDI | CYPRESS |
| :---: | :---: |
| 8M16256C-70C9MB | 1641HD-55MB |
| 8M32256CXXC6B | M1840HD-XXMB |
| 8M32256CXXC6B | M1840HD-XXC |
| 8M3264CXXC6B | M1830HD-XXMB |
| 8M3264CXXC6C | M1830HD-XXC |
| 8M8128C-100 | 1421HD-85C |
| 8M8128C-100CB | $1420 \mathrm{HD}-55 \mathrm{MB}$ |
| $8 \mathrm{M} 8128 \mathrm{C}-60 \mathrm{CB}$ | 1420HD-55MB |
| 8M8128C-60CC | 1420HD-55C |
| 8M8128C-70 | 1421HD-70C |
| 8M8512CXXC6B | 1466HD-XXMB |
| 8M8512CXXC6C | $1466 \mathrm{HD}-\mathrm{XXC}$ |
| 8M8512CXXM6C | 1464PD-XXC |
| 8M8512LPXXC6B | 1466LHD-XXMB |
| 8M8512PXXC6B | 1466LHD-XXMB |
| H816H16C-25CC- | $1611 \mathrm{HV}-25 \mathrm{C}$ |
| H816H16C-35CC- | 1611HV-35C |
| H816H16C-45CC- | 1611HV-45C |
| H816H16C-55CC- | 1611HV-45C |
| H816H64C-35CC | 1621HD-35C |
| H816H64C-35MHR | 1621HD-35MB |
| H816H64C-45CC | 1621HD-45C |
| H816H64C-45MHR | $1621 \mathrm{HD}-45 \mathrm{MB}$ |
| H816H64C-55CC | 1621HD-45C |
| H816H64C-55MHR | 1621HD-45MB |
| H816H64C-70CC | 1621HD-45C |
| H816H64C-70MHR | 1621HD-45MB |
| FAIRCHILD | CYPRESS |
| PREFIX:F | PREFIX:CY |
| SUFFIX:D | SUFFIX:D |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:L | SUFFIX:L |
| SUFFIX:P | SUFFIX:P |
| SUFFIX:QB | SUFFIX:B |
| 100E422-5 | 100E422-5C |
| 100E422-7 | 100E422-7C |
| 10E422-7 | 10E422-7C |
| 100E474-7 | 100E474-7C |
| 10E474-7 | 10E474-7C |
| 1600 C 45 | 7C187-45C |
| 1600 C 55 | 7C187-45C |
| 1600 C 70 | 7C187-45C |
| 1600M55 | 7C187-45M |
| 1600M70 | 7C187-45M |
| 1601 C 55 | 7C187-45C |
| 1620 C 35 | 7C164-35C+ |
| 1620M35 | 7C164-35M |
| 1620M45 | 7C164-45M |
| 1621 C 25 | 7C164-25C+ |
| 1622C25 | 7C166-25C+ |
| 1622 C 35 | 7C166-35C+ |
| 1622M35 | 7C166-35M |
| 1622M45 | 7C166-45M |
| 16L8A | PALC16L8-20M |
| 16L8A | PALC16L8-25C |
| 16P8A | PALC16L8-20M |
| 16P8A | PALC16L8-25C- |
| 16R4A | PALC16R4-20M |
| 16R4A | PALC16R4-25C |
| 16R6A | PALC16R6-20M |


| FAIRCHILD | CYPRESS |
| :---: | :---: |
| 16R6A | PALC16R6-25C |
| 16R8A | PALC16R8-20M |
| 16R8A | PALC16R8-25C |
| 16RP4A | PALC16R4-20M |
| 16RP4A | PALC16R4-25C |
| 16RP6A | PALC16R6-20M |
| 16RP6A | PALC16R6-25C |
| 16RP8A | PALC16R8-20M |
| 16RP8A | PALC16R8-25C |
| 3341AC | 3341C |
| 3341 C | 3341 C |
| 54F189 | 7C189-25M- |
| 54F219 | 7C190-25M- |
| 54F413 | 7C401-15M |
| 54S189M | 54S189M |
| 74AC1010-40 | 7C510-45C |
| 74F189 | 7C189-25C- |
| 74F219 | $7 \mathrm{C} 190-25 \mathrm{C}-$ |
| 74F413 | 7C401-15C |
| 74LS189 | 27LS03C |
| 74S189 | 74S189C |
| 93422AC | 93422AC |
| 93422AM | 93422AM |
| 93422C | 93422C |
| 93422M | 93422M |
| 93475C | 2149-45C |
| 93LA22AC | 93L422AC |
| 93L422AM | 93L422AM |
| 93L422C | 93L422C |
| 93L422M | 93L422M |
| 93Z451AC | 7C282-30C |
| 93Z451AM | 7C282-45M |
| 93Z451C | 7C282-30C |
| 93Z451M | 7C282-45M |
| 93Z511C | 7C292-35C |
| 93Z511M | 7C292-50M |
| 93Z565AC | 7C264-45C |
| 93Z565AM | 7C264-55M |
| 93Z565C | 7C264-55C |
| 93Z565M | 7C264-55M |
| 93Z611C | 7C292-25C |
| 93Z611M | 7C291A-30M |
| 93Z665C | 7C264-35C |
| 93Z665M | 7C264-45M |
| 93Z667C | 7C263-35C |
| 93Z667M | 7C261-45M |
| FUJITSU | CYPRESS |
| PREFIX:MB | PREFIX:CY |
| PREFIX:MBM | PREFIX:CY |
| SUFFIX:F | SUFFIX:F |
| SUFFIX:M | SUFFIX:P |
| SUFFIX:Z | SUFFIX:D |
| 100422A-5C | 100E422-5C |
| 100422A-7C | 100E422L-7C |
| 100422AC | 100E422L-7C |
| 100470A-7 | 100E470-7C |
| 100470A-10 | 100E470-7C |
| 100470A-15 | 100E470-7C |
| 100474A-3C | 100E474-3.5C |
| 100474A-5C | 100E474-5C |
| 100474A-7C | 100E474L-7C |


| FUJTISU | CYPRESS |
| :---: | :---: |
| 100474AC | 100E474L-7C |
| 100484A-10 | 100E484L-7C |
| 100484A-8 | 100E484L-7C |
| 100484-15 | 100E484L-7C |
| 100C494-15 | 100E494L-12C |
| 101494-7 | 101E494-7 |
| 101494-8 | 101E494-8 |
| 101A484-5 | 101E484-5C |
| 10422A-5C | 10E422-5C |
| 10422A-7C | 10E422L-7C |
| 10422AC | 10E422L-7C |
| 10470A-7 | 10E470-7C |
| 10470A-10C | 10E470-7C |
| 10470A-15C | 10E470-7C |
| 10470A-20C | 10E470-7C |
| 10474A-3C | 10E474-4C |
| 10474A-5C | 10E474-5C |
| 10474A-7C | 10E474L-7C |
| 10474AC | 10E474L-7C |
| 10484-15 | 10E484L-7C |
| 10484A-8 | 10E484L-7C |
| 10484A-10 | 10E484L-7C |
| 10484A-5 | 10E484-5C |
| 10494-7 | 10E494-7C |
| 10C494-15 | 10E494L-12C |
| 2147H-35 | 2147-35C |
| 2147H-45 | 2147-45C |
| 2147H-55 | 2147-55C |
| 2147-70 | 2147-55C |
| 2148-55L | 21L48-55C |
| 2148-70L | 21L48-55C |
| 2149-45 | 2149-45C |
| 2149-55L | 21L49-55C |
| 2149-70L | 21L49-55C |
| 27256-17C | 7C274-55C |
| 27256-20C | 7C274-55C |
| 27256-25C | 7C274-55C |
| 27256A-15C | 7C274-55C |
| 27256A-17C | 7C274-55C |
| 27256A-20C | 7C274-55C |
| 27256A-25C | 7C274-55C |
| $27256 \mathrm{H}-10 \mathrm{C}$ | 7C274-55C |
| $27256 \mathrm{H}-12 \mathrm{C}$ | 7C274-55C |
| 2764-20C | 7C266-55C |
| 2764-25C | 7C266-55C |
| 2764-30C | 7C266-55C |
| 27C512-15C | 7C286-55C |
| 27C512-17C | 7C286-55C |
| 27C512-20C | 7C286-55C |
| 27C512-25C | 7C286-55C |
| 27C512-30C | 7C286-55C |
| 27C64-20C | 7C266-55C |
| 27C64-25C | 7C266-55C |
| 27C64-30C | 7C266-55C |
| 7132E | 7C282-45C |
| $7132 \mathrm{E}-\mathrm{SK}$ | 7C281-45C |
| $7132 \mathrm{E}-\mathrm{W}$ | 7C282-45M |
| 7132H | 7C282-45C |
| 7132H-SK | 7C281-45C |
| 7132 Y | 7C282-30C |
| $7132 \mathrm{Y}-\mathrm{SK}$ | 7C281-30C |
| 7138 E | 7C292-50C |

[^1]
## Product Line Cross Reference

| FUJTISU | CYPRESS |
| :---: | :---: |
| 7138E-SK | 7C291-50C |
| $7138 \mathrm{E}-\mathrm{W}$ | 7C292-50M |
| 7138H | 7C292-35C |
| 7138H-SK | 7C291-35C |
| 7138Y | 7C292-35C |
| 7138Y-SK | 7C291-35C |
| 7144E | 7C264-55C |
| $7144 \mathrm{E}-\mathrm{W}$ | 7C264-55M |
| 7144H | 7C264-55C |
| 7144Y | 7C264-45C |
| 7226RA-20 | $7 \mathrm{C} 225-30 \mathrm{C}$ |
| 7226RA-25 | 7C225-30C |
| 7232RA-20 | 7C235-30C |
| 7232RA-25 | 7C235-30C |
| 7238RA-20 | 7C245-25C |
| 7238RA-25 | 7C245-35C |
| 8128-10 | 7C128A-55C |
| 8128-15 | 7C128A-55C |
| 8167-70W | 7C167A-45M |
| 8167A-55 | 7C167A-45C |
| 8167A-70 | 7C167A-45C |
| 8168-55 | 7C168A-45C |
| 8168-70 | 7C168A-45C |
| 8168-70W | 7C168A-45M |
| 8171-55 | 7C187-45C |
| 8171-70 | 7C187-45C |
| 81C67-35 | 7C167A-35C |
| 81C67-45 | $7 \mathrm{C} 167 \mathrm{~A}-45 \mathrm{C}$ |
| 81C67-55W | 7C167A-45M |
| 81C68-45 | 7C168A-45C |
| 81C68-55W | 7C168A-45M + |
| 81C71-45 | 7C187-45C |
| 81C71-55 | 7C187-45C |
| 81C74-25 | 7C164-25C |
| 81C74-35 | 7C164-35C+ |
| 81C74-45 | 7C164-45C |
| 81C75-25 | 7C166-25C |
| 81C75-35 | 7C166-35C |
| 81C78-45 | 7C186-45C |
| 81C78-55 | 7C186-55C |
| $81 \mathrm{C} 81 \mathrm{~A}-35$ | 7C197-35 |
| $81 \mathrm{C} 81 \mathrm{~A}-45$ | 7C197-45 |
| 81C84A-35 | 7C194-35 |
| 81C84A-45 | 7C194-45 |
| 81C86-70 | 7C192-45C+ |
| 8287-35 | 7C199-35 |
| 8287-45 | 7C199-45 |
| 8464L-100 | 7C185-55C+ |
| 8464L-70 | 7C185-45C+ |
| HARRIS | CYPRESS |
| PREFIX:HM | PREFIX:CY |
| PREFIX:HPL | PREFIX:CY |
| SUFFIX:8 | SUFFIX:B |
| PREFIX:1 | SUFFIX:D |
| PREFIX:9 | SUFFIX:F |
| PREFIX:4 | SUFFIX:L |
| PREFIX:3 | SUFFIX:P |
| 16LC8-5 | PALC16L8L-35C |
| 16LC8-8 | PALC16L8-40M |
| 16LC8-9 | PALC16L8-40M |
| 16RC4-5 | PALC16R4L-35C |


| HARRIS | CYPRESS |
| :---: | :---: |
| 16RC4-8 | PALC16R4-40M |
| 16RC4-9 | PALC16R4-40M |
| 16RC6-5 | PALC16R6L-35C |
| 16RC6-8 | PALC16R6-40M |
| 16RC6-9 | PALC16R6-40M |
| 16RC8-5 | PALC16R8L-35C |
| 16RC8-8 | PALC16R8-40M |
| 16RC8-9 | PALC16R8-40M |
| 6-76161-2 | 7C291-50M |
| 6-76161-5 | 7C291-50C |
| 6-76161A-2 | 7C291-50M |
| 6-76161A-5 | 7C291-50C |
| 6-76161B-5 | 7C291-35C |
| 6-7681-5 | 7C281-45C |
| 6-7681A-5 | 7C281-45C |
| 65162-5 | $6116 \mathrm{~A}-55 \mathrm{C}^{*}$ |
| 65162-8 | 6116A-55M* |
| 65162-9 | 6116A-55M* |
| 65162B-5 | 6116A-55C* |
| 65162B-8 | 6116A-55M* |
| 65162B-9 | 6116A-55M* |
| 65162C-8 | 6116A-55M* |
| 65162C-9 | 6116A-55M* |
| 65162S-5 | 6116A-55C* |
| 65162S-9 | $6116 \mathrm{~A}-55 \mathrm{M}^{*}$ |
| 65262-8 | 7C167A-45M* |
| 65262-9 | $7 \mathrm{C} 167 \mathrm{~A}-45 \mathrm{M}^{*}$ |
| 65262B-8 | 7C167A-45M* |
| 65252B-9 | $7 \mathrm{C} 167 \mathrm{~A}-45 \mathrm{M}^{*}$ |
| 65262C-9 | $7 \mathrm{C} 167 \mathrm{~A}-45 \mathrm{M}^{*}$ |
| 65262S-9 | $7 \mathrm{C} 167 \mathrm{~A}-45 \mathrm{M}^{*}$ |
| 76161-2 | 7C292-50M |
| 76161A-2 | 7C292-50M |
| 76161A-5 | 7C292-50C |
| 76161B-5 | 7C292-35C |
| 76641-2 | 7C264-55M |
| 76641-5 | 7C264-55C |
| 76641A-5 | 7C264-45C |
| 7681-2 | 7C282-45M |
| 7681-5 | 7C282-45C |
| $7681 \mathrm{~A}-5$ | 7C282-45C |
| HITACHI | CYPRESS |
| PREFIX:HM | PREFIX:CY |
| PREFIX:HN | PREFIX:CY |
| SUFFIX:CG | SUFFIX:L |
| SUFFIX:G | SUFFIX:D |
| SUFFIX:P | SUFFIX:P |
| 100422C | 100E422L-7C |
| 100474-10C | 100E474L-7C |
| 100474-8C | 100E474L-7C |
| 100474C | 100E474L-7C |
| 100494-10 | 101E494-10C |
| 100494-12 | 100E494L-12C |
| 101494-10 | 101E494-10C |
| 101494-12 | 101E494L-10C |
| 10422C | 10E422L-7C |
| 10474-10C | 100E474L-7C |
| 10474-8C | 10E474L-7C |
| 10474C | 10E474L-7C |
| 10494-10 | 10E494-10C |
| 10494-12 | 10E494L-12C |


| HITACHI | CYPRESS |
| :---: | :---: |
| 25089 | 7C282-45C |
| 25089S | 7C282-45C |
| 25169S | 7C292-50C |
| 27256G-25C | 7C274-55C |
| 27256G-30C | 7C274-55C |
| 27512G-25C | 7C286-70C |
| 27512G-30C | 7C286-70C |
| 27C256G-17C | 7C274-55C |
| $27 \mathrm{C} 256 \mathrm{G}-20 \mathrm{C}$ | 7C274-55C |
| 27C256G-25C | 7C274-55C |
| 27C256G-30C | 7C274-55C |
| $27 \mathrm{C} 256 \mathrm{GHG}-70 \mathrm{C}$ | 7C274-55C |
| $27 \mathrm{C} 256 \mathrm{GHG}-85 \mathrm{C}$ | 7C274-55C |
| 4847 | 2147-55C |
| 4847-2 | 2147-45C |
| 4847-3 | 2147-55C |
| 6116ALS-12 | 6116A-55C* |
| 6116ALS-15 | 6116A-55C* |
| 6116ALS-20 | 6116A-55C* |
| 6116AS-12 | 6116A-55C+ |
| 6116AS-15 | 6116A-55C+ |
| 6116AS-20 | 6116A-55C+ |
| 6147 | 7C147-45C* |
| 6147-3 | $7 \mathrm{C} 147-45 \mathrm{C}^{*}$ |
| 6147H-35 | 7C147-35C+ |
| $6147 \mathrm{H}-45$ | 7C147-45C+ |
| $6147 \mathrm{H}-55$ | 7C147-45C+ |
| $6147 \mathrm{HL}-35$ | $7 \mathrm{C} 147-35 \mathrm{C}^{*}$ |
| 6147HL-45 | 7C147-45C* |
| 6147HL-55 | 7C147-55C* |
| 6148 | 7C148-45C |
| 6148H-35 | 21L48-35C |
| $6148 \mathrm{H}-45$ | 7C148-45C+ |
| $6148 \mathrm{H}-55$ | $7 \mathrm{C14845C+}$ |
| 6148HL-35 | 21L48-35C* |
| 6148HL-45 | 7C148-45C* |
| $6148 \mathrm{HL}-55$ | 7C148-45C* |
| 6148L | $7 \mathrm{C} 148-45 \mathrm{C}^{*}$ |
| 6167-6 | 7C167A-45C+ |
| 6167-8 | 7C167A-45C+ |
| $6167 \mathrm{H}-55$ | 7C167A-45C |
| $6167 \mathrm{H}-70$ | 7C167A-45C |
| $6167 \mathrm{HL}-55$ | 7C167A-45C* |
| $6167 \mathrm{HL}-70$ | 7C167A-45C* |
| 6167L-6 | $7 \mathrm{C} 167 \mathrm{~A}-45 \mathrm{C}^{*}$ |
| 6167L-8 | 7C167A-45C* |
| 6168H-45 | 7C168A-45C+ |
| 6168H-55 | 7C168A-45C+ |
| $6168 \mathrm{H}-70$ | 7C168A-45C+ |
| 6168HL-45 | 7C168A-45C* |
| $6168 \mathrm{HL}-55$ | 7C168A-45C* |
| 6168HL-70 | 7C168A-45C* |
| 6207P-35 | 7C197-35 |
| 6207P-45 | 7C197-45 |
| 6208P-35 | 7C194-35 |
| 6208P-45 | 7C194-45 |
| 62256 | $7 \mathrm{C} 198 *$ |
| 624256-35C | 7C106-35C |
| 624256-45C | 7C106-45C |
| 624257-35C | $7 \mathrm{C} 102-35 \mathrm{C}$ |
| 624257-45C | 7C102-45C |
| 6264-10 | 7C186-55C+ |

## Product Line Cross Reference

| HITACHI | CYPRESS | IDT | CYPRESS | IDT | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6264-12 | 7C186-55C+ | $39 \mathrm{C01DB}$ | 7C901-27M+ | 6198SA20B | 7C166-A20MB |
| 6264-15 | 7C186-55C+ | $39 \mathrm{C01DC}$ | 7C901-23C+ | 6198SA25 | 7C166-25C |
| 6267-35 | 7C167A-35C+ | 39 C 09 A | 7C909-40C+ | 6198SA25B | 7C166-A25MB |
| 6267-45 | 7C167A-45C | 39 C 09 AB | 7C909-40M + | 6198SA30 | 7C166-25C |
| 6268-25 | 7C168A-25C | 39 C 10 B | 7C910-50C- | 6198SA30B | 7C166-A25MB |
| 6268-35 | 7C168A-35C | 39 C 10 BB | 7C910-51M | 6198SA45 | 7C166-45C |
| 62832 H | 7C199+ | 39 C 11 A | 7C911-40C+ | 6198SA45B | 7C166-A45MB |
| 62832 | 7C199 | 39 C 11 AB | 7C911-40M + | 6198SA55B | 7C166-A45MB |
| 6287-45 | 7C187-45C | 49C401 | 7C9101-40C- | 6198SA70B | 7C166-A45MB |
| 6287-55 | 7C187-45C | 49C401 | 7C9101-45M- | 6198SA85B | 7C166-A45MB |
| 6287-70 | 7C187-45C | 6116SA120B | 7C128A-55MB | 61B298S12 | 7B195-12C |
| 6288-35 | 7C164-35C | 6116SA150B | $6116 \mathrm{~A}-55 \mathrm{MB}$ | 61B298S15 | 7B195-15C |
| 6288-45 | 7C164-45C | 6116SA25 | 7C128A-25C | 61B298S20 | 7C195-20C |
| 6288-55 | 7C164-45C | 6116SA35 | 7C128A-35C | 61B298S15B | 7B195-15MB |
| 62A168-25 | 7C183-25C | 6116SA35 | 6116A-35C | 61B298S20B | 7B195-20MB |
| 62A168-35 | 7C183-35C | 6116SA35B | 7C128A-35MB | 7005 S35 | 7B144-25C |
| 62A168-45 | 7C183-45C | 6116SA35B | 6116A-35MB | 7005 S 35 | 7B144-35C |
| 6707-20 | 7C197-20C | 6116SA45 | 7C128A-45C | 7005S45B | 7B144-35MB |
| 6707-25 | 7C197-25C | 6116SA45 | $6116 \mathrm{~A}-45 \mathrm{C}$ | 71024LA25 | 7C108-25C |
| 6707A-15 | 7B197-15C | 6116SA45B | 7C128A-45MB | 71024LA30B | $7 \mathrm{C} 108-25 \mathrm{MB}$ |
| 6707A-20 | 7C197-20C | 6116SA45B | 6116A-45MB | 71024LA35 | 7C108-35C |
| 6707A-25 | 7C197-25C | 6116SA55B | 7C128A-55MB | 71024LA35B | $7 \mathrm{C} 108-35 \mathrm{MB}$ |
| 6708-20 | 7C194-20C | 6116SA55B | $6116 \mathrm{~A}-55 \mathrm{MB}$ | 71024LA45 | 7C108-45C |
| 6708-25 | 7C194-25C | 6116SA70B | 7C128A-55MB | 71024LA45B | $7 \mathrm{C} 108-45 \mathrm{MB}$ |
| 6708A-15 | 7B194-15C | 6116SA90B | $6116 \mathrm{~A}-55 \mathrm{MB}$ | 71024LA55 | $7 \mathrm{C} 108-55 \mathrm{C}$ |
| 6708A-20 | 7C194-20C | 61298SA25 | 7C196-25C | 71024LA55B | $7 \mathrm{C} 108-45 \mathrm{MB}$ |
| 6708A-25 | 7C194-25C | 61298SA25B | 7C196-25MB | 71024SA25 | 7C108-25C |
| 6709-20 | 7C195-20C | 61298SA35 | 7C196-35C | 71024SA30B | $7 \mathrm{C} 108-25 \mathrm{MB}$ |
| 6709-25 | 7C195-25C | 61298SA35B | 7C196-35MB | 71024SA35 | $7 \mathrm{C} 108-35 \mathrm{C}$ |
| 6709A-15 | 7B195-15C | 61298SA45 | 7C196-45C | 71024SA35B | $7 \mathrm{C} 108-35 \mathrm{MB}$ |
| 6709A-20 | 7C195-20C | 61298SA45B | 7C196-45MB | 71024SA45 | 7C108-45C |
| 6709A-25 | 7C195-25C | 61298SA55 | 7C196-45 | 71024SA45B | $7 \mathrm{C} 108-45 \mathrm{MB}$ |
| 6716-25 | 7C128A-25C | 61298SA55B | 7C196-45MB | 71024SA55 | 7C108-55C |
| 6716-30 | 7C128A-25C | 61298SA70B | 7C196-45MB | 71024SA55B | $7 \mathrm{C} 108-45 \mathrm{MB}$ |
| 6787-30 | 7C187-25C | 6167SA100B | 7C167A-45MB | 71024SA70 | 7C108-45 |
| 6788-25 | 7C164-25C | 6167SA25 | 7C167A-25C | 71024SA90 | 7C108-45 |
| 6788-30 | 7C164-25C | 6167SA35 | 7C167A-35C | 71028LA25 | 7C106-25C |
| 6788HA-12 | 7B164-12C | 6167SA35B | 7C167A-35MB | 71028LA30B | 7C106-25MB |
| 6789HA-12 | 7B166-12C | 6167SA45B | 7C167A-45MB | 71028LA35 | 7C106-35C |
|  |  | 6167SA55B | 7C167A-45MB | 71028LA35B | $7 \mathrm{C} 106-35 \mathrm{MB}$ |
| IDT | CYPRESS | 6167SA70B | 7C167A-45MB | 71028LA45 | 7C106-45C |
| PREFIX:IDT | PREFIX:CY | 6167SA85B | 7C167A-45MB | 71028LA45B | $7 \mathrm{C} 106-45 \mathrm{MB}$ |
| PREFIX:IDT | PREFIX:CYM | 6168SA100B | 7C168A-45MB | 71028LA55 | 7C106-45C |
| SUFFIX:B | SUFFIX:B | 6168SA15 | 7C168A-15C | 71028LA55B | 7C106-45MB |
| SUFFIX:D | SUFFIX:D | 6168SA20 | 7C168A-20C | 71028SA25 | 7C106-25C |
| SUFFIX:F | SUFFIX:F | 6168SA25 | 7C168A-25C | 71028SA30B | $7 \mathrm{C} 106-25 \mathrm{MB}$ |
| SUFFIX:L | SUFFIX:L | 6168SA25B | 7C168A-25MB | 71028SA35 | 7C106-35C |
| SUFFIX:P | SUFFIX:P | 6168SA35 | 7C168A-35C | 71028SA35B | 7C106-35MB |
| 100484S7 | 100E484L-7C | 6168SA35B | 7C168A-35MB | 71028SA45 | 7C106-45C |
| 100494S8 | 101E494-8C | 6168SA45B | 7C168A-45MB | 71028SA45B | $7 \mathrm{C} 106-45 \mathrm{MB}$ |
| 100494S10 | 101E494-10C | 6168SA55B | 7C168A-45MB | 71028SA55 | $7 \mathrm{C} 106-45 \mathrm{C}$ |
| 101484S7 | 100E484L-7C | 6168SA70B | 7C168A-45MB | 71028SA55B | 7C106-45MB |
| 101494S7 | 101E494-7C | 6168SA90B | 7C168A-45MB | 71256SA100B | 7C198-55MB |
| 101494S8 | 101E494-8C | 6197SA25 | $7 \mathrm{C} 170 \mathrm{~A}-25 \mathrm{C}$ | 71256SA25 | 7C198-25C |
| 101494S10 | 101E494-10C | 6197SA35 | 7C170A-35C | 71256SA30 | 7C198-25C |
| 10484S7 | 10E484L-7C | 6197SA35B | 7C170A-35MB | 71256SA30B | 7C198-25MB |
| 10494S7 | 10E494-7C | 6197SA45B | 7C170A-45MB | 71256SA35 | 7C198-35C |
| 10494S8 | 10E494-8C | 6197SA55 | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{C}$ | 71256SA35B | 7C198-35MB |
| 10494S10 | 10E494-10C | 6197SA55B | 7C170A-45MB | 71256 SA45 | 7C198-45C |
| 39 C 01 CB | 7C901-32M+ | 6198SA15 | 7C166-15C | 71256SA45B | $7 \mathrm{C} 198-45 \mathrm{MB}$ |
| 39 C 01 CC | $2901 \mathrm{CC}+$ | 6198SA19 | 7C166-15C | 71256SA55 | 7C198-55C |
| $39 \mathrm{C01CM}$ | $2901 \mathrm{CM}+$ | 6198SA20 | 7C166-20C | 71256 SA55B | 7C198-55MB |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $I_{C C}$ and 5 mA on $I_{S B}$
$+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$

* $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$
$-=$ functionally equivalent
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M

| IDT | CYPRESS | IDT | CYPRESS | IDT | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 71256SA70 | 7C198-55C | 7130LA70J52 | 7C131-55JC | 71321SA70B | 7C136-55MB |
| 71256SA70B | 7C198-55MB | 7130LA70L52 | 7C131-55LC | 71321 SA 90 | 7C136-55C |
| 71256SA85B | 7C198-55MB | 7130LA70L52B | 7C130-55LMB | 71321SA90B | 7C136-55MB |
| 71257SA25 | 7C197-25C | 7130LA90J52 | 7C130-55LC | 7132LA25 | 7C132-25C |
| 71257SA25B | 7C197-25MB | 7130LA90L52 | 7C131-55LC | 7132LA30 | 7C132-30C |
| 71257SA35 | 7C197-35C | 7130LA90L52B | 7C131-55LMB | 7132LA35 | 7C132-35C |
| 71257SA35B | 7C197-35MB | 7130SA100 | $7 \mathrm{C} 130-55 \mathrm{C}$ | 7132LA35B | $7 \mathrm{C} 132-35 \mathrm{MB}$ |
| 71257SA45 | 7C197-45C | 7130SA100B | 7C130-55MB | 7132LA45 | 7C132-45C |
| 71257SA45B | $7 \mathrm{C} 197-45 \mathrm{MB}$ | 7130 SA100L52 | 7C131-55LC | 7132LA45B | 7C132-45MB |
| 71257SA55 | 7C197-45C | 7130SA100L52B | 7C131-55LMB | 7132LA55 | 7C132-55C* |
| 71257SA55B | 7C197-45MB | 7130SA25 | 7C130-25C | 7132LA55B | 7C132-55MB |
| 71257SA70B | 7C197-45MB | 7130SA25L52 | 7C131-25LC | 7132LA70 | 7C132-55C* |
| 71258SA25 | 7C194-25C | 7130SA30 | 7C130-25C | 7132LA70B | 7C132-55M* |
| 71258SA25B | 7C194-25MB | 7130 SA30L52 | 7C131-25LC | 7132LA90 | 7C132-55C* |
| 71258SA35 | 7C194-35C | 7130SA25J52 | 7C131-25JC | 7132LA90B | 7C132-55M* |
| 71258SA35B | 7C194-35MB | 7130 SA30J52 | 7C131-30JC | 7132LA100 | 7C132-55C* |
| 71258SA45 | 7C194-45C | 7130SA35 | 7C130-35C | 7132LA100B | 7C132-55M* |
| 71258SA45B | 7C194-45MB | 7130SA35B | 7C130-35MB | 7132LA120B | 7C132-55M* |
| 71258SA55 | 7C194-45C | 7130SA35J52 | 7C131-35JC | 7132SA100 | 7C132-55C+ |
| 71258SA55B | 7C194-45MB | 7130SA35L52 | 7C131-35LC | 7132SA100B | 7C132-55M+ |
| 71258SA70B | $7 \mathrm{C} 194-45 \mathrm{MB}$ | 7130SA35L52B | 7C131-35LMB | 7132SA120B | 7C132-55M+ |
| 71281 SA 25 | 7C191-25C | 7130SA45 | $7 \mathrm{C} 130-45 \mathrm{C}$ | 7132SA25 | 7C132-25C |
| 71281SA25B | 7C191-25MB | 7130SA45B | 7C130-45MB | 7132SA30 | 7C132-30C |
| 71281 SA 35 | $7 \mathrm{C} 191-35 \mathrm{C}$ | 7130SA45J52 | 7C131-45JC | 7132SA35 | 7C132-35C |
| 71281SA35B | 7C191-35MB | 7130SA45L52 | 7C131-45LC | 7132SA35B | 7C132-35MB |
| 71281SA45 | 7C191-45C | 7130SA45L52B | 7C131-45LMB | 7132SA45 | 7C132-45C |
| 71281SA45B | 7C191-45MB | 7130SA55 | 7C130-55C | 7132SA45B | 7C132-45MB |
| 71281SA55 | $7 \mathrm{C} 191-45 \mathrm{C}$ | 7130SA55B | 7C130-55M | 7132SA55B | 7C132-55MB |
| 71281SA55B | 7C191-45MB | 7130SA55J52 | 7C131-55JC | 7132SA55 | 7C132-55C+ |
| 71281SA70B | 7C191-45MB | 7130SA55L52 | 7C131-55LC | 7132SA70 | 7C132-55C+ |
| 71282SA | $7 \mathrm{C} 192-25 \mathrm{C}$ | 7130SA55L52B | 7C131-55LMB | 7132SA70B | 7C132-55M+ |
| 71282SA | 7C192-25MB | 7130SA70 | 7C130-55C | 7132SA90 | 7C132-55C+ |
| 71282SA | 7C192-35C | 7130SA70B | 7C130-55MB | 7132SA90B | 7C132-55M+ |
| 71282SA | 7C192-35MB | 7130SA70J52 | 7C131-55JC | 71342 S35 | 7C1342-25C |
| 71282SA | $7 \mathrm{C} 192-45 \mathrm{C}$ | 7130SA70L52 | 7C131-55LC | 71342 S35 | 7C1342-35C |
| 71282SA | 7C192-45MB | 7130SA70L52B | 7C131-55LMB | 71342S45B | 7C1342-35MB |
| 71282SA | $7 \mathrm{C} 192-45 \mathrm{C}$ | 7130SA90 | 7C130-55C | 7134 S 35 | 7B134-25C |
| 71282SA | 7C192-45MB | 7130SA90B | $7 \mathrm{C} 130-55 \mathrm{MB}$ | 7134S35 | 7B134-35C |
| 71282SA | 7C192-45MB | 7130 SA90J52 | 7C131-55JC | 7134S35J52 | 7B135-25JC |
| 7130 LA 25 | $7 \mathrm{C} 130-25 \mathrm{C}$ | 7130SA90L52 | 7C131-55LC | 7134 S 35 J 52 | 7B135-35JC |
| 7130LA25J52 | 7C131-25JC | 7130SA90L52B | 7C131-55LMB | 7134S35L52 | 7B135-25LC |
| 7130LA25L52 | 7C131-25LC | 71321LA25 | 7C136-25C | 7134S35L52 | 7B135-35LC |
| 7130 LA 30 | 7C130-30C | 71321LA30 | 7C136-30C | 7134S45B | 7B134-35MB |
| 7130LA30J52 | 7C131-30JC | 71321LA35 | 7C136-35C | 7134S45L52B | 7B135-35LMB |
| 7130LA30L52 | 7C131-30LC | 71321LA35B | 7C136-35MB | 7140LA25 | 7C140-25C |
| 7130LA35 | 7C130-35C | 71321LA45 | 7C136-45C | 7140LA25J52 | 7C141-25JC |
| 7130LA35B | 7C130-35MB | 71321LA45B | 7C136-45MB | 7140LA25L52 | 7C141-25LC |
| 7130LA35J52 | 7C131-35JC | 71321LA55 | 7C136-55C | 7140 LA 30 | 7C140-30C |
| 7130LA35L52 | 7C131-35LC | 71321LA55B | 7C136-55MB | 7140 LA 30 J 52 | 7C141-30JC |
| 7130LA35L52B | 7C130-35LMB | 71321LA70 | 7C136-55C | 7140LA30L52 | 7C141-30LC |
| 7130LA45 | $7 \mathrm{C} 130-45 \mathrm{C}$ | 71321LA70B | 7C136-55MB | 7140LA35 | 7C140-35C |
| 7130LA45B | 7C131-45MB | 71321LA90 | 7C136-55C | 7140LA35B | 7C140-35MB |
| 7130LA45J52 | 7C131-45JC | 71321LA90B | 7C136-55MB | 7140LA35J52 | 7C141-35JC |
| 7130LA45L52 | 7C131-45LC | 71321SA25 | 7C136-25C | 7140LA35L52 | 7C141-35LC |
| 7130LA45L52B | 7C130-45LMB | 71321SA30 | 7C136-30C | 7140LA35L52B | 7C141-35LMB |
| $7130 \mathrm{LA55}$ | 7C130-55C | 71321SA35 | 7C136-35C | 7140LA45 | 7C140-45C |
| 7130LA55B | 7C131-55MB | 71321SA35B | 7C136-35MB | 7140LA45B | $7 \mathrm{C} 140-45 \mathrm{MB}$ |
| 7130LA55J52 | 7C131-55JC | 71321SA45 | 7C136-45C | 7140LA45J52 | 7C141-45JC |
| 7130LA55L52 | 7C131-55LC | 71321SA45B | 7C136-45MB | 7140LA45L52 | 7C141-45LC |
| 7130LA55L52B | 7C130-55LMB | 71321SA55 | 7C136-55C | 7140LA45L52B | 7C141-45LMB |
| 7130 LA 70 | 7C130-55C | 71321SA55B | 7C136-55MB | 7140LA55 | 7C140-55C |
| 7130LA70B | 7C131-55MB | 71321 SA70 | 7C136-55C | 7140LA55B | 7C140-55MB |


| IDT | CYPRESS |
| :---: | :---: |
| 7140LA55J52 | 7C141-55JC |
| 7140LA55L52 | 7C141-55LC |
| 7140LA55L52B | 7C141-55LMB |
| 7140LA70 | 7C140-55C |
| 7140LA70B | 7C140-55MB |
| 7140LA70J52 | 7C141-55JC |
| 7140LA70L52 | 7C141-55LC |
| 7140LA70L52B | 7C141-55LMB |
| 7140 LA 90 J52 | 7C141-55JC |
| 7140LA90L52 | 7C141-55LC |
| 7140LA90L52B | 7C141-55LMB |
| 7140SA100 | 7C140-55C |
| 7140SA100B | $7 \mathrm{C} 140-55 \mathrm{MB}$ |
| 7140SA100L52 | 7C141-55C |
| 7140SA100L52B | 7C141-55MB |
| 7140SA25 | 7C140-25C |
| 7140SA25J52 | 7C141-25JC |
| 7140SA25L52 | 7C141-25LC |
| 7140SA30 | 7C140-30C |
| 7140SA30J52 | 7C141-30JC |
| 7140SA30L52 | 7C141-30LC |
| 7140SA35 | $7 \mathrm{C} 140-35 \mathrm{C}$ |
| 7140SA35B | 7C140-35MB |
| 7140SA35J52 | 7C141-35JC |
| 7140SA35L52 | 7C141-35LC |
| 7140SA35L52B | 7C141-35LMB |
| 7140SA45 | 7C140-45C |
| 7140SA45B | 7C140-45MB |
| 7140SA45J52 | 7C141-45JC |
| 7140SA45L52 | 7C141-45LC |
| 7140SA45L52B | 7C141-45LMB |
| 7140SA55 | 7C140-55C |
| 7140SA55B | $7 \mathrm{C} 140-55 \mathrm{MB}$ |
| 7140SA55J52 | 7C141-55JC |
| 7140SA55L52 | 7C141-55LC |
| 7140SA55L52B | 7C141-55LMB |
| 7140SA70 | 7C140-55C |
| 7140SA70B | 7C140-55MB |
| 7140SA70J52 | 7C141-55JC |
| 7140SA70L52 | 7C141-55LC |
| 7140SA70L52B | 7C141-55LMB |
| 7140SA90 | 7C140-55C |
| 7140SA90B | 7C140-55MB |
| 7140SA90J52 | 7C141-55JC |
| 7140SA90L52 | 7C141-55LC |
| 7140SA90L52B | 7C141-55LMB |
| 71421LA25 | 7C146-25C |
| 71421 LA 30 | 7C146-30C |
| 71421LA35 | 7C146-35C |
| 71421LA35B | 7C146-35MB |
| 71421LA45 | 7C146-45C |
| 71421LA45B | 7C146-45MB |
| 71421LA55 | 7C146-55C |
| 71421LA55B | 7C146-55MB |
| 71421LA70 | 7C146-55C |
| 71421LA70B | 7C146-55MB |
| 71421LA90 | 7C146-55C |
| 71421LA90B | 7C146-55MB |
| 71421SA25 | 7C146-25C |
| 71421SA30 | 7C146-30C |
| 71421SA35 | 7C146-35C |
| 71421SA35B | 7C146-35MB |


| IDT | CYPRESS |
| :---: | :---: |
| 71421SA45 | 7C146-45C |
| 71421SA45B | 7C146-45MB |
| 71421SA55 | 7C146-55C |
| 71421SA55B | 7C146-55MB |
| 71421SA70 | 7C146-55C |
| 71421SA70B | 7C146-55MB |
| 71421SA90 | 7C146-55C |
| 71421SA90B | 7C146-55MB |
| 7142LA25 | 7C142-25C |
| 7142 LA 30 | 7C142-30C |
| 7142LA35 | 7C142-35C |
| 7142LA35B | 7C142-35MB |
| 7142LA45 | 7C142-45C |
| 7142LA45B | 7C142-45MB |
| 7142LA55 | 7C142-55C |
| 7142LA55B | 7C142-55MB |
| 7142LA70 | 7C142-55C |
| 7142LA70B | 7C142-55MB |
| 7142SA25 | 7C142-25C |
| 7142SA30 | 7 C 142 -30C |
| 7142SA35 | 7C142-35C |
| 7142SA35B | 7C142-35MB |
| 7142SA45 | 7C142-45C |
| 7142SA45B | 7C142-45MB |
| 7142SA55 | 7C142-55C |
| 7142SA55B | 7C142-55MB |
| 7142 SA70 | 7C142-55C |
| 7142SA70B | 7C142-55MB |
| 7164SA20 | $7 \mathrm{C} 185-20 \mathrm{C}$ |
| 7164SA20P | 7C186-20C |
| 7164SA25 | 7C185-25C |
| 7164SA25B | $7 \mathrm{C} 185 \mathrm{~A}-25 \mathrm{MB}$ |
| 7164SA25P | 7C186-25C |
| 7164SA25PB | $7 \mathrm{C} 186 \mathrm{~A}-25 \mathrm{MB}$ |
| 7164SA30 | 7C185-25C |
| 7164 SA 30 B | 7C185A-25MB |
| 7164SA30P | 7C186-25C |
| 7164SA30PB | 7C186A-25MB |
| 7164SA35 | 7C185-35C |
| 7164SA35B | 7C185A-35MB |
| 7164SA35P | 7C186-35C |
| 7164SA35PB | 7C186A-35MB |
| 7164SA45 | 7C185-45C |
| 7164SA45B | 7C185A-45MB |
| 7164SA45P | 7C186-45C |
| 7164SA45PB | 7C186A-45MB |
| 7164SA55B | $7 \mathrm{C} 185 \mathrm{~A}-55 \mathrm{MB}$ |
| 7164SA55BP | 7C185A-55MB |
| 7164SA70B | 7C186A-55MB |
| 7164SA70BP | 7C186A-55MB |
| 7164SA85B | $7 \mathrm{C} 185 \mathrm{~A}-55 \mathrm{MB}$ |
| 7164SA85BP | 7C185A-55MB |
| 71681 SA100B | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{MB}$ |
| 71681SA25 | $7 \mathrm{C} 170 \mathrm{~A}-25 \mathrm{C}$ |
| 71681SA25B | 7C170A-25MB |
| 71681SA35 | 7C170A-35C |
| 71681SA35B | $7 \mathrm{C} 170 \mathrm{~A}-35 \mathrm{MB}$ |
| 71681SA45 | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{C}$ |
| 71681SA45B | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{MB}$ |
| 71681SA55B | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{MB}$ |
| 71681SA70B | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{MB}$ |
| 71681SA85B | $7 \mathrm{Cl} 170 \mathrm{~A}-45 \mathrm{MB}$ |


| IDT | CYPRESS |
| :---: | :---: |
| 71682SA100B | 7C172A-45MB |
| 71682SA25 | 7C172A-25C |
| 71682SA25B | $7 \mathrm{C} 172 \mathrm{~A}-25 \mathrm{MB}$ |
| 71682SA35 | 7C172A-35C |
| 71682SA35B | 7C172A-35MB |
| 71682SA45 | 7C172A-45C |
| 71682SA45B | $7 \mathrm{C} 172 \mathrm{~A}-45 \mathrm{MB}$ |
| 71682SA55B | $7 \mathrm{C} 172 \mathrm{~A}-45 \mathrm{MB}$ |
| 71682SA70B | $7 \mathrm{C} 172 \mathrm{~A}-45 \mathrm{MB}$ |
| 71682SA85B | $7 \mathrm{C} 172 \mathrm{~A}-45 \mathrm{MB}$ |
| 7187SA15 | $7 \mathrm{C} 187-15 \mathrm{C}$ |
| 7187SA20 | 7C187-20C |
| 7187SA25 | 7C187-25C |
| 7187SA25B | $7 \mathrm{C} 187 \mathrm{~A}-25 \mathrm{MB}$ |
| 7187SA30 | 7C187-25C |
| 7187SA30B | $7 \mathrm{C187A}-25 \mathrm{MB}$ |
| 7187SA35 | 7C187-35C |
| 7187SA35B | 7C187A-35MB |
| 7187SA45 | 7C187-45C |
| 7187SA45B | 7C187A-45MB |
| 7187SA55B | $7 \mathrm{C187A}-45 \mathrm{MB}$ |
| 7187SA70B | $7 \mathrm{C187A}-45 \mathrm{MB}$ |
| 7187SA85B | 7C187A-45MB |
| 7188SA15 | 7C164-15C |
| 7188SA20 | 7C164-20C |
| 7188SA20B | 7C164A-20MB |
| 7188SA25 | 7C164-25C |
| 7188SA25B | $7 \mathrm{C} 164 \mathrm{~A}-25 \mathrm{MB}$ |
| 7188SA30 | 7C164-25C |
| 7188SA35 | 7C164-35C |
| 7188SA35B | 7C164A-35MB |
| 7188SA45 | 7C164-45C |
| 7188SA45B | $7 \mathrm{C164A}-45 \mathrm{MB}$ |
| 7188SA55B | $7 \mathrm{C} 164 \mathrm{~A}-45 \mathrm{MB}$ |
| 7188SA70B | 7C164A-45MB |
| 7188SA85B | 7C164A-45MB |
| 71981S35 | 7C161-35C |
| 71981S35B | 7C161A-35M |
| 71981S45 | 7C161-45C |
| 71981S45B | 7C161A-45M |
| 71981 S55 | 7C161-45C |
| 71981S55B | 7C161A-45M |
| 71981 S70 | 7C161-45C |
| 71981S70B | 7C161A-45M |
| 71981S85B | $7 \mathrm{C} 161 \mathrm{~A}-45 \mathrm{M}$ |
| 71982 S35 | 7C162-35C |
| 71982S35B | 7C162A-35M |
| 71982 S45 | 7C162-45C |
| 71982S45B | $7 \mathrm{C} 162 \mathrm{~A}-45 \mathrm{M}$ |
| 71982 S55 | 7 C 162 -45C |
| 71982S55B | $7 \mathrm{C} 162 \mathrm{~A}-45 \mathrm{M}$ |
| 71982 S70 | 7C162-45C |
| 71982S70B | $7 \mathrm{C} 162 \mathrm{~A}-45 \mathrm{M}$ |
| 71982S85B | $7 \mathrm{C} 162 \mathrm{~A}-45 \mathrm{M}$ |
| 7198 S35 | 7C166-35C |
| 7198S35B | 7C166A-35M |
| 7198 S45 | 7C166-45C |
| 7198S45B | 7C166A-45M |
| 7198 S 55 | 7C166-45C |
| 7198S55B | 7C166A-45M |
| 7198 S70 | 7C166-45C |
| 7198S70B | 7C166A-45M |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\text {SB }}$

[^2]| IDT | CYPRESS | IDT | CYPRESS | IDT | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7198S85B | 7C166A-45M | 7202LA35 | 7C424-30C+ | 7203S25T | 7C429-25C |
| 71B256S12 | 7B199-12C | 7202LA35T | 7C425-30C | 7203 S 25 TB | 7C429-25MB |
| 71B256S15 | 7B199-15C | 7202LA40B | 7C424-40MB+ | 7203S30 | 7C428-30C |
| 71B256S20 | 7C199-20C | 7202LA40TB | 7C425-40MB | 7203 S 30 T | 7C429-30C |
| 71B256S20B | 7B199-20MB | 7202LA50 | 7C424-40C+ | 7203S35B | 7C428-30MB |
| 71B258S12 | 7B194-12C | 7202LA50B | 7C424-40MB+ | 7203S35TB | 7C429-30MB |
| 71B258S15 | 7B194-15C | 7202L.A50T | 7C425-40C | 7203S40 | 7C428-40C |
| 71B258S20 | 7C194-20C | 7202LA50TB | $7 \mathrm{C} 425-40 \mathrm{MB}$ | 7203S40T | 7C429-40C |
| 71B258S15B | 7B194-15MB | 7202LA65 | 7C424-65C+ | 7203S55B | 7C428-40MB |
| 71B258S20B | 7B194-20MB | 7202LA65B | 7C424-65MB+ | 7203S55TB | $7 \mathrm{C} 429-40 \mathrm{MB}$ |
| 7201LA120 | 7C420-65C+ | 7202LA65T | 7C425-65C | 7203S65 | 7С428-65C |
| 7201LA120B | 7C420-65MB+ | 7202 LA 65 TB | 7C425-65MB | 7203S65B | 7C428-65MB |
| 7201LA20 | 7C420-20C | 7202 LA 80 | 7C424-65C+ | 7203S65T | 7C429-65C |
| 7201LA20T | 7C421-20C | 7202LA80B | 7C424-65MB+ | 7203S65TB | 7C429-65MB |
| 7201LA25 | 7C420-25C | 7202SA120 | 7C424-65C | 7203 S 80 | 7C428-65C |
| 7201LA25T | 7C421-25C | 7202SA120B | 7C424-65MB | 7203S80B | 7C428-65MB |
| 7201LA30B | 7C420-30MB | 7202SA20 | 7C424-20C | 7203S80T | 7C429-65C |
| 7201LA30TB | 7C421-30MB | 7202SA20T | 7C425-20C | 7203580 TB | 7C429-65MB |
| 7201LA35 | 7C420-30C+ | 7202SA25 | 7C424-25C | 7204S25 | 7C432-25C |
| 7201LA35T | 7C421-30C | 7202SA25T | 7C425-25C | 7204S25T | 7C433-25C |
| 7201LA40B | $7 \mathrm{C} 420-40 \mathrm{MB}+$ | 7202SA30B | 7C424-30MB | 7204S30 | 7C432-30C |
| 7201LA40TB | 7C421-40MB | 7202 SA 30 TB | 7C425-30MB | 7204S30T | 7C433-30C |
| 7201LA50 | 7C420-40C+ | 7202SA35 | 7C424-30C | 7204S35B | 7C432-30MB |
| 7201LA50B | 7C420-40MB+ | 7202SA35T | 7C425-30C | 7204S35TB | 7C433-30MB |
| 7201LA50T | 7C421-40C | 7202SA40B | 7C424-40MB | $7204 S 40$ | 7C432-40C |
| 7201LA50TB | 7C421-40MB | 7202 SA40TB | 7C425-40MB | 7204S40T | 7C433-40C |
| 7201LA65 | 7C420-65C+ | 7202SA50 | 7C424-40C | 7204S55B | 7C432-40MB |
| 7201LA65B | 7C420-65MB+ | 7202SA50B | 7C424-40MB | 7204S55TB | 7C433-40MB |
| 7201LA65T | 7C421-65C | 7202SA50T | 7C425-40C | 7204S65 | 7C432-65C |
| 7201LA65TB | 7C421-65MB | 7202SA50TB | 7C425-40MB | 7204S65B | 7C432-65MB |
| 7201 LA 80 | 7C420-65C+ | 7202SA65 | 7C424-65C | 7204S65T | 7C433-65C |
| 7201LA80B | $7 \mathrm{C} 420-65 \mathrm{MB}+$ | 7202SA65B | 7C424-65MB | 7204S65TB | 7C433-65MB |
| 7201SA120 | 7C420-65C | 7202SA65T | 7C425-65C | 7204S80B | 7C432-65MB |
| 7201SA120B | 7C420-65MB | 7202SA65TB | 7C425-65MB | 7204S80TB | 7C433-65MB |
| 7201SA20 | 7C420-20C | 7202SA80 | 7C424-65C | 7205L20 | 7C460-15C |
| 7201SA20T | 7C421-20C | 7202SA80B | 7C424-65MB | 7205L25 | 7C460-25C |
| 7201SA25 | 7C420-25C | 7203L20 | 7C428-20C | 7205L30B | 7C460-15MB |
| 7201SA25T | 7C421-25C | 7203L20T | 7C429-20C | 7205L30B | 7C460-25MB |
| 7201SA30B | 7C420-30MB | 7203L25 | 7C428-25C | 7205L35 | 7C460-25C |
| 7201SA30TB | 7C421-30MB | 7203L25B | 7C428-25MB | 7205L50 | 7C460-40C |
| 7201SA35 | 7C420-30C | 7203L25T | 7С429-25C | 7205L50B | 7C460-40MB |
| 7201SA35T | 7C421-30C | 7203L25TB | 7C429-25MB | 7210-120B | 7C510-75M |
| 7201SA40B | 7C420-40MB | 7203L30 | 7C428-30C | 7210-200B | 7C510-75M+ |
| 7201SA40TB | 7C421-40MB | 7203L30T | 7C429-30C | 7210-55B | 7C510-55M |
| 7201SA50 | 7C420-40C | 7203L35B | 7C428-30MB | 7210-65B | 7C510-65M |
| 7201SA50B | 7C420-40MB | 7203L35TB | 7C429-30MB | 7210-75B | 7C510-75M |
| 7201SA50T | 7C421-40C | 7203L40 | 7C428-40C | 7210-85B | 7C510-75M |
| 7201SA50TB | 7C421-40MB | 7203LA0T | 7C429-40C | 7210L-45 | 7C510-45C+ |
| 7201SA65 | 7C420-65C | 7203L55B | 7C428-40MB | 7210 L100 | 7C510-75C+ |
| 7201SA65B | 7C420-65MB | 7203L55TB | 7C429-40MB | 7210 L 165 | 7C510-75C+ |
| 7201SA65T | 7C421-65C | 7203L65 | 7C428-65C | 7210 L 55 | 7C510-55C+ |
| 7201SA65TB | 7C421-65MB | 7203L65B | 7C428-65MB | 7210 L65 | 7C510-65C+ |
| 7201SA80 | 7C420-65C | 7203L65T | 7C429-65C | 7210 L75 | 7C510-75C+ |
| 7201SA80B | 7C420-65MB | 7203L65TB | 7C429-65MB | 7216L120B | 7C516-75M+ |
| 7202 LA 120 | 7C424-65C+ | 7203L80 | 7C428-65C | 7216 L 140 | 7C516-75C+ |
| 7202LA120B | $7 \mathrm{C} 424-65 \mathrm{MB}+$ | 7203L80B | 7C428-65MB | 7216L185B | 7C516-75M+ |
| 7202 LA 20 | 7C424-20C | 7203L80T | 7C429-65C | 7216L55 | 7C516-55C+ |
| 7202LA20T | 7C425-20C | 7203L80TB | 7C429-65MB | 7216L55B | 7C516-55M+ |
| 7202 LA 25 | 7C424-25C | 7203S20 | 7C428-20C | 7216L65 | 7C516-65C+ |
| 7202LA25T | 7C425-25C | 7203520 T | 7C429-20C | 7216L65B | 7C516-65M |
| 7202LA30B | 7C424-30MB | 7203 S 25 | 7C428-25C | 7216L75 | 7C516-75C+ |
| 7202LA30TB | 7C425-30MB | 7203S25B | 7C428-25MB | 7216L75B | 7C516-75M |

Product Line Cross Reference

| IDT | CYPRESS | IDT | CYPRESS | IDT | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7216L90 | 7C516-75C+ | 7M206S70CB | M4210-65MB | 8M624S50CB | $1620 \mathrm{HD}-45 \mathrm{MB}$ |
| 7216L90B | 7C516-75M+ | 7M4016S25C | 1641HD-25C | 8M624S60C | 1620HD-55C |
| 7217L120B | 7C517-75M+ | 7M4016S35C | 1641HD-35C | 8M624S60CB | $1620 \mathrm{HD}-55 \mathrm{MB}$ |
| 7217 L 140 | 7C517-75C+ | 7M4016S35CB | 1641HD-35MB | 8M624S70C | $1620 \mathrm{HD}-55 \mathrm{C}$ |
| 7217L185B | 7C517-75M+ | 7M4016S45C | 1641HD-45C | 8M656S40C | 1610HD-35C |
| 7217145 | 7C517-45C+ | 7M4016S45CB | 1641HD-45MB | 8M656S50C | 1610HD-45C |
| 7217L55 | 7C517-55C+ | 7M4016S55C | 1641HD-55C | 8M656S50CB | $1610 \mathrm{HD}-45 \mathrm{MB}$ |
| 7217 L 55 | 7C517-55C+ | 7M4016S55CB | 1641HD-55MB | 8M656S60C | $1610 \mathrm{HD}-45 \mathrm{C}$ |
| 7217L55B | 7C517-55M | 7M4016S70CB | 1641HD-55MB | 8M656S60CB | $1610 \mathrm{HD}-45 \mathrm{MB}$ |
| 7217L65 | 7C517-65C+ | 7M4017S40C | $1830 \mathrm{HD}-35 \mathrm{C}$ | 8M656S70C | $1610 \mathrm{HD}-45 \mathrm{C}$ |
| 7217L65B | 7C517-65M | 7M4017S50C | 1830HD-45C | 8M656S70CB | $1610 \mathrm{HD}-45 \mathrm{MB}$ |
| 7217L75 | 7C517-75C+ | 7M4017S50CB | 1830HD-45MB | 8M656S85C | $1610 \mathrm{HD}-45 \mathrm{C}$ |
| 7217L75B | 7C517-75M | 7M4017S55C | 1830HD-55C | 8M656S85CB | $1610 \mathrm{HD}-45 \mathrm{MB}$ |
| 7217L90 | 7C517-75C+ | 7M4017S60C | 1830HD-55C | 8M824L100C | 1421HD-85C |
| 7217L90B | 7C517-75M+ | 7M4017S60CB | 1830HD-55MB | 8M824L100N | $1421 \mathrm{HD}-85 \mathrm{C}$ |
| 72401 L 10 | 7C401-10C | 7M4017S70C | 1830HD-55C | $8 \mathrm{M} 824 \mathrm{S100CB}$ | $1420 \mathrm{HD}-55 \mathrm{MB}$ |
| 72401L10B | 7C401-10MB | 7M4017S70CB | 1830HD-55MB | 8M824S35C | $1420 \mathrm{HD}-35 \mathrm{C}$ |
| 72401 L 15 | 7C401-15C | 7M4048SXXC | M1466HD-XXC | 8M824S40C | 1420HD-35C |
| 72401L15B | 7C401-15MB | 7M4048SXXCB | M1466HD-XXMB | $8 \mathrm{M} 824 \mathrm{S45C}$ | 1420HD-45C |
| 72401 L 25 | 7C401-25C | 7M4048SXXP | M1464PD-XXC | 8 M 824 S 45 CB | $1420 \mathrm{HD}-45 \mathrm{MB}$ |
| 72401L25B | 7C401-25MB | 7M624S30C | 1621HD-30C | 8M824S45N | 1423PD-45C |
| 72401 L 35 | 7C401-25C | 7M624S35C | 1621HD-35C | 8M824S50C | $1420 \mathrm{HD}-45 \mathrm{C}$ |
| 72401L35B | 7C401-25MB | 7M624S35CB | 1621HD-35MB | 8M824S50CB | $1420 \mathrm{HD}-45 \mathrm{MB}$ |
| 72401 L 45 | 7C401-25C | 7M624S45C | 1621HD-45C | 8M824S50N | 1423PD-45C |
| 72402 L 10 | 7C402-10C | 7 M 624 S 45 CB | $1621 \mathrm{HD}-45 \mathrm{MB}$ | $8 \mathrm{M} 824 \mathrm{S60C}$ | $1420 \mathrm{HD}-55 \mathrm{C}$ |
| 72402 L 10 B | 7C402-10MB | 7M624S55C | 1621HD-45C | 8M824S60CB | $1420 \mathrm{HD}-55 \mathrm{MB}$ |
| 72402 L 15 | 7C402-15C | $7 \mathrm{M} 624 \mathrm{S55CB}$ | 1621HD-45MB | 8M824S60N | 1423PD-55C |
| 72402L15B | 7C402-15MB | 7M624S65C | 1621HD-45C | 8M824S70CB | $1420 \mathrm{HD}-55 \mathrm{MB}$ |
| 72402 L 25 | 7C402-25C | 7 M 624 S 65 CB | $1621 \mathrm{HD}-45 \mathrm{MB}$ | $8 \mathrm{M} 824 \mathrm{S70N}$ | 1423PD-70C |
| 72402L25B | 7C402-25MB | 7MB4048SXXP | M1464PD-XXC | 8M824S85CB | $1420 \mathrm{HD}-55 \mathrm{MB}$ |
| 72402 L 35 | 7C402-25C | 7 MC 4005 S 20 CV | 1611HV-20C | 8M824S85N | 1421HD-85C |
| 72402L35B | 7C402-25MB | 7 MC 4005 S 25 CV | 1611HV-25C | 8MP824S40S | 1422PS-35C |
| 72402 L 45 | 7C402-25C | 7 MC 4005 S 25 CVB | 1611HV-25MB | 8MP824S45S | 1422PS-45C |
| 72403 L 10 | 7C403-10C | 7 MC 4005 S 30 CV | 1611HV-30C | 8MP824S50S | 1422PS-45C |
| 72403L10B | 7C403-10MB | 7 MC 4005 S 30 CVB | 1611HV-30MB | 8MP824S60S | 1422PS-55C |
| 72403 L 15 | 7C403-15C | 7 MC 4005 S 35 CV | 1611HV-35C | 8MP824S70S | 1422PS-55C |
| 72403L15B | 7C403-15MB | 7 MC 4005 S 35 CVB | $1611 \mathrm{HV}-35 \mathrm{MB}$ | 8N624S70CB | $1620 \mathrm{HD}-55 \mathrm{MB}$ |
| 72403L25 | 7C403-25C | 7MC4005S45CV | 1611HV-45C | 8N624S85CB | $1620 \mathrm{HD}-55 \mathrm{MB}$ |
| 72403L25B | 7C403-25MB | 7 MC 4005 S 45 CVB | 1611HV-45MB |  |  |
| 72403 L 35 | 7C403-25C | $7 \mathrm{MC} 4005 \mathrm{S55CV}$ | $1611 \mathrm{HV}-45 \mathrm{C}$ | INMOS | CYPRESS |
| 72403L35B | 7C403-25MB | $7 \mathrm{MC} 4005 \mathrm{S55CVB}$ | 1611HV-45MB | PREFIX:IMS | PREFIX:CY |
| 72403L45 | 7C403-25C | 7 MC 4032 S 20 CV | 1822HV-20C | SUFFIX:B | SUFFIX:B |
| 72404L10 | 7C404-10C | $7 \mathrm{MC4032S25CV}$ | 1822HV-25C | SUFFIX:P | SUFFIX:P |
| 72404L10B | 7C404-10MB | 7MC4032S30CV | 1822HV-30C | SUFFIX:S | SUFFIX:D |
| 72404L15 | 7C404-15C | 7 MC 4032 S 40 CV | 1822HV-35C | SUFFIX:W | SUFFIX:L |
| 72404L15B | 7C404-15MB | 7MC4032S50CV | 1822HV-45C | 1203-25 | 7C147-25C+ |
| 72404 L 25 | 7C404-25C | 7MP4008L100S | 1461PS-100C | 1203-35 | 7C147-35C+ |
| 72404L25B | 7C404-25MB | 7MP4008L70S | 1461PS-70C | 1203-45 | 7C147-45C+ |
| 72404 L 35 | 7C404-25C | 7MP4008L85S | 1461PS-85C | 1203M-35 | 7C147-35M+ |
| 72404L35B | 7C404-25MB | 7MP4008S35S | 1460PS-35C |  |  |
| 72404 L 45 | 7C404-25C | 7MP4008S45S | 1460PS-45C | INTEL | CYPRESS |
| 7M205S40C | M $4210-40 \mathrm{C}$ | 7MP4008S55S | 1460PS-55C | PREFIX:85C | PREFIX:CY |
| 7M205S40CB | M $4210-40 \mathrm{MB}$ | 7MP4008S70S | 1460PS-70C | PREFIX:85C | PREFIX:PLD |
| 7M205S50C | M4210-50C | 7MP4031SXX | M1821PZ-XXC | PREFIX:D | SUFFIX:D |
| $7 \mathrm{M} 205 \mathrm{S50CB}$ | M4210-50MB | 7MP4036SXX | M1831PZ-XXC | PREFIX:L | SUFFIX:L |
| 7M205S70C | M4210-65C | 7MP4045SXX | M1841PZ-XXC | PREFIX:P | SUFFIX:P |
| 7M205S70CB | M4210-6.5MB | 7N4017S45C | 1830HD-45C | SUFFIX:/B | SUFFIX:B |
| 7M206S40C | M4210-40C | $8 \mathrm{M} 624 \mathrm{S100CB}$ | 1620HD-55MB | 060-10 | 610-10C |
| 7M206S40CB | M $4210-40 \mathrm{MB}$ | 8M624S35C | 1620HD-35C | 060-15 | 610-12C |
| 7M206S50C | M4210-50C: | 8M624S40C | 1620HD-35C | 060-15 | 610-15C |
| 7M206S50CB | M $4210-50 \mathrm{MB}$ | 8M624S45C | $1620 \mathrm{HD}-45 \mathrm{C}$ | 060-25 | 610-25C |
| 7M206S70C | M $4210-6.5 \mathrm{C}$ | $8 \mathrm{M} 624 \mathrm{S50C}$ | $1620 \mathrm{HD}-45 \mathrm{C}$ | 1223-25 | 7C148-25C |

[^3]Product Line Cross Reference
SEMICONDUCTOR

| INTEL | CYPRESS |
| :--- | :--- |
| M2149H | $2149-55 M$ |
| M2149H-2 | $2149-45 \mathrm{M}$ |
| M2149H-3 | $2149-55 \mathrm{M}$ |
|  | CYPRESS |
| LATTICE | Z |
| PREFIX:EE | PREFIX:CY |


| MICRON | CYPRESS |
| :---: | :---: |
| 5C2564-45 | 7C194-45C |
| 5C2564-45M | 7C194-45MB |
| 5C2565-25 | 7C196-25C |
| 5C2565-30 | 7C196-25C |
| 5C2565-35 | 7C196-35C |
| 5C2565-45 | 7C196-45C |
| 5C2568-25 | 7C199-25C |
| 5C2568-25M | 7C199-25MB |
| 5C2568-30 | 7C199-25C |
| 5C2568-35 | 7C199-35C |
| 5C2568-35M | 7C199-35MB |
| 5C2568-45 | 7C199-45C |
| 5C2568-45B | 7C199-45MB |
| 5C2568CW-25 | 7C198-25C |
| 5C2568CW-25M | 7C198-25MB |
| 5C2568CW-30 | 7C198-25C |
| 5C2568CW-35 | 7C198-35C |
| 5C2568CW-35M | 7C198-35MB |
| 5C2568CW-45 | 7C198-45C |
| 5C2568CW-45B | 7C198-45MB |
| 5C2568W-25 | 7C198-25C |
| 5C2568W-25M | 7C198-25MB |
| 5C2568W-30 | 7C198-25C |
| 5C2568W-35 | 7C198-35C |
| 5C2568W-35M | 7C198-35MB |
| 5C2568W-45 | 7C198-45C |
| 5C2568W-45B | 7C198-45MB |
| 5C6401-15 | 7C187-15C |
| 5C6401-20 | 7C187-20C |
| 5C6401-20C | 7C187-20C |
| 5C6401-20M | 7C187A-20MB |
| 5C6401-25 | 7C187-25C |
| 5C6401-25C | 7C187-25C |
| 5C6401-25M | 7C187A-25MB |
| 5C6401-30 | 7C187-25C |
| 5C6401-30M | 7C187A-25MB |
| 5C6401-35 | 7C187-35C |
| 5C6401-35C | 7C187-35C |
| 5C6401-35M | 7C187A-35MB |
| 5C6401-45C | 7C187-45C |
| 5C6404-12C | 7B164-12C |
| 5C6404-15 | 7C164-15C |
| 5C6404-20 | 7C164-20C |
| 5C6404-20M | 7C164A-20MB |
| 5C6404-25 | 7C164-25C |
| 5C6404-25M | $7 \mathrm{C} 164 \mathrm{~A}-25 \mathrm{MB}$ |
| 5C6404-30 | 7C164-25C |
| 5C6404-30M | $7 \mathrm{C} 164 \mathrm{~A}-25 \mathrm{MB}$ |
| 5C6404-35 | 7C164-35C |
| 5C6404-35M | 7C164A-35MB |
| 5C6405-12C | 7B166-12C |
| 5C6405-15 | 7C166-15C |
| 5C6405-20C | 7C166-20C |
| 5C6405-25C | 7C166-25C |
| 5C6405-30 | 7C166-25C |
| 5C6405-35C | 7C166-35C |
| 5C6406-12C | 7B161-12C |
| 5C6406-15 | 7C161-15C |
| 5C6406-20 | 7C161-20C |
| 5C6406-25 | 7C161-25C |
| 5C6406-30 | 7C161-25C |
| 5C6406-35 | 7C161-35C |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on ISB $^{\text {S }}$
$+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or ISB

* $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or ISB
- = functionally equivalent
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7C198M

| MMI/AMD | CYPRESS |
| :---: | :---: |
| PAL16R4B-2M | PALC16R4-30M |
| PAL16R4B-4C | PALC16R4L-35C |
| PAL16R4B-4M | PALC16R4-40M |
| PAL16R4BM | PALC16R4-20M |
| PAL16R4C | PALC16R4-35C |
| PAL16R4D-4C | PALC16R4L-25C |
| PAL16R4M | PALC16R4-40M |
| PAL16R6A-2C | PALC16R6-35C |
| PAL16R6A-2M | PALC16R6-40M |
| PAL16R6A-4C | PALC16R6L-35C |
| PAL16R6A-4M | PALC16R6-40M |
| PAL16R6AC | PALC16R6-25C |
| PAL16R6AM | PALC16R6-30M |
| PAL16R6B-2C | PALC16R6-25C |
| PAL16R6B-2M | PALC16R6-30M |
| PAL16R6B-4C | PALC16R6L-35C |
| PAL16R6B-4M | PALC16R6-40M |
| PAL16R6BM | PALC16R6-20M |
| PAL16R6C | PALC16R6-35C |
| PAL16R6D-4C | PALC16R6L-25C |
| PAL16R6M | PALC16R6-40M |
| PAL16R8A-2C | PALC16R8-35C |
| PAL16R8A-2M | PALC16R8-40M |
| PAL16R8A-4C | PALC16R8L-35C |
| PAL16R8A-4M | PALC16R8-40M |
| PAL16R8AC | PALC16R8-25C |
| PAL16R8AM | PALC16R8-30M |
| PAL16R8B-2C | PALC16R8-25C |
| PAL16R8B-2M | PALC16R8-30M |
| PAL16R8B-4C | PALC16R8L-35C |
| PAL16R8B-4M | PALC16R8-40M |
| PAL16R8BM | PALC16R8-20M |
| PAL16R8C | PALC16R8-35C |
| PAL16R8D-4C | PALC1648L-25C |
| PAL16R8M | PALC16R8-40M |
| PAL18L4C | PLDC20G10-35C |
| PAL18L4M | PLDC20G10-40M |
| PAL20L10AC | PLDC20G10-35C |
| PAL20L10AM | PLDC20G10-30M |
| PAL20L10C | PLDC20G10-35C |
| PAL20L10M | PLDC20G10-40M |
| PAL20L2C | PLDC20G10-35C |
| PAL20L2M | PLDC20G10-40M |
| PAL20L8A-2C | PLDC20G10-35C |
| PAL20L8A-2M | PLDC20G10-40M |
| PAL20L8AC | PLDC20G10-25C |
| PAL20L8AM | PLDC20G10-30M |
| PAL20L8C | PLDC20G10-35C |
| PAL20L8M | PLDC20G10-40M |
| PAL20R4A-2C | PLDC20G10-35C |
| PAL20R4A-2M | PLDC20G10-40M |
| PAL20R4AC | PLDC20G10-25C |
| PAL20R4AM | PLDC20G10-30M |
| PAL20R4C | PLDC20G10-35C |
| PAL20R4M | PLDC20G10-40M |
| PAL20R6A-2C | PLDC20G10-35C |
| PAL20R6A-2M | PLDC20G10-40M |
| PAL20R6AC | PLDC20G10-25C |
| PAL20R6AM | PLDC20G10-30M |
| PAL20R6C | PLDC20G10-35C |
| PAL20R6M | PLDC20G10-40M |
| PAL20R8A-2C | PLDC20G10-35C |


| MMI/AMD | CYPRESS |
| :---: | :---: |
| PAL20R8A-2M | PLDC20G10-40M |
| PAL20R8AC | PLDC20G10-25C |
| PAL20R8AM | PLDC20G10-30M |
| PAL20R8C | PLDC20G10-35C |
| PAL20R8M | PLDC20G10-40M |
| PALC22V10/A | PALC22V10-35C |
| PLE10P8C | 7C281-30C |
| PLE10P8C | 7C282-30C |
| PLE10P8M | 7C281-45M |
| PLE10P8M | 7C282-45M |
| PLE10R8C | 7C235-30C- |
| PLE10R8M | 7C235-40M- |
| PLE11P8C | 7C291-35C |
| PLE11P8M | 7C291-35M |
| PLE11RA8C | 7C245-35C- |
| PLE11RA8M | 7C245-35M- |
| PLE11RS8C | 7C245-35C- |
| PLE11RS8M | 7C245-35M- |
| PLE9R8C | 7C225-30C |
| PLE9R8M | 7C225-35M |
| MOSAIC | CYPRESS |
| PREFIX:MS | PREFIX:SYM |
| 8128SC-100 | 1420HD-85C |
| 8128SC-100 | 1421HD-85C |
| $8128 \mathrm{SC}-45$ | 1420HD-45C |
| 8128SC-55 | 1420HD-55C |
| 8128SC-70 | 1420HD-70C |
| 8128SC-70 | 1421HD-70C |
| MOSTEK | CYPRESS |
| PREFIX:ET | PREFIX:CY |
| PREFIX:MK | PREFIX:CY |
| PREFIX:TS | PREFIX:CY |
| SUFFIX:N | SUFFIX:P |
| SUFFIX:P | SUFFIX:D |
| 41H67-25 | 7C167A-25C+ |
| 41H67-35 | 7C167A-35+ |
| 41H68-25 | 7C168A-25C+ |
| 41H68-35 | 7C168A-35C+ |
| 41H69-25 | 7C169A-25 |
| 41H69-35 | 7C169A-35C |
| 41L67-25 | 7C167A-25C- |
| 41L67-35 | 7C167A-35- |
| 41L67-45 | 7C167A-35- |
| MOTOROLA | CYPRESS |
| PREFIX:MCM | PREFIX:CY |
| SUFFIX:BXAJC | SUFFIX:MB |
| SUFFIX:P | SUFFIX:P |
| SUFFIX:S | SUFFIX:D |
| SUFFIX:Z | SUFFIX:L |
| 10422-10C | 10E422-7C |
| 1423-45 | 7C168A-45C+ |
| 2016H-45 | 6116A-45C |
| 2016H-55 | 6116A-55C |
| 2016H-70 | 6116A-55C |
| 2018-35 | 7C128A-35C |
| 2018-45 | 7C128A-45C |
| $2167 \mathrm{H}-35$ | 7C167A-35C |
| $2167 \mathrm{H}-45$ | 7C167A-45C |
| $2167 \mathrm{H}-55$ | 7C167A-45C |


| MOTOROLA | CYPRESS |
| :---: | :---: |
| 60256A-10 | 7C198-55C |
| 60256A-12 | 7C198-55C |
| 60256A-85 | 7C198-55C |
| 6064-10 | 7C186-55C |
| 6064-12 | 7C186-55C |
| 6147-55 | 7C147-45C* |
| 6147-70 | 7C147-45C* |
| 6164-45 | 7C186-45C |
| 6164-55 | 7C186-55C |
| 6164-70 | 7C186-55C |
| 6168-35 | $7 \mathrm{C} 168 \mathrm{~A}-35 \mathrm{C}+$ |
| 6168-45 | 7C168A-45C+ |
| 6168-55 | 7C168A-45C+ |
| 6168-70 | $7 \mathrm{C} 168 \mathrm{~A}-45 \mathrm{C}+$ |
| 61L47-55 | 7C147-45C* |
| 61L47-70 | 7C147-45C* |
| 61L64-45 | 7C186-45C |
| 61L64-55 | 7C186-55C |
| 61L64-70 | 7C186-55C |
| 6206-35 | 7C198-35C |
| 6206-45 | 7C198-45 |
| 6206-45 | 7C198-45C |
| 6206-55 | 7C198-55 |
| 6206-70 | 7C198-55 |
| 6206P-45 | 7C198-45 |
| 6207-25 | 7C197-25 |
| 6207-25 | 7C1987-25C |
| 6207-35 | 7C197-35 |
| 6208-25 | 7C194-25 |
| 6208-25 | 7C194-25C |
| 6208-35 | 7C194-35 |
| 6226-25C | 7C108-25C |
| 6226-30C | 7C108-25C |
| 6228-25C | 7C106-25C |
| 6228-30C | 7C106-25C |
| 62486 FN 14 | 7B173-14C |
| 62486 FN 19 | 7B173-18C |
| 62486FN24 | 7B173-21C |
| 6264-15C | 7B185-15C |
| 6264-25 | 7C185-25C |
| 6264-25 | 7C186-25C |
| 6264-30 | 7C185-25C |
| 6264-30 | 7C186-25C |
| 6264-35 | $7 \mathrm{C} 185-35 \mathrm{C}$ |
| 6264-35 | 7C186-35C |
| 6264-45 | 7C185-45C |
| 6264-45 | 7 C 186 -45C |
| 6264-55 | $7 \mathrm{C} 185-55 \mathrm{C}$ |
| 6264-55 | 7C186-55C |
| 6268 P 20 | 7C168A-20C |
| 6268 P 25 | 7C168A-25C |
| 6268 P 35 | 7C168A-35C |
| 6268 P 40 | 7C168A-40C |
| 6268 P 45 | 7C168A-45 |
| 6268 P 45 | 7C168A-45C |
| 6269P20 | 7C169A-20C |
| 6269P25 | 7C169A-25C |
| 6269P35 | 7C169A-35C |
| 6270-20 | 7C170A-20C |
| 6270-25 | 7C170A-25C |
| 6270-35 | 7C170A-35C |
| 6270-45 | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{C}$ |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\text {SB }}$
$+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$

* $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\text {SB }}$
- = functionally equivalent
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7C198M

| MOTOROLA | CYPRESS |
| :---: | :---: |
| 6287-12 | 7C187-12C |
| 6287-15 | 7C187-15C |
| 6287-20 | 7C187-20C |
| 6287-25 | 7C187-25C |
| 6287-35 | 7C187-35C |
| 6287-45 | 7C187-45C |
| 6288-12 | 7B164-12C |
| 6288-12 | 7C164-12C |
| 6288-15 | 7C164-15C |
| 6288-25 | 7C164-25C |
| 6288-30 | 7C164-25C |
| 6288-35 | 7C164-35C |
| 6288-45 | 7C164-45C |
| 6290-12 | 7B166-12C |
| 6290-12 | 7C166-12C |
| 6290-15 | 7C166-15C |
| 6290-20 | 7C166-20C |
| 6290-25 | 7C166-25C |
| 6290-35 | 7C166-35C |
| 6290-45 | 7C166-45C |
| 62940FN14 | 7B174-14C |
| 62940FN19 | 7B174-18C |
| 62940FN24 | 7B174-21C |
| 6706-12 | 7B199-12C |
| 6708-12 | 7B194-12C |
| 6709-12 | 7B195-12C |
| 7681 | 7C282-45C |
| 7681A | 7C282-45C |
| 93422 | 93422C |
| 93422 | 93422M |
| 93422A | 93422 AC |
| 93422A | 93422AM |
| 93 L 422 | 93L422C |
| 93L422 | 93L422M |
| 93L422A | 93L422AC |
| 93L422A | 93LA22AM |
| NATIONAL | CYPRESS |
| PREFIX:DM | PREFIX:CY |
| PREFIX:GAL | PREFIX:None |
| PREIFX:IDM | PREFIX:CY |
| PREFIX:NM | PREFIX:CY |
| PREFIX:NMC | PREFIX:CY |
| SUFFIX:J | SUFFIX:D |
| SUFFIX:N | SUFFIX:P |
| 100422-10C | 100E422L-7C |
| 100422-5C | 100E422-5C |
| 100422A-7C | 100E422L-7C |
| 100422AC | 100E422L-7C |
| 100474A-10C | 100E474L-7C |
| 100474A-8C | 100E474L-7C |
| 100494-15 | 100E494L-12C |
| 100494-18 | 100E494L-12C |
| 10422-10C | 10E422L-7C |
| 10422-5C | 10E422-5C |
| 10422A-7C | 10E422L-7C |
| 10422AC | 10E422L-7C |
| 10474A-8C | 10E474L-7C |
| 1047A-10C | 10E474L-7C |
| 10494-10 | 10E494-10C |
| 10494-12 | 10E494L-12C |
| 10494-15 | 10E494L-12C |


| NATIONAL | CYPRESS |
| :---: | :---: |
| 12L10C | PLDC20G10-35C |
| 14L8C | PLDC20G10-35C |
| 14L8M | PLDC20G10-40M |
| 16L6C | PLDC20G10-35C |
| 16L6M | PLDC20G10-40M |
| 16V8A-12LC | PLDC18G8-12C |
| $16 \mathrm{~V} 8 \mathrm{~A}-12 \mathrm{C}$ | PLDC18G8-12C |
| 16V8A-15LC | PLDC18G8-15C |
| $16 \mathrm{~V} 8 \mathrm{~A}-15 \mathrm{C}$ | PLDC18G8-15C |
| 16V8A-15LM | PLDC18G8-15MB |
| 16V8A-15M | PLDC18G8-15MB |
| 16V8A-20LM | PLDC18G8-20MB |
| 16V8A-20M | PLDC18G8-20MB |
| 18L4C | PLDC20G10-35C |
| 18L4M | PLDC20G10-40M |
| 20L2M | PLDC20G10-40M |
| 2147H | 2147-55C |
| 2147H | 2147-55M |
| $2147 \mathrm{H}-1$ | 2147-35C |
| $2147 \mathrm{H}-2$ | 2147-45C |
| $2147 \mathrm{H}-3$ | 2147-55C |
| $2147 \mathrm{H}-3$ | 2147-55M |
| 2147H-3L | 7C147-45C |
| 2148H | 2148-55C |
| 2148H | 7 C 148 -C |
| 2148H | 2148 -C |
| 2148H | 21L48-C |
| 2148H-2 | 2148-45C |
| 2148H-3 | 2148-55C |
| 2148H-3L | 21L48-55C |
| 2148HL | 21L48-55C |
| 2901A-1C | 7C901-31C |
| 2901A-1M | 7C901-32M |
| 2901A-2C | 7C901-31C |
| 2901A-2M | 7C901-32M |
| 2901AC | 7C901-31C |
| 2901AM | 7C901-32M |
| 2909AC | 2909AC |
| 2909AM | 2909M |
| 2911AC | 2911AC |
| 2911AM | 2911M |
| 54S189 | 74S189M |
| 54S189 | 7C189-M |
| 54S189 | 27S03A-M |
| 54S189 | 27LS03A-M |
| 54S189A | 74S189M |
| 54S189A | 7C189-25M |
| 54S189A | 7C189-M |
| 54S189A | 27S03A-M |
| 54S189A | 27LS03A-M |
| 74S189 | 74S189C |
| 74S189 | 7C189-C |
| 74S189 | 27S03A-C |
| 74S189 | 27LS03A-C |
| 74S189A | 74S189C |
| 74S189A | $27 \mathrm{S03AC}$ |
| 74S189A | 7C189-C |
| 74S189A | 27S03A-C |
| 74S189A | 27LS03A-C |
| 74S289A | $74 \mathrm{S189}$ C |
| 74S289A | 7C189-C |
| 74S289A | 27S03 ${ }^{\text {- }}$ - C |


| NATIONAL | CYPRESS |
| :--- | :--- |
| 74S289A | 27LS03A-C |
| 75S07 | 7C190-25M |
| 75S07A | 27S07AM |
| 77LS181 | 7C282-45M |
| 77S181 | 7C282-45M |
| 77S181A | 7C282-45M |
| 77S111 | 7C292-50M |
| 77S191A | 7C922-50M |
| 77S191B | 7C292-50M |
| 77S281 | 7C281-45M |
| 77S281A | 7C281-45M |
| 77S291 | 7C291-50M |
| 77S291A | 7C291-50M |
| 77S291B | 7C291-50M |
| 77S401 | 7C401-10M |
| 77S401A | 7C401-10M |
| 77S402 | 7C402-10M |
| 77S402A | 7C402-10M |
| 77SR181 | 7C235-40M |
| 77SR25 | 7C225-40M |
| 77SR25B | 7C25-40M |
| 77SR476B | 7C225-40M- |
| 77ST476 | 7C225-40M- |
| 85S07 | 27S07C |
| 85S07A | 27S07AC |
| 85S07A | 7C128-45C+ |
| 87LS181 | 7C282-45C |
| 87S181 | 7C282-45C |
| 87S191 | 7C292-50C |
| 87S191A | 7C922-35C |
| 87S191B | 7C292-35C |
| 87S281 | 7C281-45C |
| 87S281A | 7C281-45C |
| 87S291 | 7C291-50C |
| 87S291A | 7C291-35C |
| 87S291B | 7C291-35C |
| 87S401 | 7C401-10C |
| 87S401A | 7C401-15C |
| 87S402 | 7C402-10C |
| 87S402A | 7C402-15C |
| 87S625 | 7C225-40C |
| 87SR181 | 7C235-30C |
| 87SR25B | 7C225-30C |
| 87SR476 | 7C225-40C- |
| 87SR476B | 7C225-30C- |
| 93L422A | 7C122-C |
| 93L422A | 93422A-C |
| 93L422A | 93L422-C |
| PAL10016P4-4C | 100E302L-4C |
| PAL10016P4-6C | 100E302L-4C |
| PAL10006P8-4C | 100E301-4C |
| PAL10016P8-6C | 100E301L-6C |
| PAL1016P4-4C | 10E302L-4C |
| PAL1016P4-6C | 10E302L-4C |
| PAL1016P8-4C | 10E301-4C |
| PAL1016P8-6C | 10E301L-6C |
| PAL164A2M | PALC16R4-40M |
| PAL16L8A2C | PALC16L-35C |
| PAL16L8A2M | PALC16L8-40M |
| PAL16L8AC | PALC16L8-25C |
| PAL16L8AM | PALC16L8-30M |
| PAL16L8B2C | PALC16L8-25C |
|  |  |

NATIONAL
PAL16L8B2M PAL16L8B4C PAL16L8B4M PAL16L8BM PAL16L8C PAL16L8M PAL16R4A2C PAL16R4AC PAL16R4AM PAL16R4B2C PAL16R4B2M PAL16R4B4C PAL16R4B4M PAL16R4BM PAL16R4C PAL16R4M PAL16R6A2C PAL16R6A2M PAL16R6AC PAL16R6AM PAL16R6B2C PAL16R6B2M PAL16R6B4C PAL16R6B4M PAL16R6BM PAL16R6C PAL16R6M PAL16R8A2C PAL16R8A2M PAL16R8AC PAL16R8AM PAL16R8B2C PAL16R8B2M PAL16R8B4C PAL16R8B4M PAL16R8BM PAL16R8C PAL16R8M PAL20L10B2C PAL20L10B2M PAL20L10C PAL20L10M PAL20L2C PAL20L8AC PAL20L8AM PAL20L8BC PAL20L8BM PAL20L8C PAL20L8M PAL20R4AC PAL20R4AM PAL20R4BC PAL20R4BM PAL20R4C PAL20R4M PAL20R6AC PAL20R6AM PAL20R6BC PAL20R6BM PAL20R6C PAL20R6M PAL20R8AC

CYPRESS
PALC16L8-30M
PALC16L8L-35C
PALC16L8-40M
PALC16L8-20M
PALC16L8-35C
PALC16L8-40M
PALC16R4-35C
PALC16R4-25C
PALC16R4-30M
PALC16R4-25C
PALC16R4-30M
PALC16R4L-35C PALC16R4-40M PALC16R4-20M PALC16R4-35C PALC16R4-40M PALC16R6-35C PALC16R6-40M PALC16R6-25C PALC16R6-30M PALC16R6-25C PALC16R6-30M PALC16R6L-35C PALC16R6-40M PALC16R6-20M PALC16R6-35C PALC16R6-40M PALC16R8-35C PALC16R8-40M PALC16R8-25C PALC16R8-30M PALC16R8-25C PALC16R8-30M PALC16R8L-35C PALC16R8-40M PALC16R8-20M PALC16R8-35C PALC16R8-40M PLDC20G10-25C PLDC20G10-30M PLDC20G10-35C PLDC20G10-40M
PLDC20G10-35C PLDC20G10-25C
PLDC20G10-30M
PLDC20G10-25C
PLDC20G10-30M
PLDC20G10-35C
PLDC20G10-40M
PLDC20G10-25C
PLDC20G10-30M
PLDC20G10-25C
PLDC20G10-30M
PLDC20G10-35C
PLDC20G10-40M
PLDC20G10-25C
PLDC20G10-30M
PLDC20G10-25C
PLDC20G10-30M
PLDC20G10-35C
PLDC20G10-40M
PLDC20G10-25C

| NATIONAL | CYPRESS |
| :---: | :---: |
| PAL20R8AM | PLDC20G10-30M |
| PAL20R8BC | PLDC20G10-25C |
| PAL20R8BM | PLDC20G10-30M |
| PAL20R8C | PLDC20G10-35C |
| PAL20R8M | PLDC20G10-40M |
| NEC | CYPRESS |
| PREFIX:uPD | PREFIX:CY |
| SUFFIX:C | SUFFIX:P |
| SUFFIX:D | SUFFIX:D |
| SUFFIX:K | SUFFIX:L |
| SUFFIX:L | SUFFIX:F |
| 100422-10C | 100E422L-7C |
| 100422-7C | 100E422L-7C |
| 100470-10C | 100E470-7C |
| 100470-15C | 100E470-7C |
| 100474-10C | 100E474L-7C |
| 100474-4.5 | 100E474-3.5C |
| 100474-6 | 100E474-5C |
| 100474-8C | 100E474L-7C |
| 100474A-5 | 100E474L-5C |
| 100474A-6 | 100E474L-5C |
| 100474E-4 | 100E474-3.5C |
| 100484-10 | 100E484L-7C |
| 100484-15 | 100E484L-7C |
| 100A484-5 | 100E484-5C |
| 100A484-7 | 100E484L-7C |
| 10422-10C | 10E422L-7C |
| 10422-7C | 10E422L-7C |
| 10470-10C | 10E470-7C |
| 10470-15C | 10E470-7C |
| 10474-10C | 10E474L-7C |
| 10474-8C | 10E474L-7C |
| 10474A-5 | 10E474L-5C |
| 10474A-6 | 10E474L-5C |
| 10474E-4 | 10E474-4C |
| 10484-10 | 10E484L-7C |
| 10484-15 | 10E484L-7C |
| 10A484-5 | 10E484-5C |
| 10A484-7 | 10E484L-7C |
| 2147-2 | 2147-55C |
| 2147-3 | 2147-55C |
| 2147A-25 | 7C147-25C |
| 2147A-35 | 2147-35C |
| 2147A-45 | 2147-45C |
| 2149 | 2149-55C |
| 2149-1 | 2149-45C |
| 2149-2 | 2149-35C |
| 2167-2 | 7C167A-45C |
| 2167-3 | $7 \mathrm{C} 167 \mathrm{~A}-45 \mathrm{C}$ |
| 429 | 7C292-50C |
| 429-1 | 7C292-50C |
| 429-2 | 7C292-50C |
| 429-3 | 7C292-35C |
| 431000-10 | 7C108-45 |
| 431000-12 | 7C108-45 |
| 431000-85 | 7C108-45 |
| 4311-45 | 7C167A-45C |
| 4311-55 | 7C167A-45C |
| 43254C-35 | 7C194-35 |
| $43254 \mathrm{C}-45$ | 7C194-45 |
| $43256 \mathrm{C}-85$ | 7C198-55 |


| NEC | CYPRESS |
| :---: | :---: |
| 4361-40 | 7C187-35C |
| 4361-45 | 7C187-45C |
| 4361-55 | 7C187-45C |
| 4361-70 | $7 \mathrm{C} 187-45 \mathrm{C}$ |
| 4362-45 | 7C164-45C |
| 4362-55 | 7C164-45C |
| 4362-70 | 7C164-45C |
| 4363-45 | 7C166-45C |
| 4363-55 | 7C166-45C |
| 4363-70 | 7C166-45C |
| PARADIGM | CYPRESS |
| PREFIX:PDM | PREFIX:CY |
| 41251L | 7C191-C |
| 41251LB | 7C191-MB* |
| 41251S | 7C191-C |
| 41251SB | 7 C 191 -MB |
| 41252L | 7C192-C |
| 41252LB | 7C192-MB* |
| 41252S | 7C192-C |
| 41252SB | 7 C 192 -MB |
| 41256L | 7C199/8-C* |
| 41256LB | 7C199/8-MB* |
| 41256S | 7C199/8-C |
| 41256SB | 7C199/8-MB |
| 41258L | $7 \mathrm{C} 194-\mathrm{C}^{*}$ |
| 41258LB | 7 C 194 -B* |
| 41258S | 7C194-C |
| 41258SB | 7C194-B |
| PERFORMANCE | CYPRESS |
| PREFIX:P | PREFIX:CY |
| SUFFIX:L | SUFFIX:L |
| SUFFIX:S | SUFFIX:S |
| 29631AC | 7C282-45C |
| 29631AM | 7C282-45M |
| 29631ASC | 7C281-45C |
| 29631ASM | 7C281-45M |
| 29631C | $7 \mathrm{C} 282-45 \mathrm{C}$ |
| 29631M | 7C282-45M |
| 29631SC | 7C281-45C |
| 29631SM | 7C281-45M |
| 29633AC | 7C282-45C+ |
| 29633AM | 7C282-45M+ |
| 29633ASC | 7C281-45C+ |
| 29633ASM | 7C281-45M+ |
| 29633C | 7C282-45C+ |
| 29633M | 7C282-45M+ |
| 29633SC | 7C281-45C+ |
| 29633SM | 7C281-45M+ |
| 29681AC | 7C292-50C |
| 29681AM | 7C292-50M |
| 29681ASC | 7C291-50C |
| 29681ASM | 7C291-50M |
| 29681C | 7C292-50C |
| 29681M | 7C292-50M |
| 29681SC | 7C291-50C |
| 29681SM | 7C291-50M |
| 29683AC | 7C292-50C+ |
| 29683AM | 7C292-50M+ |
| 29683ASC | 7C291-50C+ |
| 29683ASM | 7C291-50M + |

[^4]| SHARP | CYPRESS | SONY | CYPRESS | TI | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5498D-50 | 7C429-40C | $58255 \mathrm{AP}-25$ | 7C199-25 | 28L86AW | 7C282-45C |
| 5499-35 | 7C432-30C | 58258P-35 | 7C198-35 | 28S166W | 7C292-50C |
| 5499-50 | 7C432-40C | 58258P-45 | 7C198-45 | 28S86AMW | 7C282-45M |
| 5499D-35 | 7C433-30C | 58258SP-35 | 7C199-35 | 28S86AW | $7 \mathrm{C} 282-45 \mathrm{C}$ |
| $\begin{aligned} & 5499 \mathrm{D}-50 \\ & 57254 \mathrm{~J}-70 \mathrm{C} \end{aligned}$$57254 \mathrm{~J}-90 \mathrm{C}$ | 7C433-40C | 58258SP-45 | 7C199-45 | 320C601-25 | 7C601-25 |
|  | 7C274-55C |  |  | 320C601-33 | 7C601-33 |
|  | 7C274-55C | TI | CYPRESS | 320C602-25 | 7C602-25 |
| 57255J-10C | 7C274-55C | PREFIX:JBP | PREFIX:CY | 320C602-33 | 7C602-33 |
| 57255J-12C | 7C274-55C | PREFIX:PAL | SUFFIX:P | 320C604-25 | 7C604-25 |
| 57256J-12C | 7C274-55C | PREFIX:SM | PREFIX:CY | 320C604-33 | 7C604-33 |
| 57256J-15C | 7C274-55C | PREFIX:SMJ | PREFIX:CY | 38L165-35C | 7C291-35C |
| 5749J-55C | 7C264-55C | PREFIX:SN | PREFIX:CY | 38L165-45C | 7C291-35C |
| 5749J-70C | 7C264-55C | PREFIX:TBP | PREFIX:CY | 38L166-35 | 7C292-35C |
| 5762J-55C | 7C266-55C | PREFIX:TIB | PREFIX:CY | 38L166-45 | 7C292-35C |
| 5762J-70C | 7C266-55C | PREFIX:TMS | PREFIX:CY | 38L85-45C | 7C281-45C |
| 5763J-70C | 7C266-55C | SUFFIX:F | SUFFIX:F | 38R165-18C | 7C245-25C |
| 5763J-90C | 7C266-55C | SUFFIX:J | SUFFIX:L | 38R165-25C | 7C245-35C |
| 5764J-20C | 7C266-55C | SUFFIX:N | SUFFIX:D | 38R85-15C | 7C235-30C |
| $5764 \mathrm{~J}-25 \mathrm{C}$ | 7C266-55C | $\begin{aligned} & \text { 10016P8-6C } \\ & \text { 10H16P8-6C } \\ & 22 \mathrm{~V} 10 \mathrm{AC} \end{aligned}$ | 100E301L-6C | $38 \mathrm{~S} 165-25 \mathrm{C}$$38 \mathrm{~S} 165-35 \mathrm{C}$ | $7 \mathrm{C} 291 \mathrm{~A}-25 \mathrm{C}$ |
|  |  |  | 10E301L-6C |  | 7C291-35C |
| SIGNETICS | CYPRESS |  | PALC22V10-25C | 38S85-30C | 7C281-30C |
| SUFFIX:G | SUFFIX:L | 22 V 10 AM | PALC22V10-30M | $54 \mathrm{HC189}$ | 7C189-25M |
| SUFFIX:N | SUFFIX:P | 2764-17C | 7C266-55C | 54HCT189 | 7C189-25M |
| SUFFIX:R | SUFFIX:F | 2764-20C | 7C266-55C | 54LS189A | 27LS03M |
| 100422BC | 100E422-7C | 2764-25C | 7C266-55C | 54LS219A | 7C190-25M+ |
| 100422CC | 100E422-7C | 2764-45C | 7C266-55C | 54S189A | 74S189M |
| 100474AC | 100E474-7C | 27C256-120C | 7C274-55C | 61CD256-35 | 7C197-35M |
| 10422BC | 10E422-7C | 27C256-12C | 7C274-55C | 61CD256-45 | 7C197-45M |
| 10422CC | 10E422-7C | 27C256-150C | 7C274-55C | 64C256-35 | 7C194-35M |
| 10474AC | 10E474-7C | 27C256-15C | 7C274-55C | 64C256-45 | 7C194-45M |
| N74S189 | $74 \mathrm{S189C}$ | 27C256-17C | 7C274-55C | 68CE256-35 | 7C198-35M |
| N82HS641 | 7C264-55C | 27C256-1C | 7C274-55C | 68CE256-45 | 7C198-45M |
| N82HS641A | 7C264-45C | 27C256-20C | 7C274-55C | 7489 | 7C189-25C |
| N82HS641B | 7C264-35C | 27C256-20M | 7C274-55M | 74ACT29116 | 7C9116AC |
| N82LS181 | 7C282-45C | 27C256-25C | 7C274-55C | 74ACT29116-1 | 7C9116AC |
| N82S181 | 7C282-45C | 27C256-25M | 7C274-55M | $74 \mathrm{HC189}$ | 7C189-25C |
| N82S181A | 7C282-45C | 27C256-2C | 7C274-55C | $74 \mathrm{HC219}$ | 7C190-25C |
| N82S181B | 7C282-45C | 27C291-3 | 7C291L-35C+ | 74HCT189 | 7C189-25C |
| N82S191-3 | 7C291-50C | 27C291-30 | 7C291L-35C+ | 74LS189A | 27LS03C |
| N82S191-6 | $7 \mathrm{C} 292-50 \mathrm{C}$ | 27C291-5 | 7C291L-50C+ | 74LS219A | 27S07C+ |
| N82S191A-3 | 7C291-50C | 27C291-50 | 7C291L-50C+ | 74S189A | 74S189C |
| N82S191A-6 | 7C292-50C | 27C292-3 | 7C292L-35C+ | 74S189B | 7C189-25C |
| N82S191B-3 | 7C291-35C | 27C292-35 | 7C292L-35C+ | HCT9510E | 7C510-75C+ |
| N82S191B-6 | 7C292-35C | 27C292-5 | 7C292L-50C+ | HCT9510E-10 | 7C510-75C+ |
| S82HS641 | 7C264-55M | 27C292-50 | 7C292L-50C+ | HCT9510M | 7C510-75M + |
| S82LS181 | 7C282-45M | 27C49-45C | 7C264-45C | PAL16L8-20M | PALC16L8-20M |
| S82S181 | 7C282-45M | 27C49-4C | 7C264-45C | PAL16L8-25C | PALC16L8-25C |
| S82S181A | 7C282-45M | 27C49-55C | 7C264-55C | PAL16L8-30M | PALC16L8-30M |
| S82S191-3 | 7C291-50M | 27C49-5C | 7C264-55C | PAL16L8A-2C | PALC16L8-35C |
| S82S191-6 | 7C292-50M | 27C512-12C | 7C286-70C | PAL16L8A-2M | PALC16L8-40M |
| S82S191A-3 | 7C291-50M | 27C512-17C | 7C286-70C | PAL16L8AC | PALC16L8-25C |
| S82S191A-6 | 7C292-50M | 27C512-1C | 7C286-70C | PAL16L8AM | PALC16L8-30M |
| S82S191B-3 | 7C291-50M | 27C512-20C | 7C286-70C | PAL16R4-20M | PALC16R4-20M |
| S82S191B-6 | 7C292-50M | $\begin{aligned} & 27 \mathrm{C} 512-20 \mathrm{M} \\ & 27 \mathrm{C} 512-25 \mathrm{C} \end{aligned}$ | 7C286-70M | PAL16R4-25C | PALC16R4-25C |
|  |  |  | 7C286-70C | PAL16R4-30M | PALC16R4-30M |
| SONY | CYPRESS | 27C512-25M | 7C286-70M | PAL16R4A-2C | PALC16R4-25C |
| PREFIX:CXK | PREFIX:CY | 27C512-2C | 7C286-70C | PAL16R4A-2M | PALC16R4-40M |
| 51256P-35 | 7C197-35 | 27C512-30C | 7 C 286 -70C | PAL16R4AC | PALC16R4-25C |
| 51256P-45 | 7C197-45 | 27C512-30M | 7C286-70M | PAL16R4AM | PALC16R4-30M |
| 54256P-35 | 7C194-35 | 27C512-3C | 7C286-70C | PAL16R6-20M | PALC16R6-20M |
| 54256P-45 | 7C194-45 | 28L166W | 7C292-50C | PAL16R6-25C | PALC16R6-25C |
| 58255AJ-25 | 7C199-25 | 28L86AMW | 7C282-45M | PAL16R6-30M | PALC16R6-30M |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $I_{C C}$ and 5 mA on $\mathrm{I}_{\mathrm{SB}}$
$+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$

* $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\text {SB }}$
- = functionally equivalent
$\dagger=$ SOIC only
$\ddagger=32$-pin LCC crosses to the 7 C 198 M


## Product Line Cross Reference

| TI | CYPRESS | TOSHIBA | CYPRESS | TOSHIBA | CYPRESS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PAL16R6A-2C | PALC16R6-25C | 2078-35 | 7C170A-35C | 5562-35 | 7C187-35C |
| PAL16R6A-2M | PALC16R6-40M | 2078-45 | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{C}$ | 5562-45 | 7C187-45C |
| PAL16R6AC | PALC16R6-25C | 2078-55 | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{C}$ | 5562-55 | 7C187-45C |
| PAL16R6AM | PALC16R6-30M | 2088-35 | 7C186-35C | 5562P/J-35 | 7C187-45C |
| PAL16R8-20M | PALC16R8-20M | 2088-45 | 7 C 186 -45C | 5562P/J-45 | 7C187-45C |
| PAL16R8-25C | PALC16R8-25C | 2088-55 | 7C186-55C | 5562P/J-55 | 7C187-45C |
| PAL16R8-30M | PALC16R8-30M | 27512AD-17C | 7C286-70C | 5563-10 | 7C185-55C |
| PAL16R8A-2C | PALC16R8-25C | 27512AD-200C | 7C286-70C | 5563-12 | 7C185-55C |
| PAL16R8A-2M | PALC16R8-40M | 27512AD-20C | 7C286-70C | 5563-15 | 7C185-55C |
| PAL16R8AC | PALC16R8-25C | 27512AD-250C | 7C286-72C | 5565-10 | 7C186-55C |
| PAL16R8AM | PALC16R8-30M | 27512AD-25C | 7C286-70C | 5565-12 | 7C186-55C |
| PAL20L10A-2C | PLDC20G10-25C | 27512ADI-20C | 7C286-70M | 5565-15 | 7C186-55C |
| PAL20L10A-2M | PLDC20G10-30M | 27512ADI-25C | 7C286-70M | 5588P/J-20 | $7 \mathrm{C} 185-20 \mathrm{C}$ |
| PAL20L10AC | PLDC20G10-35C | 27256BD-150C | 7C274-55C | 5588P/J-25 | 7C185-25C |
| PAL20L10AM | PLDC20G10-30M | 27256BD-15C | 7C274-55C | 5589P/J-25 | 7C182-25C |
| PAL20L8A-2C | PLDC20G10-25C | 27256BD-200C | 7C274-55C | 55B328-12 | 7B199-12C |
| PAL20L8A-2M | PLDC20G10-30M | 27256BD-20C | 7C274-55C | 55B328-15 | 7B199-15C |
| PAL20L8AC | PLDC20G10-25C | 27256BDI-15C | 7C274-55M | 55B464-12 | 7B194-12C |
| PAL20L8AM | PLDC20G10-30M | 27256BDI-20C | 7C274-55M | 55B464-15 | 7B194-15C |
| PAL20R4A-2C | PLDC20G10-25C | 315 | 2147-55C | 55B465-12 | 7B196-12C |
| PAL20R4A-2M | PLDC20G10-30M | 315-1 | 2147-55C | 55B465-15 | 7B196-15C |
| PAL20R4AC | PLDC20G10-25C | 55187T-25 | 7C183-25C | $57256 \mathrm{AD}-120 \mathrm{C}$ | 7C274-55C |
| PAL20R4AM | PLDC20G10-30M | 55187T-30 | $7 \mathrm{C} 183-25 \mathrm{C}$ | 57256AD-12C | 7C274-55C |
| PAL20R6A-2C | PLDC20G10-25C | 55188T-25 | $7 \mathrm{C} 184-25 \mathrm{C}$ | 57256AD-150C | 7C274-55C |
| PAL20R6A-2M | PLDC20G10-30M | 55188T-30 | 7C184-25C | $57256 \mathrm{AD}-15 \mathrm{C}$ | 7C274-55C |
| PAL20R6AC | PLDC20G10-25C | 55257-10 | 7C199-55C | 57256AD-20C | 7C274-55C |
| PAL20R6AM | PLDC20G10-30M | 55257-12 | 7C199-55C | 57512AD-15C | 7C286-70C |
| PAL20R8A-2C | PLDC20G10-25C | 55257-70 | 7C199-55C | 57512AD-20C | 7C286-70C |
| PAL20R8A-2M | PLDC20G10-30M | 55257-85 | 7C199-55C | 57H2556D-70C | 7C274-55C |
| PAL20R8AC | PLDC20G10-25C | 55328-17 | 7C199-15C | 57H2556D-85C | 7C274-55C |
| PAL20R8AM | PLDC20G10-30M | 55328-20 | 7C199-20C |  |  |
| PAL22V10-7C | PALC22V10D-7C | 55328-25 | $7 \mathrm{C} 199-25 \mathrm{C}$ | TRW | CYPRESS |
| PAL22V10-7C | PAL22V10C-7C | 55328-35 | $7 \mathrm{C} 199-35 \mathrm{C}$ | MPY016HA | 7C516-75M |
| PAL22V10-15C | PALC22V10B-15C | 55328P/J-25 | 7C199-25C | MPY016HC | 7C516-75C |
| PAL22V10-20M | PALC22V10B-20M | 55328P/J-35 | 7C199-35C | MPY016KA | 7C516-75M |
| PAL22V10AC | PALC22V10-25C | 55416-35 | 7C164-35C | MPY016KC | 7C516-75C |
| PAL22V10AC | PALC22V10L-25C | 55416-45 | 7C164-45C | TDC1010A | 7C510-75M |
| PAL22V10AM | PALC22V10-25MB | 55417-25 | 7C166-25C | TDC1010C | 7C510-75C |
| PAL22V10AM | PALC22V10-30MB | 55417-35 | 7C166-35C | TMC2010A | 7C510-75M+ |
| PAL22V10C | PALC22V10-35C | 55417-45 | 7C166-45C | TMC2010C | 7C510-75C+ |
| PAL22V10C | PALC22V10L-35C | 55417P/J-15 | 7 C 166 -15C | TMC2110A | 7C510-75M |
|  |  | 55417P/J-20 | 7C166-20C | TMC2110C | 7C510-75C |
| TOSHIBA | CYPRESS | 55417P/J-25 | 7C166-25C | TMC216HA | 7C516-75M |
| PREFIX:P | SUFFIX:P | 55417P/J-35 | 7C166-35C | TMC216HC | 7C516-75C+ |
| PREFIX:TC | PREFIX:CY | 55464-17 | 7B194-15C |  |  |
| PREFIX:TMM | PREFIX:CY | 55464-20 | 7C194-20C | VTI (VLSI) | CYPRESS |
| SUFFIX:D | SUFFIX:D | 55464-25 | 7C194-25C | PREFIX:VL | PREFIX:CY |
| 2015A-10 | 7C128A-55C+ | 55464-35 | 7C194-35C | PREFIX:VT | PREFIX:CY |
| 2015A-12 | 7C128A-55C+ | 55464P/J-25 | 7C194-25C | 2010-65 | 7C510-65C |
| 2015A-15 | 7C128A-55C+ | 55464P/J-35 | 7C194-35C | 2010-70 | $7 \mathrm{C} 510-65 \mathrm{C}$ |
| 2015A-90 | 7C128A-55C+ | 55465-17 | 7B196-15C | 2010-90 | 7C510-75C |
| 2018-25 | 7C128A-25C | 55465-20 | 7C196-20C | 20C18-20C | 7C128A-20C |
| 2018-35 | 7C128A-35C | 55465-25 | 7C196-25C | 20C18-25C | 7C128A-25C |
| 2018-45 | $7 \mathrm{C} 128 \mathrm{~A}-45 \mathrm{C}$ | 55465-35 | 7C196-35C | 20C18-35C | 7C128A-35C |
| 2018-55 | 7C128A-55C+ | 55465P/J-25 | 7C196-25C | 20C19-25 | 7C128A-25C |
| 2018AP-35 | 7C128A-35C | 55465P/J-35 | 7C196-35C | 20C19-35 | 7C128A-35C |
| 2018AP-45 | 7C128A-45C | 5561-45 | 7C187-45C+ | 20C50-15C | 7C150-15C |
| 2068-25 | 7C168A-25C | 5561-55 | 7C187-45C+ | 20C50-20C | 7C150-15C |
| 2068-35 | 7C168A-35C | 5561-70 | 7C187-45C+ | 20C50-25C | 7C150-25C |
| 2068-45 | 7C168A-45C | 5561P/J-45 | 7C187-45C | 20C68-15C | 7 C 168 A -15C |
| 2068-55 | 7C168A-45C | 5561P/J-55 | 7C187-35C | 20C68-20C | 7C168A-20C |
| 2069-35 | 7C169A-35C | 5561P/J-70 | 7C187-45C | 20C68-25C | 7C168A-25C |

## Product Line Cross Reference

CYPRESS
SEMICONDUCTOR

| WSI | CYPRESS |
| :---: | :---: |
| 57C191B-35 | $7 \mathrm{C} 292-35 \mathrm{C}$ |
| 57C191B-35M | 7C292-35M |
| 57C191B-45 | 7C292-35C |
| 57C191B-45M | 7C292-35M |
| 57C256F | 7 C 274 |
| 57C291-45 | 7C291-35C |
| 57C291-45M | 7C291-35M |
| 57C291-55 | 7C291-50C |
| 57C291-55M | 7C291-50M |
| 57C291-70 | 7C291-50C |
| 57C291-70M | 7C291-50M |
| 57C291B-35 | 7C291-35C |
| 57C291B-35M | 7C291-35M |
| 57C291B-45 | 7C291-35C |
| 57C291B-45M | 7C291-35M |
| 57C45-20 | 7C245A-15C |
| 57C45-25 | 7C245A-25C |
| 57C45-25M | 7C245A-25M |
| 57C45-35 | 7C245A-35C |
| 57C45-35M | 7C245A-35M |
| 57C49 | 7C261 |
| 57C49 | 7 C 263 |
| 57C49-55 | 7C264-55C+ |
| 57C49-55M | 7C264-55M |
| 57C49-70 | 7C264-55C+ |
| 57C49-70M | 7C264-55M |
| 57C49-90 | 7C264-55C+ |
| 57C49-90M | 7C264-55M |
| 57C49B | 7 C 261 |
| 57C49B | 7 C 263 |
| 57C49B-35 | 7C264-30C |
| 57C49B-35T | 7C261-30C |
| 57C49B-45 | 7C264-40C |
| $57 \mathrm{C} 49 \mathrm{~B}-45 \mathrm{~T}$ | $7 \mathrm{C} 261-40 \mathrm{C}$ |
| 57C49B-55 | 7C264-45C |
| 57C49B-55T | 7C261-45C |
| 57C49B-55TM | 7C261-45M |
| 57C49B-55TM | 7C264-45M |
| 57C51 | 7 C 251 |
| 57C51 | 7 C 255 |
| 57C51B | 7C251 |
| 57C51B | 7 C 254 |
| 5901C | 2901CC+ |
| 5901M | 2901CM + |
| 5910AC | $7 \mathrm{C} 910-40 \mathrm{C}$ |
| 5910AM | 7C910-46M |
| 59510 | $7 \mathrm{C510}$ |
| 59516 | 7C516-45C |
| 59517 | 7C517-45C |
| WEITEK | CYPRESS |
| 1010AC | 7C510-75C |
| 1010AM | 7C510-75M |
| 1010BC | 7C510-75C |
| 1010BM | 7C510-75M |
| 1010C | 7C510-75C |
| 1010M | 7C510-75M |
| 1516AC | 7C516-75C |
| 1516AM | 7C516-75M |
| 1516BC | 7C516-55C |
| 1516BM | 7C516-75M |
| 1516C | 7C516-75C |


| VTI (VLSI) | CYPRESS |
| :---: | :---: |
| 20C68-35C | 7C168A-35C |
| 20C69-20C | $7 \mathrm{C} 169 \mathrm{~A}-20 \mathrm{C}$ |
| 20C69-25C | 7C169A-25C |
| 20C69-35C | 7C169A-35C |
| 20C69-45C | $7 \mathrm{C} 169 \mathrm{~A}-45 \mathrm{C}$ |
| 20C71-25C | $7 \mathrm{C} 171 \mathrm{~A}-25 \mathrm{C}$ |
| 20C71-35C | 7C171A-35C |
| 20C72-15C | $7 \mathrm{C} 172 \mathrm{~A}-15 \mathrm{C}$ |
| 20C72-25C | 7C172A-25C |
| 20C72-35C | 7C172A-35C |
| 20C78-25 | $7 \mathrm{C} 170 \mathrm{~A}-25 \mathrm{C}+$ |
| 20C78-35 | 7C170A-35C+ |
| 20C78-45 | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{C}+$ |
| 20C79-20C | $7 \mathrm{C} 170 \mathrm{~A}-20 \mathrm{C}$ |
| 20C79-25C | $7 \mathrm{C} 170 \mathrm{~A}-25 \mathrm{C}$ |
| 20C79-35C | 7C170A-35C |
| 20C79-45C | $7 \mathrm{C} 170 \mathrm{~A}-45 \mathrm{C}$ |
| 20C98-15C | 7C185-15C |
| 20C98-20C | $7 \mathrm{C} 185-20 \mathrm{C}$ |
| 20C98-25C | 7C185-25C |
| 20C98-35 | 7C185-35C+ |
| 20C98-35C | 7C185-35C |
| 20C98-45 | 7C185-45C+ |
| 20C98L-15C | 7C185-15C |
| 20C98L-20C | 7C185-20C |
| 20C98L-25C | 7C185-25C |
| 20C98L-35C | 7C185-35C |
| 20C99-35 | 7C185-35C |
| 20C99-45 | 7C185-45C |
| 2130-10C | 7C130-55C |
| 2130-12C | $7 \mathrm{C} 130-55 \mathrm{C}$ |
| 2130-15C | 7C130-55C |
| 6285H-15C | $7 \mathrm{C161-15C}$ |
| 6285H-20C | $7 \mathrm{C} 161-20 \mathrm{C}$ |
| 6285H-25C | $7 \mathrm{C} 161-25 \mathrm{C}$ |
| 6285H-35C | 7C161-35C |
| 6285HL-15C | 7C161-15C |
| 6285HL-20C | 7C161-20C |
| 6285HL-25C | 7C161-25C |
| 6285HL-35C | $7 \mathrm{C} 161-35 \mathrm{C}$ |
| 6286H-15C | 7 C 162 -15C |
| 6286H-20C | 7C162-20C |
| 6286H-25C | $7 \mathrm{C} 162-25 \mathrm{C}$ |
| 6286H-35C | 7 C 162 -35C |
| 6286HL-15C | 7 C 162 -15C |
| 6286HL-20C | 7C162-20C |
| 6286HL-25C | 7C162-25C |
| 6286HL-35C | 7 C 162 -35C |
| $6287 \mathrm{H}-15 \mathrm{C}$ | 7 C 187 -15C |
| 6287H-20C | 7C187-20C |
| 6287H-25C | 7C187-25C |
| 6287H-35C | 7C187-35C |
| 6287HL-15C | 7C187-15C |
| 6287HL-20C | 7C187-20C |
| 6287HL-25C | 7C187-25C |
| 6287HL-35C | 7C187-35C |
| 6288H-15C | 7C164-15C |
| $6288 \mathrm{H}-20 \mathrm{C}$ | 7C164-20C |
| 6288H-25C | 7C164-25C |
| 6288H-35C | 7C164-35C |
| 6288HL-15C | 7C164-15C |
| $6288 \mathrm{HL}-20 \mathrm{C}$ | 7C164-20C |


| VTI (VLSI) | CYPRESS |
| :---: | :---: |
| 6288HL-25C | 7C164-25C |
| 6288HL-35C | 7C164-35C |
| $6289 \mathrm{H}-15 \mathrm{C}$ | 7C166-15C |
| 6289H-20C | 7C166-20C |
| $6289 \mathrm{H}-25 \mathrm{C}$ | 7C166-25C |
| $6289 \mathrm{H}-35 \mathrm{C}$ | 7C166-35C |
| 6289HL-15C | 7C166-15C |
| $6289 \mathrm{HL}-20 \mathrm{C}$ | 7C166-20C |
| 6289HL-25C | 7C166-25C |
| 6289HL-35C | 7C166-35C |
| 64KS4-35 | 7C164-35C |
| 64KS4-45 | 7C164-45C |
| 64KS4-55 | 7C164-45C |
| 65KS4-35 | 7C166-35C |
| 65KS4-45 | 7C166-45C |
| 65KS4-55 | 7C166-45C |
| 7132-55 | 7C132-55C |
| 7132-55C | 7C132-55C |
| 7132-70 | 7C132-55C |
| 7132-70C | 7C132-55C |
| 7132-90C | 7C132-55C |
| 7132A-25C | 7C132-25C |
| 7132A-30C | 7C132-25C |
| 7132A-35 | 7C132-35C |
| 7132A-35C | 7C132-35C |
| 7132A-45 | 7C132-45C |
| 7132A-45C | 7C132-45C |
| 7142-55 | 7C142-55C |
| 7142-55C | 7C142-55C |
| 7142-70 | 7C142-55C |
| 7142-70C | 7C142-55C |
| 7142-90C | 7C142-55C |
| 7142A-25C | 7C142-25C |
| 7142A-30C | 7C142-25C |
| 7142A-35 | 7C142-35C |
| 7142A-35C | 7C142-35C |
| 7142A-45 | 7C142-45C |
| 7142A-45C | 7C142-45C |
| 7C122-15 | 7C122-15C |
| 7C122-15C | $7 \mathrm{C} 122-15 \mathrm{C}$ |
| 7C122-25 | 7C122-25C |
| 7C122-25C | 7C122-25C |
| 7C122-35 | 7C122-35C |
| 7C122-35C | 7C122-35C |
| WSI | CYPRESS |
| PREFIX:WS | PREFIX:CY |
| SUFFIX:C | PREFIX:CY |
| SUFFIX:D | PREFIX:CY |
| SUFFIX:M | SUFFIX:P |
| SUFFIX:P | PREFIX:CY |
| 29C01C | 7C901-31C |
| 57C128F-70 | 7C251-55C |
| 57C128F-70M | 7C251-55M+ |
| 57C128F-90 | 7C251-55C |
| 57C128F-90M | 7C251-55M+ |
| 57C191-45 | 7C292-35C |
| 57C191-45M | 7C292-35M |
| 57C191-55 | 7C292-50C |
| 57C191-55M | 7C292-50M |
| 57C191-70 | 7C292-50C |
| 57C191-70M | 7C292-50M |

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\text {SB }}$
$+=$ meets all performance specs but may not meet $I_{\text {CC }}$ or $I_{S B}$

* $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\text {SB }}$
- = functionally equivalent
$\dagger=$ SOIC only
\# = 32-pin LCC crosses to the 7C198M

| WEITEK | CYPRESS |
| :--- | :--- |
| 1516 M | $7 \mathrm{C} 516-75 \mathrm{M}$ |
| 2010 AC | $7 \mathrm{C} 510-55 \mathrm{C}$ |
| 2010 AM | $7 \mathrm{C} 510-75 \mathrm{M}$ |
| 2010 BC | $7 \mathrm{C} 510-45 \mathrm{C}$ |
| 2010 BM | $7 \mathrm{C} 510-55 \mathrm{M}$ |
| 2010 C | $7 \mathrm{C} 510-75 \mathrm{C}$ |
| 2010 DC | $7 \mathrm{C} 510-55 \mathrm{C}$ |
| 2010 DM | $7 \mathrm{C} 510-75 \mathrm{M}$ |
| 2010 M | $7 \mathrm{C} 510-75 \mathrm{M}+$ |
| 2516 AC | $7 \mathrm{C} 516-55 \mathrm{C}$ |
| 2516 AM | $7 \mathrm{C} 516-75 \mathrm{M}$ |
| 2516 C | $7 \mathrm{C} 516-75 \mathrm{C}$ |
| 2516 DC | $7 \mathrm{C} 516-45 \mathrm{C}$ |
| 2516 DM | $7 \mathrm{C} 516-55 \mathrm{M}$ |
| 2516 M | $7 \mathrm{C} 516-75 \mathrm{M}+$ |
| 2517 AC | $7 \mathrm{C} 517-55 \mathrm{C}$ |
| 2517 AM | $7 \mathrm{C} 517-75 \mathrm{M}$ |
| 2517 C | $7 \mathrm{C} 517-75 \mathrm{C}$ |
| 2517 M | $7 \mathrm{C} 517-75 \mathrm{M}+$ |



## Static RAMs (Random Access Memory)

Page Number
Device Number Description
CY2147 $4096 \times 1$ Static R/W RAM ..... 2-1
CY2148CY21L48CY2149CY21L49CY6116CY6116ACY6117ACY7C101CY7C102CY7C106CY7C107CY7C108CY7C109CY7C122CY7C123
1024 x 4 Static R/W RAM ..... 2-6
1024 x 4 Static R/W RAM, Low Power ..... 2-6
$1024 \times 4$ Static R/W RAM ..... 2-6
$1024 \times 4$ Static R/W RAM, Low Power ..... 2-6
$2048 \times 8$ Static R/W RAM ..... 2-12
2048 x 8 Static R/W RAM ..... 2-19
2048 x 8 Static R/W RAM ..... 2-19
262,144 x 4 Static R/W RAM with Separate I/O ..... 2-26
262,144 x 4 Static R/W RAM with Separate I/O ..... 2-26
262,144 x 4 Static R/W RAM ..... 2-32
$1,048,576 \times 1$ Static R/W RAM ..... 2-38
$131,072 \times 8$ Static R/W RAM ..... 2-44
$131,072 \times 8$ Static R/W RAM ..... 2-44
$256 \times 4$ Static R/W RAM Separate I/O ..... 2-51
256 x 4 Static R/W RAM Separate I/O ..... 2-57
2048 x 8 Static R/W RAM ..... 2-63
2048 x 8 Static R/W RAM ..... 2-70
$1024 \times 8$ Dual-Port Static RAM ..... 2-78
$1024 \times 8$ Dual-Port Static RAM ..... 2-78
1024 x 8 Dual-Port Static RAM ..... 2-78
$1024 \times 8$ Dual-Port Static RAM ..... 2-78
2048 x 8 Dual-Port Static RAM ..... 2-91
2048 x 8 Dual-Port Static RAM ..... 2-91
2048 x 8 Dual-Port Static RAM ..... 2-91
2048 x 8 Dual-Port Static RAM ..... 2-91
4K x 8 Dual-Port Static RAM ..... 2-104
4K x 8 Dual-Port Static RAM ..... 2-104
$4 \mathrm{~K} \times 8$ Dual-Port Static RAM with Semaphores ..... 2-104
$4 \mathrm{~K} \times 8$ Dual-Port Static RAM with Semaphores, $\overline{\mathrm{INT}}$, and $\overline{\text { BUSY }}$ ..... 2-114
$4 \mathrm{~K} \times 8$ Dual-Port Static RAM with Semaphores, $\overline{\mathrm{INT}}$, and BUSY ..... 2-114
$8 \mathrm{~K} \times 8$ Dual-Port Static RAM with Semaphores, $\overline{\mathrm{INT}}$, and $\overline{\text { BUSY }}$ ..... 2-128
$4096 \times 1$ Static RAM ..... 2-142
$1024 \times 4$ Static RAM ..... 2-149
$1024 \times 4$ Static RAM ..... 2-149
$1024 \times 4$ Static R/W RAM ..... 2-156
65,536 x 4 Expandable Static R/W RAM ..... 2-164
65,536 x 4 Expandable Static R/W RAM ..... 2-164
16,384 x 16 Static R/W Cache Storage Unit ..... 2-171
Self-Timed Pipelined Static RAM ..... 2-177
Self-Timed Pipelined Static RAM ..... 2-178
16,384 x 4 Static RAM Separate I/O ..... 2-179
16,384 x 4 Static RAM Separate I/O ..... 2-179
16,384 x 4 Static R/W RAM Separate I/O ..... 2-185
16,384 x 4 Static R/W RAM Separate I/O ..... 2-185
16,384 x 4 Static R/W RAM Separate I/O ..... 2-194
16,384 x 4 Static R/W RAM Separate I/O ..... 2-194
Expandable 262,144 x 1 Static R/W RAM with Separate I/O ..... 2-202
$16,384 \times 4$ Static R/W RAM ..... 2-208
$16,384 \times 4$ Static R/W RAM ..... 2-208
16,384 x 4 Static R/W RAM ..... 2-214

## Static RAMs (Random Access Memory) (continued)

Device Number
CY7C166
CY7C164A
CY7C166A
CY7C167
CY7C167A
CY7C168
CY7C169
CY7C168A
CY7C169A
CY7C170
CY7C170A
CY7C171
CY7C172
CY7C171A
CY7C172A
CY7B173
CY7B174
CY7B180
CY7B181
CY7C182
CY7C183
CY7C184
CY7B185
CY7B186
CY7C185
CY7C186
CY7C185A
CY7C186A
CY7C187
CY7C187A
CY7C189
CY7C190
CY7B191
CY7B192
CY7C191
CY7C192
CY7B193
CY7B194
CY7B195
CY7B196
CY7C194
CY7C195
CY7C196
CY7B197
CY7C197
CY7C198
CY7C199
CY7B199
CY7C1001
CY7C1002
CY7C1006

## Description

$16,384 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-214
$16,384 \times 4$ Static R/W RAM ...................................................................... 2-223
$16,384 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-223
16,384 x 1 Static R/W RAM . ............................................................................... 2-231
$16,384 \times 1$ Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-238$
4096x 4 Static RAM ..................................................................................... $2-245$
4096x 4 Static RAM ......................................................................................2-245

4096x 4 R/W RAM ..................................................................................... 2-252
4096x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 261
4096x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2- 266
$4096 \times 4$ Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-271
4096x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-271
4096x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-277
4096 x 4 Static R/W RAM Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-277
32,768 x 9 Synchronous Cache R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-285
32,768 x 9 Synchronous Cache R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-285
4K x 18 Cache Tag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-294
4Kx 18 Cache Tag ...................................................................................... 2-294
8,192x 9 Static R/W RAM . ...................................................................... . . . . . 2 2-313
2x 4096x 16 Cache RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-320$
$2 \times 4096$ x 16 Cache RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-320
8,192 x 8 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2-328
8,192 x 8 Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-328
8,192 x 8 Static R/W RAM .............................................................................2-333


8,192 x 8 Static R/W RAM ............................................................................2-342

65,536x 1 Static R/W RAM ........................................................................ 2-360
$16 \times 4$ Static R/W RAM .......................................................................... . . . . . $2-368$
16x 4 Static R/W RAM .................................................................................. 2-368
65,536x 4 Static R/W RAM Separate I/O ......................................................... 2-374
65,536x 4 Static R/W RAM Separate I/O .......................................................... 2-374
65,536x 4 Static R/W RAM Separate I/O .................................................... . . . $2-380$
65,536 x 4 Static R/W RAM Separate I/O .................................................. . . 2 .380
262,144 x 1 Static R/W RAM .......................................................................2-388
65,536x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-394
$65,536 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-394
65,536x 4 Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-394
65,536x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2-402$
$65,536 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-402
$65,536 \times 4$ Static R/W RAM with Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-402
262,144 x 1 Static R/W RAM ........................................................................... 2-411
262,144 x 1 Static R/W RAM .................................................................... 2-417
32,768x x Static R/W RAM .......................................................................... 2-425
32,768x 8 Static R/W RAM ............................................................................ 2-425

256K x 4 Static R/W RAM with Separate I/O .................................................. 2-441
256K x 4 Static R/W RAM with Separate I/O ................................................. . . . 2-441
256K x 4 Static R/W RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-442

## Section Contents

Static RAMs (Random Access Memory) (continued)
Page Number

| Device Number | Description |  |
| :---: | :---: | :---: |
| CY7C1007 | 1M x 1 Static R/W RAM | 2-443 |
| CY7C1009 | $128 \mathrm{~K} \times 8$ Static R/W RAM | 2-444 |
| CY7M194 | $64 \mathrm{~K} \times 4$ Static RAM Module | 2-445 |
| CY7M199 | 32K x 8 Static RAM Module | 2-446 |
| CY74S189 | $16 \times 4$ Static R/W RAM | 2-451 |
| CY27LS03 | $16 \times 4$ Static R/W RAM | 2-451 |
| CY27S03 | $16 \times 4$ Static R/W RAM | 2-451 |
| CY27S07 | $16 \times 4$ Static R/W RAM | 2-451 |
| CY93422A | $256 \times 4$ Static R/W RAM | 2-456 |
| CY93L422A | $256 \times 4$ Static R/W RAM | 2-456 |
| CY93422 | $256 \times 4$ Static R/W RAM | 2-456 |
| CY93L422 | $256 \times 4$ Static R/W RAM | 2-456 |

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
- 35 ns
- Low active power
- 690 mW (commercial)
- 770 mW (military)
- Low standby power
- 140 mW
- TTL-compatible imputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY2147 is a high-performance CMOS staticRAM organized as 4096 by 1 bit. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and three-state drivers. The CY2147 has an automatic power-down feature, reducing the power consumptionby $80 \%$ when deselected.

Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathbf{W E}}$ ) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

Readingthe device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.
The output pin stays in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



## Pin Configuration

Selection Guide (For higher performance and lower power, refer to CY7C147 data sheet.)

|  |  | $\mathbf{2 1 4 7 - 3 5}$ | $\mathbf{2 1 4 7 - 4 5}$ | $\mathbf{2 1 4 7 - 5 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 35 | 45 | 55 |
| MaximumOperating <br> Current(mA) | Commerical | 125 | 125 | 125 |
| MaximumStandby <br> Current(mA) | Military |  | 140 | 140 |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots .$.
Output Current into Outputs (Low) .................. 20 mA

Static Discharge Voltage ............................. . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $\quad>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 2147 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | -50 | +50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Com'l |  | 125 | mA |
|  |  |  | Mil |  | 140 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-DownCurrent ${ }^{[4]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ | Com'l |  | 25 | mA |
|  |  |  | Mil |  | 25 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |
|  |  |  | 8 |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CE input is required to keep the device deselected during $\mathrm{V}_{\text {CC }}$ power-up, otherwise $\mathrm{I}_{\text {SB }}$ will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 2147-35 |  | 2147-45 |  | 2147-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{C E}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 30 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\overline{C E}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 20 |  | 20 |  | 20 | ns |
| WRITECYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| ${ }_{\text {t }}$ SCE | $\overline{\text { CE }}$ LOW to Write End | 35 |  | 45 |  | 45 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 35 |  | 45 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High Z ${ }^{[7]}$ |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}} \mathrm{HIGH}$ to Low $\mathrm{Z}^{[7,8]}$ | 0 |  | 0 |  | 0 |  | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for all devices.
8. $t_{H Z C E}$ and $t_{H Z W E}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1{ }^{[10,11]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9]}$


Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[9,13]}$


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 35 | $\mathrm{CY} 2147-35 \mathrm{PC}$ | P 3 | Commercial |
|  | $\mathrm{CY} 2147-35 \mathrm{DC}$ | D 4 |  |
|  | $\mathrm{CY} 2147-45 \mathrm{PC}$ | P 3 | Commercial |
|  | $\mathrm{CY} 2147-45 \mathrm{DC}$ | D 4 |  |
|  | $\mathrm{CY} 2147-45 \mathrm{DMB}$ | D 4 | Military |
| 55 | $\mathrm{CY} 2147-55 \mathrm{PC}$ | P 3 | Commercial |
|  | $\mathrm{CY} 2147-55 \mathrm{DC}$ | D 4 |  |
|  | $\mathrm{CY} 2147-55 \mathrm{DMB}$ | D 4 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00023-B

## Features

- Automated power-down when deselected (2148)
- CMOS for optimum speed/power
- Low power
-660 mW (commercial)
- 770 mW (military)
- 5-volt power supply $\pm \mathbf{1 0 \%}$ tolerance both commercial and military
- TTL-compatible inputs and outputs


## Functional Description

The CY2148 and CY2149 are high-performance CMOS static RAMs organized as 1024 by 4 bits. Easy memory expansion is provided by an active LOW chip select ( $\overline{\mathrm{CS}}$ ) input and three-state outputs. The CY2148 and CY2149 are identical except that the CY2148 includes an automatic ( $\overline{\mathrm{CS}}$ ) power-down feature. The CY2148remains in a low-power mode as long as the device remains deselected, i.e., ( $\mathbf{C S}$ ) is HIGH, thus reducing the average power requirementsof the device. The chip select (CS) of the CY2149 does not affect the power dissipation of the device.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select ( $\overline{\mathrm{CS}}$ )
and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW, data on the four data input/output pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{3}\right)$ is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through A 9 ).
Reading the device is accomplished by selecting the device, ( $\overline{\mathrm{CS}})$ active LOW, while (WE) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$ ) is present on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ).
The input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) remain in a high-impedance state unless the chip is selected and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.


Selection Guide (For higher performance and lower power refer to the CY7C148/9 data sheet)

|  |  | $\begin{aligned} & 2148-35 \\ & 2149-35 \end{aligned}$ | $\begin{aligned} & \text { 21LA8-35 } \\ & \text { 21L49-35 } \end{aligned}$ | $\begin{aligned} & 2148-45 \\ & 2149-45 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 21L48-45 } \\ \text { 21L49-45 } \end{array}$ | $\begin{aligned} & 2148-55 \\ & 2149-55 \end{aligned}$ | $\begin{aligned} & \text { 21L48-55 } \\ & \text { 21LA9-55 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 35 | 35 | 45 | 45 | 55 | 55 |
| $\begin{aligned} & \text { MaximumOperating } \\ & \text { Current( } \mathrm{mA} \text { ) } \end{aligned}$ | Commercial | 140 | 120 | 140 | 120 | 140 | 120 |
|  | Military |  |  | 140 |  | 140 |  |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruser guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 18 to Pin 9)
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

## Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Output Current into Outputs (Low) .................. 20 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |



Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 8 |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | pF |  |
|  |  | 8 | pF |  |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Apull-upresistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselectedduring $V_{C C}$ power up. Otherwise, currentwill exceedvalues give (CY2148 only).
AC Test Loads and Waveforms

(a)

(b)
4. For test purposes, not more than 1 output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | $\begin{aligned} & 2148-35 \\ & 2149-35 \end{aligned}$ |  | $\begin{aligned} & 2148-45 \\ & 2149-45 \end{aligned}$ |  | $\begin{aligned} & 2148-55 \\ & 2149-55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| READ CYCLE |  |  |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Address Valid to Address Do Not <br> Care Time (Read Cycle Time) | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Valid to Data Out <br> Valid Delay (Address Access Time) |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{ACS} 1}^{[6]}$ | Chip Select LOW to Data Out Valid <br> (CY2148 only) |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[7]}$ |  |  | 45 |  | 55 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select LOW to Data Out Valid <br> (CY2149 only) |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{LZ}}{ }^{[8]}$ | Chip Select LOW to <br> Data Out Valid | 2148 | 10 |  | 10 |  | 10 |  |
| $\mathrm{t}_{\mathrm{HZ}}{ }^{[8]}$ | 2149 | 5 |  | 5 |  | 5 | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Chp Select HIGH to Data Out Off | 0 | 20 | 0 | 20 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | Address Unknown to Data Out <br> Unknown Time | 0 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select HIGH to <br> Power-DownDelay | 2148 |  | 30 |  | 30 |  | 30 |


| $\mathrm{t}_{\mathrm{WC}}$ | Address Valid to Address Do Not <br> Care (Write Cycle Time) | 35 |  | 45 |  | 55 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{WP}}{ }^{[9]}$ | Write Enable LOW to <br> Write Enable HIGH | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{WZ}}{ }^{[8]}$ | Write Enable LOW to <br> Output in High Z | 0 | 10 | 0 | 15 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{DW}}$ | Data-In Valid to Write Enable HIGH | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Valid to <br> Write Enable LOW | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CW}}{ }^{[9]}$ | Chip Select LOW to <br> Write Enable HIGH | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{OW}}{ }^{[8]}$ | Write Enable HIGH to <br> Output in Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 30 |  | 35 |  | 50 |  | ns |

Notes:
6. Chip deselected greater than 55 ns prior to selection.
7. Chip deselected less than 55 ns prior to selection.
8. At any given temperature andvoltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for all devices. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in part (b) of AC Test Loads.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


Read Cycle No. $2{ }^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled)


[^5]13. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[13]}$


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY2148-35PC | P3 | Commercial |
|  | CY2148-35DC | D4 |  |
| 45 | CY2148-45PC | P3 | Commercial |
|  | CY2148-45DC | D4 |  |
|  | CY2148-45DMB | D4 | Military |
| 55 | CY2148-55PC | P3 | Commercial |
|  | CY2148-55DC | D4 |  |
|  | CY2148-55DMB | D4 | Military |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY2149-35PC | P3 | Commercial |
|  | CY2149-35DC | D4 |  |
|  | CY2149-45PC | P3 | Commercial |
|  | CY2149-45DC | D4 |  |
|  | CY2149-45DMB | D4 | Military |
| 55 | CY2149-55PC | P3 | Commercial |
|  | CY2148-55DC | D4 |  |
|  | CY2148-55DMB | D4 | Military |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY21L48-35PC | P3 | Commercial |
|  | CY21L48-35DC | D4 |  |
| 45 | CY21L48-45PC | P3 | Commercial |
|  | CY21L48-45DC | D4 |  |
| 55 | CY21L48-55PC | P3 | Commercial |
|  | CY21L48-20DC | D4 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY21L49-35PC | P3 | Commercial |
|  | CY21L49-35DC | D4 |  |
| 45 | CY21L49-45PC | P3 | Commercial |
|  | CY21L49-45DC | D4 |  |
| 55 | CY21L49-55PC | P3 | Commercial |
|  | CY21L49-55DC | D4 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[14]}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[14]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[14]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}{ }^{[15]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{WP}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |

Notes:
14. CY2148 only.
15. CY2149 only.

Document \#: 38-00024-B

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-35 \mathrm{~ns}$
- Low active power
$-\mathbf{6 6 0} \mathrm{mW}$
- Low standby power
$-110 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY6116 is a high-performance CMOS Static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}})$ and active LOW output enable ( $\overline{\mathrm{OE}}$ ) and three-state drivers. The CY6116 has an automatic power-down feature, reducing the power consumptionby $83 \%$ when deselected.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW, data on the eight data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the
memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{10}$ ). Reading the device is accomplished by selectingthe device and enabling the outputs, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}})$ is HIGH.

The CY6116 utilizes a die coat to insure alphaimmunity.

## Logic Block Diagram



## Pin Configurations



6116-2


## Selection Guide

|  |  | CY6116-35 | CY6116-45 | CY6116-55 |
| :--- | :--- | :---: | :---: | :---: |
| MaximumAccess Time(ns) | 35 | 45 | 55 |  |
| MaximumOperating <br> Current (mA) | Commercial | 120 | 120 | 120 |
| MaximumStandby <br> Current $(\mathrm{mA})$ | Military | 130 | 130 | 130 |

CYPRESS
SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. For userguidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) ........................... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage...................
Output Current into Outputs (Low) .................. 20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $\quad>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | CY6116 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  |  | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 120 | mA |
|  |  |  | Mil |  | 130 |  |
| $\mathrm{I}_{\text {SB }}$ | AutomaticCE <br> Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ | Com'l |  | 20 | mA |
|  |  |  | Mil |  | 20 |  |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CouT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms


(b)
(a)
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.


Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | CY6116-35 |  | CY6116-45 |  | CY6116-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\overline{C E}}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH }}$ to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\overline{C E}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 | $\cdots$ | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 20 |  | 25 |  | 25 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 30 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low Z }}$ | 0 |  | 0 |  | 0 |  | ns |

## Notes:

5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. WE is HIGH for read cycle.
10. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. Data I/O pins enter high-impedance state, as shown, when $\overline{\mathrm{OE}}$ is held LOW during write.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. ${ }^{[9,10]}$


Read Cycle No. $\mathbf{2}^{[9,11]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9,12]}$


Switching Waveforms (continued)


Typical DC and AC Characteristics







## Typical DC and AC Characteristics (continued)



Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \hline \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 35 | CY6116-35PC | P11 | Commercial |
|  | CY6116-35DC | D12 |  |
|  | CY6116-35LC | L64 |  |
|  | CY6116-35DMB | D12 | Military |
|  | CY6116-35LMB | L64 |  |
| 45 | CY6116-45PC | P11 | Commercial |
|  | CY6116-45DC | D12 |  |
|  | CY6116-45LC | L64 |  |
|  | CY6116-45DMB | D12 | Military |
|  | CY6116-45LMB | L64 |  |
| 55 | CY6116-55PC | P11 | Commercial |
|  | CY6116-55DC | D12 |  |
|  | CY6116-55LC | L64 |  |
|  | CY6116-55DMB | D12 | Military |
|  | CY6116-55LMB | L64 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters |  |  |
| :---: | :---: | :---: |
| READ CYCLE | Subgroups |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |  |
| WRITE CYCLE |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |  |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |  |
|  |  |  |

Document \#: 38-00055-D

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-20 \mathrm{~ns}$
- Low active power
$-550 \mathrm{~mW}$
- Low standby power
$-110 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY6116A and CY6117A are high-performanceCMOS static RAMsorganized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable $(\overline{C E})$ and active LOW output enable $(\overline{\mathrm{OE}})$, and three-state drivers. The CY6116A and CY6117A have an automatic power-down feature, reducing the power consumption by $83 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the I/ $O$ pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ thorugh $\mathrm{A}_{10}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE} \text { ) }}$ LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memeory location specified on the address pins will appear on the I/O pins.
The I/O pins remain in high-impedance state when chip enable $(\overline{\mathrm{CE}})$ is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.
The CY6116A and CY6117A utilize a die coat to insure alpha immunity.

## Logic Block Diagram



Pin Configurations


## Selection Guide

|  |  | $\begin{aligned} & \hline 6116 A-20 \\ & 6117 A-20 \end{aligned}$ | $\begin{aligned} & 6116 \mathrm{~A}-25 \\ & 6117 \mathrm{~A}-25 \end{aligned}$ | $\begin{aligned} & 6116 \mathrm{~A}-35 \\ & 6117 \mathrm{~A}-35 \end{aligned}$ | $\begin{aligned} & \text { 6116A-45 } \\ & 6117 \mathrm{~A}-45 \end{aligned}$ | $\begin{aligned} & \hline 6116 \mathrm{~A}-55 \\ & 6117 \mathrm{~A}-55 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 20 | 25 | 35 | 45 | 55 |
| MaximumOperating Current (mA) | Commercial | 100 | 100 | 100 | 100 | 80 |
|  | Military |  | 125 | 100 | 100 | 100 |
| MaximumStandby Current (mA) | Commercial | 40/20 | 20 | 20 | 20 | 20 |
|  | Military |  | 40 | 20 | 20 | 20 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
Output Current into Outputs (Low)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OC}}=5.0 \mathrm{~V}$ |  | 10 | pF |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\mathrm{V}_{\mathrm{IL}(\min .)}=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)


6116A-6
Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0-1.73 \mathrm{~V}
$$

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 6116A-20 |  | 6116A-25 |  | 6116A-35 |  | 6116A-45 |  | 6116A-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7]}$ |  | 8 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 8 |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| tpu | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down |  | 20 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\text { WRITE CYCLE }{ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {WWC }}$ | Write Cycle Time | 20 |  | 20 |  | 25 |  | 40 |  | 50 |  | ns |
| ${ }_{\text {t }}$ SCE | $\overline{\text { CE LOW }}$ to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tewe | $\overline{\text { WE Pulse Width }}$ | 15 |  | 15 |  | 20 |  | 20 |  | 25 |  | ns |
| ${ }^{\text {t }}$ SD | Data Set-Up to Write End | 10 |  | 10 |  | 15 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE L L OW to High Z }}$ |  | 7 |  | 7 |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\mathrm{LZCE}}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. Data I/O pins enter high-impedance state, as shown, when $\overline{\mathrm{OE}}$ is held LOW during write.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## CY6116A

CY6117A

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


6116A-7

Read Cycle No. $2{ }^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9,13]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,13,14]}$


## Typical DC and AC Characteristics



## Typical DC and AC Characteristics (continued)



Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \hline \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 20 | CY6116A-20PC | P11 | Commercial |
|  | CY6116A-20DC | D12 |  |
| 25 | CY6116A-25PC | P11 | Commercial |
|  | CY6116A-25DC | D12 |  |
|  | CY6116A-25LC | L64 |  |
|  | CY6116A-25DMB | D12 | Military |
|  | CY6116A-25LMB | L64 |  |
| 35 | CY6116A-35PC | P11 | Commercial |
|  | CY6116A-35DC | D12 |  |
|  | CY6116A-35LC | L64 |  |
|  | CY6116A-35DMB | D12 | Military |
|  | CY6116A-35LMB | L64 |  |
| 45 | CY6116A-45PC | P11 | Commercial |
|  | CY6116A-45DC | D12 |  |
|  | CY6116A-45LC | L64 |  |
|  | CY6116A-45DMB | D12 | Military |
|  | CY6116A-45LMB | L64 |  |
| 55 | CY6116A-55PC | P11 | Commercial |
|  | CY6116A-55DC | D12 |  |
|  | CY6116A-55LC | L64 |  |
|  | CY6116A-55DMB | D12 | Military |
|  | CY6116A-55LMB | L64 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 25 | CY6117A-25LMB | L55 | Military |
| 35 | CY6117A-35LMB | L55 | Military |
| 45 | CY6117A-45LMB | L55 | Military |
| 55 | CY6117A-55LMB | L55 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {ACE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
|  |  |

Document \#: 38-00105-A

PRELIMINARY

## Features

- High speed
$-\mathbf{t}_{\mathrm{AA}}=\mathbf{2 5} \mathbf{n s}$
- Transparent write (7C101)
- CMOS for optimum speed/power
- Low active power
$-825 \mathrm{~mW}$
- Low standby power
$-165 \mathrm{~mW}$
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7C101 and CY7C102 arehigh-performance CMOS static RAMs organized as $262,144 \times 4$ bits with separate I/O. Easy memory expansion is provided by active LOW chip enable (CE) and three-state drivers. They have an automatic powerdown feature, reducing the power consumption by more than $70 \%$ when deselected.
Writing to the device is accomplished by taking both chip enable ( $\overline{\mathrm{CE}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs LOW. Data on the four inputpins ( $\mathrm{I}_{0}$ through $\mathrm{I}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).

## $262,144 \times 4$ Static R/W RAM with Separate I/O

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW while write enable (WE) remains HIGH. Under these conditions, the contents of the memory locationspecified on the address pinswill appear on the four data output pins $\left(\mathrm{O}_{0}\right.$ through $\mathrm{O}_{3}$ ).
The data output pins on the CY7C101 and the CY7C102 are placed in a high-impedance state when the device is deselected ( $\overline{\mathrm{CE}} \mathrm{HIGH}$ ). The CY7C102's outputs are also placed in a high-impedance state during a write operation ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}} \mathrm{LOW}$ ). In a write operation on the CY7C101, the output pins will track the inputs after a specified delay.
The CY7C101 and 7C102 are available in 32-pin leadless chip carriers and standard 400 -mil-wideDIPs and SOJs.

## Logic Block Diagram



C101-1

Pin Configurations


## Selection Guide

|  |  | $\begin{aligned} & \hline 7 \mathrm{C} 101-25 \\ & 7 \mathrm{C} 102-25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{C} 101-35 \\ & \text { 7C102-35 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{Cl01-45} \\ & \text { 7C102-45 } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 150 | 125 | 115 |
|  | Military | 150 | 125 | 115 |
| MaximumStandby Current (mA) | Commercial | 30 | 25 | 25 |
|  | Military | 35 | 30 | 30 |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
(per MIL-STD-883, Method 3015)
Latch-Up Current
$>200 \mathrm{~mA}$
Ambient Temperaturewith
PowerApplied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to $\mathrm{GND}^{[1]} .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[1]}$.
-0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$
-0.5 V to +7.0 V
Operating Range

| Range | $\begin{gathered} \text { Ambient } \\ \text { Temperature }{ }^{[2]} \end{gathered}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Current into Outputs (Low)
20 mA
Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline \text { 7C101-25 } \\ & 7 \mathrm{C} 102-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C101-35 } \\ & 7 \mathrm{C} 102-35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C101-35 } \\ & 7 \mathrm{C} 102-35 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Output HIGH } \\ \text { Voltage } \end{array} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LoadCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}},$ <br> OutputDisabled |  | $-10$ | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ OperatingSupply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 150 |  | 125 |  | 115 | mA |
|  |  |  | Mil |  | 150 |  | 125 |  | 115 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE PowerDown Current -TTLInputs | $\begin{aligned} & \mathrm{Max} . \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ | Com'l |  | 30 |  | 25 |  | 25 | mA |
|  |  |  | Mil |  | 35 |  | 30 |  | 30 |  |
| ISB2 | Automatic CE PowerDown Current - CMOSInputs | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \overline{C E} \geq V_{C C}-0.3 V, \\ & V_{\text {IN }} \geq V_{C C}-0.3 V \\ & \text { or } V_{\text {IN }} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | Com'l |  | 10 |  | 10 |  | 10 | mA |
|  |  |  | Mil |  | 10 |  | 10 |  | 10 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 12 | pF |

## Notes:

1. $\mathrm{V}_{\text {IL }(\min .)}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT OUTPUT O————1.73V

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | $\begin{aligned} & 7 \mathrm{C} 101-25 \\ & 7 \mathrm{C} 102-25 \end{aligned}$ |  | $\begin{aligned} & \text { 7C101-35 } \\ & 7 \mathrm{C} 102-35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C101-45 } \\ & 7 \mathrm{C} 102-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READCYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toha | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 10 |  | 15 |  | 20 | ns |
| tpu | $\overline{\text { CE LOW to Power-Up }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {t }}$ A | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpwe | $\overline{\text { WEPulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\bar{W} E}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High }{ }^{[7, ~ 8]}}$ |  | 15 |  | 20 |  | 25 | ns |
| t ${ }_{\text {dWE }}$ | $\overline{\text { WE LOW to Data Valid (7C101) }}$ |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {DCE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid (7C101) |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{ADV}}$ | Data Valid to Output Valid (7C101) |  | 20 |  | 25 |  | 30 | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\mathrm{LZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
8. $t_{H Z C E}$, and $t_{H Z W E}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{C E}$ and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$



Write Cycle No. 1 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,13]}$


[^6]13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ going HIGH, the output remains in a high-impedance state ( 7 C 102 only).

2

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9]}$


Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{O}_{\mathbf{3}}$ | Mode | Power |
| :--- | :--- | :--- | :--- | :--- |
| H | X | High Z | Power-Down | Standby ( $\left.\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | H | Data Out | Read | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | High Z | 7C102: Standard Write | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | Input Tracking | 7C101: Transparent Write ${ }^{[14]}$ | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |

Notes:
14. Outputs track inputs after specified delay.

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 25 | CY7C101-25DC | D46 | Commercial |
|  | CY7C101-25LC | L75 |  |
|  | CY7C101-25PC | P43 |  |
|  | CY7C101-25VC | V33 |  |
|  | CY7C101-25DMB | D46 | Military |
|  | CY7C101-25LMB | L75 |  |
| 35 | CY7C101-35DC | D46 | Commercial |
|  | CY7C101-35LC | L75 |  |
|  | CY7C101-35PC | P43 |  |
|  | CY7C101-35VC | V33 |  |
|  | CY7C101-35DMB | D46 | Military |
|  | CY7C101-35LMB | L75 |  |
| 45 | CY7C101-45DC | D46 | Commercial |
|  | CY7C101-45LC | L75 |  |
|  | CY7C101-45PC | P43 |  |
|  | CY7C101-45VC | V33 |  |
|  | CY7C101-45DMB | D46 | Military |
|  | CY7C101-45LMB | L75 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Document \#: 38-00148-B

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C102-25DC | D46 | Commercial |
|  | CY7C102-25LC | L75 |  |
|  | CY7C102-25PC | P43 |  |
|  | CY7C102-25VC | V33 |  |
|  | CY7C102-25DMB | D46 | Military |
|  | CY7C102-25LMB | L75 |  |
| 35 | CY7C102-35DC | D46 |  |
|  | CY7C102-35LC | L75 |  |
|  | CY7C102-35PC | P43 |  |
|  | CY7C102-35VC | V33 |  |
|  | CY7C102-35DMB | D46 | Military |
|  | CY7C102-35LMB | L75 |  |
| 45 | CY7C102-45DC | D46 |  |
|  | CY7C102-45LC | L75 |  |
|  | CY7C102-45PC | P43 |  |
|  | CY7C102-45VC | V33 |  |
|  | CY7C102-45DMB | D46 | Military |
|  | CY7C102-45LMB | L75 |  |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DWE}}{ }^{[15]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}{ }^{[15]}$ | $7,8,9,10,11$ |

Note:
15. 7C101 only.

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=\mathbf{2 5} \mathbf{n s}$
- CMOS for optimum speed/power
- Low active power
$-825 \mathrm{~mW}$
- Low standby power
$-165 \mathrm{~mW}$
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7C106 is a high-performance CMOS static RAM organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ), an active LOW output enable ( $\overline{\mathrm{OE}}$ ), and three-state drivers. The device has an automatic power-down feature that reduces power consumption by more than $70 \%$ when deselected.
Writing to the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs LOW. Data on the four I/O pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is thenwritteninto the location specified on the address pins ( $A_{0}$ through $A_{17}$ ).

Reading from the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW while forcing write enable ( $\overline{\mathrm{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the four $\mathrm{I} / \mathrm{O}$ pins.
The four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} /$ $\mathrm{O}_{3}$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\mathrm{CE}} \mathrm{HIGH}$ ), the outputs are disabled ( $\overline{\mathrm{OE}} \mathrm{HIGH}$ ), orduring a write operation ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ LOW).
The CY7C106 is available in 32-pin leadless chip carriers and standard 28 -pin, $400-\mathrm{mil}-$ wide DIPs and SOJs.


Selection Guide

|  |  | $\mathbf{7 C 1 0 6 - 2 5}$ | $\mathbf{7 C 1 0 6 - 3 5}$ | $\mathbf{7 C 1 0 6 - 4 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 25 | 35 | 45 |
| Maximum OperatingCurrent(mA) | Commercial | 150 | 125 | 115 |
|  | Military | 150 | 125 | 115 |
| Maximum Standby Current(mA) | Commercial | 30 | 25 | 25 |
|  | Military | 35 | 30 | 30 | SEMICONDUCTOR

## Maximum Ratings

| (Above which the useful life may be impaired. Foruserguidelines, not tested.) | Static Discharge Voltage .......................... >2001V (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Storage Temperature ................. - $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Latch-UpCur |  | $>200 \mathrm{~mA}$ |
| Ambient Temperaturewith <br> Power Applied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Operating Range |  |  |
| Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to $\mathrm{GND}^{[1]} .-0.5 \mathrm{~V}$ to +7.0 V | Range | Ambient Temperature ${ }^{[2]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| DC Voltage Applied to Outputs <br>  | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Current into Outputs (LOW) ........................ . 20 mA |  |  |  |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$


## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 12 |
|  |  | pF |  |  |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}(\min .)}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.


AC Test Loads and Waveforms

(a)

Equivalent to: THÉVENIN EQUIVALENT OUTPUT O-

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 7C106-25 |  | 7C106-35 |  | 7C106-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toha | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\overline{C E}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7]}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[9,10]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpWE | WEPulse Width | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 15 |  | 20 |  | 25 | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) of ACTest Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\text {LZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ LOW. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ controlled, $\overline{O E} L O W)$ is the sum of $t_{H Z W E}$ and $t_{S D}$.

## Switching Waveforms

Read Cycle No. ${ }^{[11,12]}$


Read Cycle No. 2 ( $\overline{\mathbf{O E}}$ Controlled) ${ }^{[11,13]}$


Write Cycle No. 1 ( $\overline{\mathbf{C E}}$ Controlled $)^{14,15]}$


## Notes:

11. Device is continuously selected. $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. WE is HIGH for read cycle.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ going HIGH , the outputremains in a high-impedance state.
15. Data $I / O$ is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.

## Switching Waveforms

Write Cycle No. 2 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathbf{O E}}$ HIGH During Write) ${ }^{[14,15]}$


Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[10,15]}$


Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{I} \mathbf{O}_{\mathbf{0}}-\mathbf{I} / \mathbf{O}_{\mathbf{3}}$ | Mode | Power |
| :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathbf{S B}}\right)$ |
| L | L | H | Data Out | Read | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | X | L | Data In | Write | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | High Z | Selected, OutputsDisabled | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C106-25DC | D41 | Commercial |
|  | CY7C106-25LC | L75 |  |
|  | CY7C106-25PC | P41 |  |
|  | CY7C106-25VC | V28 |  |
|  | CY7C106-25DMB | D41 | Military |
|  | CY7C106-25LMB | L75 |  |
| 35 | CY7C106-35DC | D41 | Commercial |
|  | CY7C106-35LC | L75 |  |
|  | CY7C106-35PC | P41 |  |
|  | CY7C106-35VC | V28 |  |
|  | CY7C106-35DMB | D41 | Military |
|  | CY7C106-35LMB | L75 |  |
| 45 | CY7C106-45DC | D41 | Commercial |
|  | CY7C106-45LC | L75 |  |
|  | CY7C106-45PC | P41 |  |
|  | CY7C106-45VC | V28 |  |
|  | CY7C106-45DMB | D41 | Military |
|  | CY7C106-45LMB | L75 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00149-B

## Features

- High speed
$-\mathbf{t}_{\mathrm{AA}}=\mathbf{2 5} \mathbf{n s}$
- CMOS for optimum speed/power
- Low active power
$-825 \mathrm{~mW}$
- Low standby power
$-165 \mathrm{~mW}$
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7C107 is a high-performance CMOS static RAM organized as $1,048,576$ words by 1 bit. Easy memory expansion is provided by an active LOW chip enable $(\overline{\mathrm{CE}})$ and three-state drivers. The device has an automatic power-down feature that reduces power consumption by more than $70 \%$ when deselected.

Writing to the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs LOW. Data on the input pin $\left(\mathrm{D}_{\text {IN }}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{19}$ ).


## Selection Guide

|  |  | $\mathbf{7 C 1 0 7 - 2 5}$ | $\mathbf{7 C 1 0 7 - 3 5}$ | $\mathbf{7 C 1 0 7 - 4 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 150 | $\mathbf{1 2 5}$ | $\mathbf{1 1 5}$ |
|  | Military | 150 | $\mathbf{1 2 5}$ | $\mathbf{1 1 5}$ |
| Maximum Standby Current (mA) | Commercial | 30 | 25 | 25 |
|  | Military | 35 | 30 | 30 |

PRELIMINARY
CY7C107

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $\qquad$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to $\mathrm{GND}^{[1]} .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[1]}$
-0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$ $\qquad$
Current into Outputs (Low)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature${ }^{[2]}$ |
| :--- | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}}$.

Electrical Characteristics ${ }^{[3]}$ Over the Operating Range

| Parameters | Description | Test Conditions |  | 7C107-25 |  | 7C107-35 |  | 7C107-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | OutputHIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}} \\ +0.3 \\ \hline \end{gathered}$ | 2.2 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ +0.3 \end{gathered}$ | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ OutputDisabled |  | -10 | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | $-300$ |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\mathrm{OUT}}= \\ & 0 \mathrm{~mA}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 150 |  | 125 |  | 115 | mA |
|  |  |  | Mil |  | 150 |  | 125 |  | 115 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE <br> Power-Down Current - TTL Inputs | $\begin{aligned} & \text { Max.. } V_{\mathrm{CC}}, \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ | Com'l |  | 30 |  | 25 |  | 25 | mA |
|  |  |  | Mil |  | 35 |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-DownCurrent - CMOS Inputs | $\begin{aligned} & \mathrm{Max} \mathrm{~V}_{\mathrm{CC}}, \\ & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \geq \\ & \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | Com'1 |  | 10 |  | 10 |  | 10 | mA |
|  |  |  | Mil |  | 10 |  | 10 |  | 10 |  |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 12 | pF |

## Notes:

1. $\quad \mathrm{V}_{\mathrm{IL}(\text { min. })}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

ALL INPUT PULSES


C107-6
Equivalent to: THÉVENIN EQUIVALENT OUTPUT $0 \longrightarrow 1.73 \mathrm{~V}$

Switching Characteristics ${ }^{[2,6]}$ Over the Operating Range

| Parameters | Description | 7C107-25 |  | 7C107-35 |  | 7C107-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toha | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {IZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 10 |  | 15 |  | 20 | ns |
| tpu | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW }}$ to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpwe | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW }}$ to High $\mathbf{Z}^{[7,8]}$ |  | 15 |  | 20 |  | 25 | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\text {LZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
8. $t_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and $\bar{W}$ LOW. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

## Switching Waveforms




Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[13]}$


C107-5

## Notes:

10. Device is continuously selected. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. WE is HIGH for read cycle.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ going HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Write Cycle No. 2 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[13]}$


Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Dout | Mode | Power |
| :---: | :---: | :--- | :--- | :--- |
| H | X | High Z | Power-Down | Standby ( $\left.\mathrm{I}_{\text {SB }}\right)$ |
| L | H | Data Out | Read | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | High Z | Write | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C107-25DC | D41 | Commercial |
|  | CY7C107-25LC | L75 |  |
|  | CY7C107-25PC | P41 |  |
|  | CY7C107-25VC | V28 |  |
|  | CY7C107-25DMB | D41 |  |
|  | CY7C107-25LMB | L75 |  |
| 35 | CY7C107-35DC | D41 | Commercial |
|  | CY7C107-35LC | L75 |  |
|  | CY7C107-35PC | P41 |  |
|  | CY7C107-35VC | V28 |  |
|  | CY7C107-35DMB | D41 | Military |
|  | CY7C107-35LMB | L75 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 45 | CY7C107-45DC | D41 | Commercial |
|  | CY7C107-45LC | L75 |  |
|  | CY7C107-45PC | P41 |  |
|  | CY7C107-45VC | V28 |  |
|  | CY7C107-45DMB | D41 | Military |
|  | CY7C107-45LMB | L75 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Document \#: 38-00150-B

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=25 \mathrm{~ns}$
- CMOS for optimum speed/power
- Low active power
$-825 \mathrm{~mW}$
- Low standby power
- 165 mW
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\mathbf{C E}}_{1}$, $\mathrm{CE}_{2}$, and $\overline{\mathrm{OE}}$ options


## Functional Description

The CY7C108 and CY7C109 are high-performanceCMOS static RAMsorganized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}_{1}$ ), an active HIGH chip enable ( $\mathrm{CE}_{2}$ ), an active LOW output enable $(\overline{\mathrm{OE}})$, and three-state drivers. Both devices have an automatic power-down feature that reduces power consumption by more than $70 \%$ when deselected.
Writing to the device is accomplished by taking chip enable one ( $\overline{\mathrm{CE}}_{1}$ ) and write enable (WE) inputs LOW and chip enable two ( $\mathrm{CE}_{2}$ ) input HIGH. Data on the eight $\mathrm{I} / \mathrm{O}$ pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is then written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ).

Reading from the device is accomplished by taking chip enable one ( $\overline{\mathrm{CE}}_{1}$ ) and output enable (OE) LOW while forcing write enable (WE) and chip enable two ( $\mathrm{CE}_{2}$ ) HIGH.Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.
The eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) are placed in a high-impedance state when the device is deselected ( $\mathrm{CE}_{1}$ HIGH or $\mathrm{CE}_{2}$ LOW), the outputs are disabled ( $\overline{\mathrm{OE}}$ HIGH), or during a write operation ( $\mathrm{CE}_{1}$ LOW, $\mathrm{CE}_{2} \mathrm{HIGH}$, and $\overline{\mathrm{WE}}$ LOW).
The CY7C108 is available in a 32 -pin rectangular leadless chip carrier and standard 600 -mil-wide cerDIPs. The CY7C109 is available in standard 400 -mil-wide DIPs and SOJs.

## Logic Block Diagram

## Pin Configurations





|  | $\begin{gathered} \text { LCC } \\ \text { Top View } \end{gathered}$ |  |
| :---: | :---: | :---: |
| NC | 1 | $32 V_{C C}$ |
| $\mathrm{A}_{16}$ | 2 | 31 A $\mathrm{A}_{15}$ |
| $\mathrm{A}_{14}$ | 3 | $30 \sim \mathrm{CE}_{2}$ |
| $\mathrm{A}_{12}$ | 4 | 29 WE |
| $\mathrm{A}_{7}$ | 5 | 28 A $A_{13}$ |
| $\mathrm{A}_{6}$ | 6 | 27 A ${ }_{8}$ |
| $\mathrm{A}_{5}$ | 7 | $26 A_{9}$ |
| $\mathrm{A}_{4}$ | $8{ }^{7 C 108}$ | 25 A ${ }_{11}$ |
| $\mathrm{A}_{3}$ | 9 | 24 OE |
| $\mathrm{A}_{2}$ | 10 | 23 A ${ }^{\text {a }}$ |
| $A_{1}$ | 11 | $22 . \overline{C E}_{1}$ |
| $\mathrm{A}_{0}$ | 12 | $211 / O_{7}$ |
| $1 / \mathrm{O}_{0}$ | 13 | $20 ¢ 1 / O_{6}$ |
| $1 / \mathrm{O}_{1}$ | 14 | $19 \mathrm{l} / \mathrm{O}_{5}$ |
| $1 / \mathrm{O}_{2}$ | 15 | $18 \mathrm{l} / \mathrm{O}_{4}$ |
| GND | 16 | $17 \mathrm{l} / \mathrm{O}_{3}$ |

SEMICONDUCTOR

PRELIMINARY

## Selection Guide

|  |  | $\mathbf{7 C 1 0 8 - 2 5}$ <br> $\mathbf{7 C 1 0 9 - 2 5}$ | $\mathbf{7 C 1 0 8} \mathbf{3 5}$ <br> $\mathbf{7 C 1 0 9 - 3 5}$ | $\mathbf{7 C 1 0 8} \mathbf{7 5}$ <br> $\mathbf{7 C 1 0 9 - 4 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 150 | 125 | 115 |
|  | Military | 150 | 125 | 115 |
| Maximum Standby Current (mA) | Commercial | 30 | 25 | 25 |
|  | Military | 35 | 30 | 30 |

## Maximum Ratings

| (Abovewhich the useful life may be impaired. Foruserguidelines, not tested.) | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Storage Temperature................$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Latch-UpCurr |  | $>200 \mathrm{~mA}$ |
| Ambient Temperaturewith | Operating Range |  |  |
| Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to GND ${ }^{1]} \quad-0.5 \mathrm{~V}$ to +7.0 V | Range | $\begin{gathered} \text { Ambient } \\ \text { Temperature }{ }^{[2]} \end{gathered}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| DC Voltage Applied to Outputs <br> in High Z State ${ }^{[1]}$. .......................... . -0.5 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Current into Outputs (Low)
20 mA

Static Discharge Voltage .............................. $\quad>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
Operating Range

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline \text { 7C108-25 } \\ & 7 \mathrm{C} 109-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C108-35 } \\ & \text { 7C109-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C108-45 } \\ & 7 \mathrm{C} 109-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | 2.2 | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | 2.2 | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | -5 | +5 | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply | $\mathrm{V}_{\mathrm{CC}}=\text { Max. } \mathrm{IOUT}=0 \mathrm{~mA},$ | Com'l |  | 150 |  | 125 |  | 115 | mA |
|  |  | $\mathrm{f}=\mathrm{f}_{\text {MAX }}=1 / \mathrm{t}_{\text {RC }}$ | Mil |  | 150 |  | 125 |  | 115 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { or } \mathrm{CE}_{2} \leq \mathrm{V}_{\mathrm{IL}}, \end{aligned}$ | Com'l |  | 30 |  | 25 |  | 25 | mA |
|  | - TTLInputs | $\begin{aligned} & V_{\text {IN }} \geq V_{\text {IH }} \text { or } V_{\text {IN }} \leq V_{\text {IL }}, \\ & f=f_{\text {MAX }}, \end{aligned}$ | Mil |  | 35 |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE . <br> Power-DownCurrent | $\text { Max. } \mathrm{V}_{\mathrm{CC}}, \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-$ $0.3 \mathrm{~V} \text { or } \mathrm{CE}_{2} \leq 0.3 \mathrm{~V},$ | Com'l |  | 10 |  | 10 |  | 10 | mA |
|  | - CMOSInputs | $\begin{aligned} & V_{\text {IN }} \geq V_{\text {CC }}-0.3 V \\ & \text { or } V_{\text {IN }} \leq 0.3 V, f=0 \end{aligned}$ | Mil |  | 10 |  | 10 |  | 10 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 12 | pF |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}(\min .)}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

C108-6
Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0-167 \Omega
$$

Switching Characteristics ${ }^{[2,6]}$ Over the Operating Range

| Parameters | Description | $\begin{aligned} & \hline 7 \mathrm{C108-25} \\ & 7 \mathrm{C} 109-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C108-35 } \\ & 7 \mathrm{C} 109-35 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 108-45 \\ & 7 \mathrm{C} 109-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid, $\mathrm{CE}_{2} \mathrm{HIGH}$ to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[7]}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}, \mathrm{CE}_{2}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High Z, $\mathrm{CE}_{2}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up, $\mathrm{CE}_{2}$ HIGH to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1} \mathrm{HIGH}$ to Power-Down, $\mathrm{CE}_{2}$ LOW to PowerDown |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[9,10]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| ${ }_{\text {t }}$ SE | $\overline{\mathrm{CE}}_{1}$ LOW to Write End, $\mathrm{CE}_{2}$ HIGH to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpwe | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 10 |  | 15 |  | 20 | ns |

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than ${ }^{t_{\text {LZCE }}}, \mathrm{t}_{\text {HZOE }}$ is less than $\mathrm{t}_{\text {LZOE }}$, and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\mathrm{CE}_{1}$ LOW, CE 2 HIGH, and $\overline{\mathrm{WE}}$ LOW. $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{WE}}$ must be LOW and $\mathrm{CE}_{2} \mathrm{HIGH}$ to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 (馬E controlled, OE LOW) is the sum of $\mathrm{t}_{\mathrm{HZWE}}$ and $\mathrm{t}_{\mathrm{SD}}$.

## Switching Waveforms



Write Cycle No. $1\left(\overline{\mathbf{C E}}_{1}\right.$ or $\mathbf{C E}_{\mathbf{2}}$ Controlled) ${ }^{[14,15]}$


## Notes:

11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
12. WE is HIGH for read cycle.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH.
14. Data $I / O$ is high impedance if $\overline{\mathrm{OE}}=V_{\mathrm{IH}}$.
15. If $\overline{\mathrm{CE}}_{1}$ goes HIGH or $\mathrm{CE}_{2}$ goes LOW simultaneously with $\overline{\mathrm{WE}}$ going HIGH , the output remains in a high-impedance state.

## Switching Waveforms

Write Cycle No. 2 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathbf{O E}}$ HIGH During Write) ${ }^{[14,15]}$


Write Cycle No. 3 ( $\overline{\text { WE }}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[10,15]}$


C108-11

Truth Table

| $\overline{\mathbf{C E}}_{1}$ | $\mathrm{CE}_{2}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | $\mathbf{I} / \mathbf{O}_{\mathbf{0}}-\mathbf{I} / \mathbf{O}_{7}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | L | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | H | L | H | Data Out | Read | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | H | X | L | Data In | Write | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | H | H | H | High Z | Selected, Outputs Disabled | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C108-25DC | D50 | Commercial |
|  | CY7C108-25LC | L75 |  |
|  | CY7C108-25DMB | D50 | Military |
|  | CY7C108-25LMB | L75 |  |
|  | CY7C108-35DC | D50 | Commercial |
|  | CY7C108-35LC | L75 |  |
|  | CY7C108-35DMB | D50 | Military |
|  | CY7C108-35LMB | L75 |  |
| 45 | CY7C108-45DC | D50 |  |
|  | CY7C108-45LC | L75 |  |
|  | CY7C108-45DMB | D50 | Military |
|  | CY7C108-45LMB | L75 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 25 | CY7C109-25DC | D46 | Commercial |
|  | CY7C109-25PC | P43 |  |
|  | CY7C109-25VC | V33 |  |
|  | CY7C109-25DMB | D46 | Military |
| 35 | CY7C109-35DC | D46 | Commercial |
|  | CY7C109-35PC | P43 |  |
|  | CY7C109-35VC | V33 |  |
|  | CY7C109-35DMB | D46 | Military |
| 45 | CY7C109-45DC | D46 | Commercial |
|  | CY7C109-45PC | P43 |  |
|  | CY7C109-45VC | V33 |  |
|  | CY7C109-45DMB | D46 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00140-C

## 256 x 4 Static R/W RAM

## Features

- $256 \times 4$ static RAM for control store in high-speed computers
- CMOS for optimum speed/power
- High speed
-15 ns (commercial)
- 25 ns (military)
- Low power
-330 mW (commercial)
-495 mW (military)
- Separate inputs and outputs
- 5 -volt power supply $\pm \mathbf{1 0 \%}$ tolerance, both commercial and military
- Capable of withstanding greater than 2001V static discharge
- TTL-compatible inputs and outputs


## Functional Description

The CY7C122 is a high-performance CMOSstatic RAM organized as 256 words by 4 bits. Easy memory expansion is provided by an active LOW chip select one ( $\overline{\mathrm{CS}}_{1}$ ) input, an active HIGH chip select two $\left(\mathrm{CS}_{2}\right)$ input, and three-state outputs.
An active LOW write enable input ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select one ( $\overline{\mathrm{CS}}_{1}$ ) and write enable ( $\overline{\mathrm{WE} \text { ) inputs are }}$ LOW and the chip select two $\left(\mathrm{CS}_{2}\right)$ input is HIGH, the information on the four datainputs $\left(D_{0}\right.$ to $\left.D_{3}\right)$ is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the write cycle is complete. This precondition-
ing operation insures minimum write recovery times by eliminating the "write recoveryglitch".
Reading is performed with the chip select one ( $\overline{\mathrm{CS}}_{1}$ ) input is LOW, the chip select two input ( $\mathrm{CS}_{2}$ ) and write enable (WE) inputs are HIGH , and the output enable $(\overline{\mathrm{OE}})$ input is LOW. The information stored in the addressed word is read out on the four non-inverting outputs $\left(\mathrm{O}_{0}\right.$ to $\left.\mathrm{O}_{3}\right)$.
The outputs of the memory go to an active high-impedancestate whenever chip select one ( $\left.\overline{\mathrm{CS}}_{1}\right)$ is HIGH, chip select two $\left(\mathrm{CS}_{2}\right)$ is LOW, output enable ( $\overline{\mathrm{OE}}$ ) is HIGH , or during the writing operation when write enable ( $\overline{\mathrm{WE}})$ is LOW.


## Selection Guide

|  |  | 7C122-15 | 7C122-25 | 7C122-35 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) | Commercial | 15 | 25 | 35 |
|  | Military |  | 25 | 35 |
| Maximum Operating Current(mA) | Commercial | 90 | 60 | 60 |
|  | Military |  | 90 | 90 |

Static Discharge Voltage ............................. $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Maximum Ratings
(Abovewhich the useful life may be impaired. Foruserguidelines,
not tested.)
Storage Temperature ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 22 to Pin 8) .................
DC Voltage Applied to Outputs

Output Current into Outputs (Low) .................. 20 mA
-0.5 V to +7.0 V

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## Logic Table ${ }^{[6]}$

| Inputs |  |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\overline{\mathrm{CS}}{ }_{1}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{W E}}$ | $\mathrm{D}_{0}-\mathrm{D}_{3}$ |  |  |
| X | H | X | X | X | High Z | NotSelected |
| X | X | L | X | X | High Z | NotSelected |
| L | L | H | H | X | $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Read Stored Data |
| X | L | H | L | L | High Z | Write "0" |
| X | L | H | L | H | High Z | Write "1" |
| H | L | H | H | X | High Z | OutputDisabled |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. The CMOS process does not provide a clamp diode. However, the CY7C122 is insensitive to -3 V DC input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
4. For test purposes, not more than 1 output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.
6. $\mathbf{H}=$ HIGH Voltage, $\mathrm{L}=$ LOW Voltage, $\mathrm{X}=$ Don't Care, and High Z $=$ High-Impedance

$$
\bar{\longrightarrow}
$$

## AC Test Loads and Waveforms


(a)

(b)


C122-6

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{7,8]}$

| Parameters | Description | 7C122-15 |  | 7C122-25 |  | 7C122-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Time |  | 8 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {ZRCS }}$ | Chip Select to High Z ${ }^{[9]}$ |  | 12 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {AOS }}$ | Output Enable Time |  | 8 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {ZROS }}$ | Output Enable to High $\mathbf{Z}^{[8]}$ |  | 12 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time |  | 15 |  | 25 |  | 35 | ns |

WRITE CYCLE

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tzws | Write Disable to High $\mathrm{Z}^{[8]}$ |  | 12 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time |  | 12 |  | 20 |  | 25 | ns |
| tpWE | $\overline{\text { WE Pulse Width }}{ }^{[6]}$ | 11 |  | 15 |  | 25 |  | ns |
| $t_{\text {WSD }}$ | Data Set-Up Time Prior to Write | 0 |  | 5 |  | 5 |  | ns |
| twhD | Data Hold Time After Write | 2 |  | 5 |  | 5 |  | ns |
| twSA | Address Set-Up Time ${ }^{[6]}$ | 0 |  | 5 |  | 10 |  | ns |
| ${ }^{\text {twha }}$ | Address Hold Time | 4 |  | 5 |  | 5 |  | ns |
| $t_{\text {WSCS }}$ | Chip Select Set-Up Time | 0 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WHCS }}$ | Chip Select Hold Time | 2 |  | 5 |  | 5 |  | ns |

Notes:
7. $t_{W}$ measured at $t_{W S A}=\min$.; twSA measured at $t_{W}=\mathrm{min}$.
8. Test conditions assume signal transition times of 5 ns or less for the -15 product and 10 ns or less for the -25 and -35 product. Timing reference levels of 1.5 V .
9. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from 1.5 V level on the input with load as shown in part (b) of AC Test Loads.

## Switching Waveforms

Read Cycle ${ }^{[10]}$


Write Cycle ${ }^{[9,11]}$


Notes:
10. Measurements are referenced to 1.5 V unless otherwise stated.
11. The timing diagram represents one solution that results in an optimum cycle time. Timing may be changed in varous applications as long as the worst-case limits are not violated.

SEMICONDUCTOR

## Typical DC and AC Characteristics









Ordering Information

| Speed (ns) | Ordering Code | $\begin{gathered} \text { Package } \\ \text { Type } \end{gathered}$ | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C122-15PC | P7 | Commercial |
|  | CY7C122-15DC | D8 |  |
|  | CY7C122-15SC | S13 |  |
| 25 | CY7C122-25PC | P7 | Commercial |
|  | CY7C122-25DC | D8 |  |
|  | CY7C122-25SC | S13 |  |
|  | CY7C122-25LC | L53 |  |
|  | CY7C122-25DMB | D8 | Military |
| 35 | CY7C122-35PC | P7 | Commercial |
|  | CY7C122-35SC | S13 |  |
|  | CY7C122-35DC | D8 |  |
|  | CY7C122-35LC | L53 |  |
|  | CY7C122-35DMB | D8 | Military |
|  | CY7C122-35LMB | L53 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WSD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WHD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WSA}}$ |  |
| $\mathrm{t}_{\mathrm{WHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WSCS}}$ | $7,8,9,9,10,11$ |
| $\mathrm{t}_{\mathrm{WHCS}}$ |  |

Document \#: 38-00025-B

## Features

- $256 \times 4$ static RAM for control store in high-speed computers
- CMOS for optimum speed/power
- High speed
- 7 ns (commercial)
-10 ns (military)
- Low power
-660 mW (commercial)
- 825 mW (military)
- Separate inputs and outputs
- 5 -volt power supply $\mathbf{\pm 1 0 \%}$ tolerance both commercial and military
- TTL-compatible inputs and outputs
- 24 pins
- 300-mil package


## Functional Description

The CY7C123 is a high-performance CMOS static RAM organized as 256 words by 4 bits. Easy memory expansion is provided by an active LOW chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ input, an active HIGH chip select two $\left(\mathrm{CS}_{2}\right)$ input, and three-state outputs.
Writing to the device is accomplished when the chip select one ( $\overline{\mathrm{CS}}_{1}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW and the chip select two input is HIGH. Data on the four data inputs $\left(D_{0}\right.$ through $\left.D_{3}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{7}$ ). The outputs are preconditioned so that the write data is present at the outputs when the write cycle is complete. This precondition operation ensures minimum write recovery times by eliminatingthe "write recovery glitch."

Readingthe device is accomplished by taking the chip select one ( $\overline{\mathrm{CS}}_{1}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) inputs LOW, while the write enable ( $\overline{\mathrm{WE}}$ ) and chip select two $\left(\overline{\mathrm{CS}}_{2}\right)$ inputs remain HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins $\left(\mathrm{O}_{0}\right.$ through $\left.\mathrm{O}_{3}\right)$.
Theoutput pins remain in high-impedance state when chip select one ( $\overline{\mathrm{CS}}_{1}$ ) or output enable ( $\overline{\mathrm{OE}})$ is HIGH , or write enable ( $\overline{\mathrm{WE}}$ ) or chip select two $\left(\overline{\mathrm{CS}}_{2}\right)$ is LOW.
A die coat is used to insure alpha immunity.


## Selection Guide

|  |  | 7C123-7 | 7C123-9 | 7C123-10 | 7C123-12 | 7C123-15 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | Commercial | 7 | 9 |  | 12 |  |
|  | Military |  |  | 10 | 12 | 15 |
| Maximum Operating Current(mA) | Commercial | 120 | 120 |  | 120 |  |
|  | Military |  |  | 150 | 150 | 150 |

Maximum Ratings
(Abovewhich the useful life may be impaired. Foruserguidelines, nottested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pins 24 and 18 to Pins 7 and 12) ${ }^{[1]}$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Voltage Applied to Outputs
in High Z State ${ }^{[1]}$.
-0.5 V to +7.0 V

Output Current into Outputs (Low) . .................. 20 mA
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature${ }^{[2]}$ |
| :---: | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}}$.

DC Input Voltage . . .
Electrical Characteristics Over the Operating Range ${ }^{[3]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## Logic Table ${ }^{[5]}$

| Inputs |  |  |  |  |  | Outputs |
| :--- | :---: | :---: | :---: | :---: | :--- | :--- |
| $\mathbf{~} \overline{\mathbf{O E}}$ | $\overline{\mathbf{C S}}_{\mathbf{1}}$ | $\mathbf{C S}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{3}}$ | Mode |  |
| X | H | X | X | X | High Z | NotSelected |
| X | X | L | X | X | High Z | NotSelected |
| L | L | H | H | X | $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Read Stored Data |
| X | L | H | L | L | High Z | Write "0" |
| X | L | H | L | H | High Z | Write "1" |
| H | L | H | H | X | High Z | OutputDisabled |

Notes:

1. $\quad V_{\text {IL(Min.) }}=-3.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Tested initially and after any design or process changes that may affect these parameters.
5. $\mathrm{H}=$ High Voltage, $\mathrm{L}=$ Low Voltage, $\mathrm{X}=$ Don't Care, and High Z = High Impedance.

## AC Test Loads and Waveforms


(b)


C123-5

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT $0 \longrightarrow 1.62 \mathrm{~V}$

Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 7C123-7 |  | 7C123-9 |  | 7C123-10 |  | 7C123-12 |  | 7C123-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 7 |  | 9 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 7 |  | 9 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select to Data Valid |  | 7 |  | 8 |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 7 |  | 8 |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | Chip Select to High $\mathbf{Z}^{[6,7]}$ |  | 5 |  | 6 |  | 6 |  | 6.5 |  | 8 | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\text { OE }} \mathrm{HIGH}$ to High $\mathrm{Z}^{[6]}$ |  | 5 |  | 6 |  | 6 |  | 6.5 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | Chip Select to Low $\mathbf{Z}^{[7]}$ | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 7 |  | 9 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 5.5 |  | 6 |  | 6 |  | 7 |  | 8 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low Z }}$ | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| tpwe | $\overline{\text { WE Pulse Width }}$ | 5 |  | 6.5 |  | 7 |  | 8 |  | 11 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 5 |  | 6 |  | 7 |  | 8 |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0.5 |  | 1 |  | 1 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 1.5 |  | 1.5 |  | 2 |  | 2 |  | 2 |  | ns |
| ${ }_{\text {tsCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 5 |  | 6.5 |  | 7 |  | 8 |  | 11 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 5.5 |  | 7.5 |  | 8 |  | 10 |  | 13 |  | ns |

Notes:
6. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from 1.5 V level on the input with load shown in part (b) of AC Test Loads.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than ${ }^{\text {t LZCS }}$ for any given device.

## Switching Waveforms

Read Cycle ${ }^{[8,9]}$


Write Cycle ${ }^{[7,8]}$


Notes:
8. Measurements are referenced to 1.5 V unless otherwise stated.
9. Timing diagram represents one solution that results in an optimum cycle time. Timing may be changed in varous applications as long as the worst case limits are not violated.

## Typical DC and AC Characteristics










$\qquad$
Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 7 | CY7C123-7PC | P13A | Commercial |
|  | CY7C123-7VC | V13 |  |
|  | CY7C123-7DC | D14 |  |
|  | CY7C123-7LC | L53 |  |
| 9 | CY7C123-9PC | P13A | Commercial |
|  | CY7C123-9VC | V13 |  |
|  | CY7C123-9DC | D14 |  |
|  | CY7C123-9LC | L53 |  |
| 10 | CY7C123-10DMB | D14 | Military |
|  | CY7C123-10LMB | L53 |  |
|  | CY7C123-10KMB | K73 |  |
| 12 | CY7C123-12PC | P13A | Commercial |
|  | CY7C123-12VC | V13 |  |
|  | CY7C123-12DC | D14 |  |
|  | CY7C123-12LC | L53 |  |
|  | CY7C123-12DMB | D14 | Military |
|  | CY7C123-12LMB | L53 |  |
|  | CY7C123-12KMB | K73 |  |
| 15 | CY7C123-15DMB | D14 | Military |
|  | CY7C123-15LMB | L53 |  |
|  | CY7C123-15KMB | K73 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ |  |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ |  |

Document \#: 38-00060-E

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed -35 ns
- Low active power
-660 mW (commercial)
- 825 mW (military)
- Low standby power


## $-110 \mathrm{~mW}$

- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C128 is a high-performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ), and active LOW output enable ( $\overline{\mathrm{OE}}$ ) and three-state drivers. The CY7C128 has an automatic power-down feature, reducing the power consumption by $83 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight $\mathrm{I} / \mathrm{O}$ pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) iswritten into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{10}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE})}$ LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight I/O pins.
The I/O pins remain in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) or output enable $(\overline{\mathrm{OE}})$ is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is low. The 7C128 utilizes a die coat to ensure alpha immunity.

## Logic Block Diagram



C128-1

## Pin Configurations



C128-2


## Selection Guide

|  |  | 7C128-35 | 7C128-45 | 7C128-55 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) | 35 | 45 | 55 |  |
| MaximumOperating <br> Current(mA) | Commercial | 120 | 120 | 90 |
|  | Military |  | 130 | 100 |
| MaximumStandby <br> Current(mA) | Commercial | 20 | 20 | 20 |
|  | Military |  | 20 | 20 |

CY7C128

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots . . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied . . . . . . ................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . .$.
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

Output Current into Outputs (LOW) ................ 20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms



(a)
(b)
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

C128-4

Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0 \text { 1.73V }
$$

SEMICONDUCTOR
Switching Characteristics Over the Operating Range $[$ [2, 5]

| Parameters | Description | 7C128-35 |  | 7C128-45 |  | 7C128-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $t_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\overline{C E}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}} \mathrm{HIGH}$ to Power-Down |  | 20 |  | 25 |  | 25 | ns |
| WRITECYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 0 |  | 0 |  | 0 |  | ns |

Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\mathrm{LZCE}}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. Data I/O pins enter high-impedance state, as shown, when $\overline{\mathrm{OE}}$ is held LOW during write.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


C128-6

Read Cycle No. $2^{[9,11]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9,12]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,12,13]}$


## Typical DC and AC Characteristics




NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZEDACCESS TIME vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


Typical DC and AC Characteristics (continued)


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CY7C128-35PC | P13 | Commercial |
|  | CY7C128-35VC | V13 |  |
|  | CY7C128-35DC | D14 |  |
|  | CY7C128-35LC | L53 |  |
| 45 | CY7C128-45PC | P13 | Commercial |
|  | CY7C128-45VC | V13 |  |
|  | CY7C128-45DC | D14 |  |
|  | CY7C128-45LC | L53 |  |
|  | CY7C128-45DMB | D14 | Military |
|  | CY7C128-45LMB | L53 |  |
|  | CY7C128-45KMB | K73 |  |
| 55 | CY7C128-55PC | P13 | Commercial |
|  | CY7C128-55VC | V13 |  |
|  | CY7C128-55DC | D14 |  |
|  | CY7C128-55LC | L53 |  |
|  | CY7C128-55DMB | D14 | Military |
|  | CY7C128-55LMB | L53 |  |
|  | CY7C128-55KMB | K73 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
|  |  |

Document \#: 38-00026-C

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}$
- Low active power
- 440 mW (commercial)
- 550 mW (military)
- Low standby power
$-110 \mathrm{~mW}$
- SOJ package
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- $\mathrm{V}_{\mathrm{IH}}$ of 2.2 V


## Functional Description

The CY7C128A is a high-performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ), and active LOW output enable ( $\overline{\mathrm{OE}}$ ) and three-state drivers. The CY7C128A has an automatic power-down feature, reducing the power consumption by $83 \%$ whendeselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW.

## 2048 x 8 Static R/W RAM

Data on the eight $\mathrm{I} / \mathrm{O}$ pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{7}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{10}$ ).
Readingthe device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE})}$ LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight I/O pins.
The I/O pins remain in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) or output enable ( $\overline{\mathrm{OE}}$ ) is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.
The 7C128A utilizes a die coat to insure alphaimmunity.

## Logic Block Diagram



## Pin Configurations



C128A-2


## Selection Guide

|  |  | 7C128A-15 | 7C128A-20 | 7C128A-25 | 7C128A-35 | 7C128A-45 | 7C128A-55 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| MaximumAccess Time(ns) | 15 | 20 | 25 | 35 | 45 | 55 |  |
| MaximumOperating <br> Current(mA) | Commercial | 120 | 100 | 100 | 100 | 100 | 80 |
|  | Military |  | 125 | 125 | 100 | 100 | 100 |
| MaximumStandby <br> Current(mA) | Commercial | $40 / 40$ | $40 / 20$ | 20 | 20 | 20 | 20 |
|  | Military |  | $40 / 20$ | 40 | 20 | 20 | 20 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
Output Current into Outputs (LOW) 20 mA

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent $>200 \mathrm{~mA}$

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C128A-15 |  | 7C128A-20 |  | $\begin{gathered} 7 \mathrm{C} 128 \mathrm{~A}-25, \\ 35,45 \end{gathered}$ |  | 7C128A-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | $\begin{array}{\|l} \text { Input HIGH } \\ \text { Voltage } \end{array}$ |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW <br> Voltage ${ }^{[3]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | $-10$ | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ OutputDisabled |  |  | -10 | +10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  |  | -300 |  | $-300$ |  | $-300$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  |  | 120 |  | 100 |  | 100 |  | 80 | mA |
|  |  |  | Mil | 25 |  |  |  | 125 |  | 125 |  | 125 |  |
|  |  |  |  | 35,45 |  |  |  | 125 |  | 100 |  | 100 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-Down Current | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \overline{C E} \geq V_{I H}, \\ & \text { Min. DutyCycle } \\ & =100 \% \end{aligned}$ | Com'l |  |  | 40 |  | 40 |  | 20 |  | 20 | mA |
|  |  |  | Mil | 25 |  |  |  | 40 |  | 40 |  | 20 |  |
|  |  |  |  |  |  |  |  | 40 |  | 20 |  | 20 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current | Max. $\mathrm{V}_{\mathrm{CC}}$,$\begin{aligned} & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ | Com'l |  |  | 40 |  | 20 |  | 20 |  | 20 | mA |
|  |  |  | Mil |  |  |  |  | 20 |  | 20 |  | 20 |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $V_{\text {IL }} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)
Equivalent to: THÉVENIN EQUIVALENT
C128A-4


## OUTPUT $0-1.73 \mathrm{~V}$

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 7C128A-15 |  | 7C128A-20 |  | 7C128A-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 10 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7]}$ |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\overline{\mathrm{CE}} \text { HIGH to High } \mathrm{Z}^{[7,8]}}$ |  | 8 |  | 8 |  | 10 | ns |
| tpu | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\overline{C E}}$ HIGH to Power-Down |  | 15 |  | 20 |  | 20 | ns |
| WRITECYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW }}$ to Write End | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[7]}$ |  | 7 |  | 7 |  | 7 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |

Switching Characteristics Over the Operating Range (continued)

| Parameters | Description | 7C128A-35 |  | 7C128A-45 |  | 7C128A-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[7]}$ |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\overline{C E}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| ted | $\overline{\text { CE HIGH to Power-Down }}$ |  | 20 |  | 25 |  | 25 | ns |
| WRITECYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpwe | $\overline{\text { WE Pulse Width }}$ | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7]}$ |  | 10 |  | 15 |  | 20 | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |

## Notes

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than LZZCE for any given device
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. WE is HIGH for read cycle.
11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. Data $I / O$ pins enter high-impedance state, as shown, when $\overline{\mathrm{OE}}$ is held LOW during write
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


C128A-6

Read Cycle No. $2{ }^{[10,12]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[9,13]}$


Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[9,12,14]}$


## Typical DC and AC Characteristics



NORMALIZED ACCESS TIME
vs. SUPPLY VOLTAGE



NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


Typical DC and AC Characteristics (continued)


Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C128A-15PC | P13 | Commercial |
|  | CY7C128A-15VC | V13 |  |
|  | CY7C128A-15DC | D14 |  |
|  | CY7C128A-15LC | L53 |  |
| 20 | CY7C128A-20PC | P13 | Commercial |
|  | CY7C128A-20VC | V13 |  |
|  | CY7C128A-20DC | D14 |  |
|  | CY7C128A-20LC | L53 |  |
|  | CY7C128A-20DMB | D14 | Military |
|  | CY7C128A-20LMB | L53 |  |
|  | CY7C128A-20KMB | K73 |  |
| 25 | CY7C128A-25PC | P13 | Commercial |
|  | CY7C128A-25VC | V13 |  |
|  | CY7C128A-25DC | D14 |  |
|  | CY7C128A-25LC | L53 |  |
|  | CY7C128A-25DMB | D14 | Military |
|  | CY7C128A-25LMB | L53 |  |
|  | CY7C128A-25KMB | K73 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C128A-35PC | P13 | Commercial |
|  | CY7C128A-35VC | V13 |  |
|  | CY7C128A-35DC | D14 |  |
|  | CY7C128A-35LC | L53 |  |
|  | CY7C128A-35DMB | D14 | Military |
|  | CY7C128A-35LMB | L53 |  |
|  | CY7C128A-35KMB | K73 |  |
| 45 | CY7C128A-45PC | P13 | Commercial |
|  | CY7C128A-45VC | V13 |  |
|  | CY7C128A-45DC | D14 |  |
|  | CY7C128A-45LC | L53 |  |
|  | CY7C128A-45DMB | D14 | Military |
|  | CY7C128A-45LMB | L53 |  |
|  | CY7C128A-45KMB | K73 |  |
| 55 | CY7C128A-55PC | P13 | Commercial |
|  | CY7C128A-55VC | V13 |  |
|  | CY7C128A-55DC | D14 |  |
|  | CY7C128A-55LC | L53 |  |
|  | CY7C128A-55DMB | D14 | Military |
|  | CY7C128A-55LMB | L53 |  |
|  | CY7C128A-55KMB | K73 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00094-B

## Features

- 0.8-micron CMOS for optimum speed/power
- Automatic power-down
- TTL compatible
- Capable of withstanding greater than 2001V electrostatic discharge
- Fully asynchronous operation
- Master CY7C130/CY7C131 easily expands data bus width to 16 or more bits using SLAVE CY7C140/ CY7C141
- BUSY output flag on CY7C130/ CY7C131; BUSY input on CY7C140/CY7C141


## Functional Description

The CY7C130/CY7C131/CY7C140/ CY7C141 are high-speed CMOS 1K by 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C130/ CY7C131 can be utilized as either a standalone 8-bit dual-portstatic RAM or as a master dual-port RAM in conjunction with the CY7C140/CY7C141 slave dualport device in systems requiring 16 -bit or greater word widths. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bitslice, or multiprocessor designs.

# CY7C130/CY7C131 <br> CY7C140/CY7C141 

## 1024 x 8 Dual-Port Static RAM

- INT flag for port-to-port communication

Pin Configurations


Notes:

1. CY7C130/CY7C131 (Master): $\overline{\text { BUSY }}$ is open drain output and requires pull-up resistor. CY7C140/CY7C141 (Slave): BUSY is input.
2. Open drain outputs: pull-up resistor required.

Pin Configurations (continued)


## Selection Guide

|  |  | 7C130-25[3] <br> 7C131-25 <br> 7C140-25 <br> 7C141-25 | 7C130-30 <br> 7C131-30 <br> 7C140-30 <br> 7C141-30 | 7C130-35 <br> 7C131-35 <br> 7C140-35 <br> 7C141-35 | 7C130-45 <br> 7C131-45 <br> 7C140-45 <br> 7C141-45 | 7C130-55 <br> 7C131-55 <br> 7C140-55 <br> 7C141-55 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | 25 | 30 | 35 | 45 | 55 |  |
| Maximum Operating <br> Current (mA) | Com'/Ind | 170 | 170 | 120 | 90 | 90 |
|  | Military |  |  | 170 | 120 | 120 |
| Maximum Standby <br> Current (mA) | Com'l/Ind | 65 | 65 | 45 | 35 | 35 |
|  | Military |  |  | 65 | 45 | 45 |

## Maximum Ratings

(Above which the usefullife may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots-65^{\circ} \mathrm{C}$ to $+150{ }^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 48 to Pin 24) $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . -3.5 V to +7.0 V
Output Current into Outputs (LOW) $\qquad$ 20 mA

## Notes:

3. 25 -ns version available only in PLCC/LCC packages.

Static Discharge Voltage $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-Up Current $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | VCC |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[4]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

4. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

Electrical Characteristics Over the Operating Range ${ }^{[5]}$


Capacitance ${ }^{[8]}$

| Parameters | Description | Test Conditions | Max | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 15 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

5. See the last page of this specification for Group A subgroup testing information.
6. $\overline{\text { BUSY }}$ and $\overline{\text { INT }}$ pins only.
7. Duration of the short circuit should not exceed 30 seconds.
8. Tested initially and after any design or process changes that may affect these parameters.
9. At $\mathrm{f}=\mathrm{f}_{\text {MAX }}$, address and data inputs are cycling at the maximum frequency of read cycle of $1 / \mathrm{t}_{\mathrm{rc}}$ and using AC Test Waveforms input levels of GND to 3 V .
10. AC Test conditions use $\mathrm{V}_{\mathrm{OH}}=1.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}=1.4 \mathrm{~V}$.
11. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
12. AC Test Conditions use $\mathrm{V}_{\mathrm{OH}}=1.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}=1.4 \mathrm{~V}$.
13. $\mathrm{t}_{\text {LZCE }}, \mathrm{t}_{\text {LZWE }}, \mathrm{t}_{\text {HZOE }}, \mathrm{t}_{\text {LZOE }}, \mathrm{t}_{\text {HZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ are tested with $\mathrm{C}_{\mathrm{L}}=$ 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
14. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
15. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and R//W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referencd to the rising edge of the signal that terminates the write.

Equivalent to: THEVENIN EQUIVALENT OUTPUT $O \longrightarrow 1.40 \mathrm{~V}$

(b)
C130-5


BUSY Output Load (CY7C130/CY7C131 ONLY)

C130-6

## AC Test Loads and Waveforms


(a)

Switching Characteristics Over the Operating Range ${ }^{[5,11]}$

| Parameters | Description | $\begin{gathered} \text { 7C130-25[3] } \\ \text { 7C131-25 } \\ \text { 7C140-25 } \\ \text { 7C141-25 } \end{gathered}$ |  | $\begin{aligned} & \text { 7C130-30 } \\ & \text { 7C131-30 } \\ & \text { 7C140-30 } \\ & \text { 7C141-30 } \end{aligned}$ |  | 7C130-35 <br> 7C131-35 <br> 7C140-35 <br> 7C141-35 |  | $\begin{aligned} & \text { 7C130-45 } \\ & \text { 7C131-45 } \\ & \text { 7C140-45 } \\ & \text { 7C141-45 } \end{aligned}$ |  | 7C130-557C131-557C140-557C141-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid ${ }^{[12]}$ |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid ${ }^{[12]}$ |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $t_{\text {doe }}$ |  |  | 15 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[13]}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[13,14]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[13,14]}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-Down |  | 25 |  | 25 |  | 35 |  | 35 |  | 35 | ns |

WRITE CYCLE ${ }^{[15]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{SCE}}$ | CE LOW to Write End | 20 |  | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | R/W Pulse Width | 15 |  | 25 |  | 25 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | R/W LOW to High Z |  | 15 |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\mathrm{R} / \sqrt{W}$ HIGH to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CY7C130/CY7C131 CY7C140/CY7C141

Switching Characteristics Over the Operating Range ${ }^{[5,11]}$ (continued)

| Parameters | Description | 7C130-25[3] <br> 7C131-25 <br> 7C140-25 <br> 7C141-25 |  | $\begin{aligned} & \text { 7C130-30 } \\ & \text { 7C131-30 } \\ & \text { 7C140-30 } \\ & \text { 7C141-30 } \end{aligned}$ |  | 7C130-357C131-357C140-357C141-35 |  | $\begin{aligned} & \text { 7C130-45 } \\ & \text { 7C131-45 } \\ & \text { 7C140-45 } \\ & \text { 7C141-45 } \end{aligned}$ |  | 7C130-55 <br> 7C131-55 <br> 7C140-55 <br> 7C141-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY/INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | BUSY LOW from Address Match |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {BHA }}$ | BUSY HIGH from Address Mismatch ${ }^{[16]}$ |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {BLC }}$ | BUSY LOW from CE LOW |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{BHC}}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\mathrm{CE}} \mathrm{HIGH}{ }^{[16]}$ |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {PS }}$ | Port Set Up for Priority | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{WB}}{ }^{[17]}$ | R/్̄W LOW after BUSY LOW | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | R/్̄W HIGH after BUSY HIGH | 20 |  | 30 |  | 30 |  | 35 |  | 35 |  | ns |
| t ${ }^{\text {BDD }}$ | BUSY HIGH to Valid Data |  | 25 |  | 30 |  | 35 |  | 45 |  | 45 | ns |
| ${ }^{\text {t }}$ DDD | Write Data Valid to Read Data Valid |  | Note 18 |  | $\begin{array}{\|c} \hline \text { Note } \\ 18 \\ \hline \end{array}$ |  | $\begin{gathered} \text { Note } \\ 18 \\ \hline \end{gathered}$ |  | Note 18 |  | $\begin{gathered} \text { Note } \\ 18 \end{gathered}$ | ns |
| twDD | Write Pulse to Data Delay |  | Note 18 |  | $\begin{array}{\|c\|} \hline \text { Note } \\ 18 \\ \hline \end{array}$ |  | $\begin{gathered} \hline \text { Note } \\ 18 \\ \hline \end{gathered}$ |  | Note <br> 18 |  | $\begin{array}{\|c} \hline \text { Note } \\ 18 \\ \hline \end{array}$ | ns |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |  |  |
| twins | R/W to $\overline{\text { INTERRUPT }}$ Set Time |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| teIns | $\overline{\mathrm{CE}}$ to INTERRUPT Set Time |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INS }}$ | Address to INTERRUPT Set Time |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| toink | $\begin{aligned} & \overline{\text { OE }} \text { to INTERRUPT } \\ & \text { Reset Time }{ }^{16]} \end{aligned}$ |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| teInR | $\begin{aligned} & \overline{\mathrm{CE}} \text { to } \overline{\text { INTERRUPT }} \\ & \text { Reset Time } \\ & \hline 16] \end{aligned}$ |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INR }}$ | Address to INTERRUPT Reset Time ${ }^{[16]}$ |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |

Notes:
16. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
17. CY7C140/CY7C141 only.
18. A write operation on Port $A$, where Port $A$ has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:
A. $\overline{\text { BUSY }}$ on Port B goes HIGH.
B. Port B's address is toggled.
C. $\overline{C E}$ for Port $B$ is toggled.
D. $\mathrm{R} / \overline{\mathrm{W}}$ for Port B is toggled during valid read.
19. $\mathrm{R} / \mathrm{W}$ is HIGH for read cycle.
20. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
21. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
22. If $\overline{\mathrm{OE}}$ is LOW during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of $t_{P W E}$ or $t_{\text {HZWE }}+$ t $_{S D}$ to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required $\mathrm{t}_{\mathrm{SD}}$.
23. If the $\overline{C E}$ LOW transition occurs simultaneously with or after the $R /$ W LOW transition, the outputs remain in the high-impedance state.

## Switching Waveforms

Read Cycle No. $\left.{ }^{[19,} 20\right]$


Switching Waveforms (continued)
Read Cycle No. 2 ${ }^{[19,21]}$


Switching Waveforms (continued)
Write Cycle No. 2 (R/W̄ Three-States Data I/Os - Either Port) ${ }^{[15,23]}$


Busy Timing Diagram No. 1 ( $\overline{\mathbf{C E}}$ Arbitration)
$\overline{\mathrm{CE}}_{\mathrm{L}}$ Valid First:


C130-12
$\overline{\mathrm{CE}}_{\mathrm{R}}$ Valid First:


Switching Waveforms (continued)
Busy Timing Diagram No. 2 (Address Arbitration)


Right Address Valid First:


Busy Timing Diagram No. 3
Write with $\overline{\text { BUSY }}$ (Slave: CY7C140/CY7C141)


Switching Waveforms (continued)
Interrupt Timing Diagrams


Right Side Sets $\overline{I N T}_{\text {L }}$


Left Side Clears $\overline{\mathbf{I N T}}_{\mathbf{L}}$


CY7C130/CY7C131 CY7C140/CY7C141

## Typical DC and AC Characteristics



NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE $\left({ }^{\circ} \mathrm{C}\right)$
NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE


TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


NORMALIZED ICC vs. CYCLE TIME


## Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 25 | CY7C130-25LC | L68 | Commercial |
| 30 | CY7C130-30DC | D26 | Commercial |
|  | CY7C130-30LC | L68 |  |
|  | CY7C130-30PC | P25 |  |
|  | CY7C130-30DI | D26 | Industrial |
|  | CY7C130-30PI | P25 |  |
| 35 | CY7C130-35DC | D26 | Commercial |
|  | CY7C130-35LC | L68 |  |
|  | CY7C130-35PC | P25 |  |
|  | CY7C130-35DI | D26 | Industrial |
|  | CY7C130-35PI | P25 |  |
|  | CY7C130-35DMB | D26 | Military |
|  | CY7C130-35FMB | F78 |  |
|  | CY7C130-35LMB | L68 |  |
| 45 | CY7C130-45DC | D26 | Commercial |
|  | CY7C130-45LC | L68 |  |
|  | CY7C130-45PC | P25 |  |
|  | CY7C130-45DI | D26 | Industrial |
|  | CY7C130-45PI | P25 |  |
|  | CY7C130-45DMB | D26 | Military |
|  | CY7C130-45FMB | F78 |  |
|  | CY7C130-45LMB | L68 |  |
| 55 | CY7C130-55DC | D26 | Commercial |
|  | CY7C130-55LC | L68 |  |
|  | CY7C130-55PC | P25 |  |
|  | CY7C130-55DI | D26 | Industrial |
|  | CY7C130-55PI | P25 |  |
|  | CY7C130-55DMB | D26 | Military |
|  | CY7C130-55FMB | F78 |  |
|  | CY7C130-55LMB | L68 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C131-25JC | J69 | Commercial |
|  | CY7C131-25LC | L69 |  |
| 30 | CY7C131-30JC | J69 | Commercial |
|  | CY7C131-30LC | L69 |  |
|  | CY7C131-30JI | J69 | Industrial |
| 35 | CY7C131-35JC | J69 | Commercial |
|  | CY7C131-35LC | L69 |  |
|  | CY7C131-35JI | J69 | Industrial |
|  | CY7C131-35FMB | F78 | Military |
|  | CY7C131-35LMB | L69 |  |
| 45 | CY7C131-45JC | J69 | Commercial |
|  | CY7C131-45LC | L69 |  |
|  | CY7C131-45JI | J69 | Industrial |
|  | CY7C131-45FMB | F78 | Military |
|  | CY7C131-45LMB | L69 |  |
| 55 | CY7C131-55JC | J69 | Commercial |
|  | CY7C131-55LC | L69 |  |
|  | CY7C131-55JI | J69 | Industrial |
|  | CY7C131-55FMB | F78 | Military |
|  | CY7C131-55MB | L69 |  |

Ordering Information (continued)

| $\begin{gathered} \text { Speed } \\ \text { (ns) } \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C140-25LC | L68 | Commercial |
| 30 | CY7C140-30DC | D26 | Commercial |
|  | CY7C140-30LC | L68 |  |
|  | CY7C140-30PC | P25 |  |
|  | CY7C140-30DI | D26 | Industrial |
|  | CY7C140-30PI | P25 |  |
| 35 | CY7C140-35DC | D26 | Commercial |
|  | CY7C140-35LC | L68 |  |
|  | CY7C140-35PC | P25 |  |
|  | CY7C140-35DI | D26 | Industrial |
|  | CY7C140-35PI | P25 |  |
|  | CY7C140-35DMB | D26 | Military |
|  | CY7C140-35FMB | F78 |  |
|  | CY7C140-35LMB | L68 |  |
| 45 | CY7C140-45DC | D26 | Commercial |
|  | CY7C140-45LC | L68 |  |
|  | CY7C140-45PC | P25 |  |
|  | CY7C140-45DI | D26 | Industrial |
|  | CY7C140-45PI | P25 |  |
|  | CY7C140-45DMB | D26 | Military |
|  | CY7C140-45FMB | F78 |  |
|  | CY7C140-45LMB | L68 |  |
| 55 | CY7C140-55DC | D26 | Commercial |
|  | CY7C140-55LC | L68 |  |
|  | CY7C140-55PC | P25 |  |
|  | CY7C140-55DI | D26 | Industrial |
|  | CY7C140-55PI | P25 |  |
|  | CY7C140-55DMB | D26 | Military |
|  | CY7C140-55FMB | F78 |  |
|  | CY7C140-55LMB | L68 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C141-25JC | J69 | Commercial |
|  | CY7C141-25LC | L69 |  |
| 30 | CY7C141-30JC | J69 | Commercial |
|  | CY7C141-30LC | L69 |  |
|  | CY7C141-30JI | J69 | Industrial |
| 35 | CY7C141-35JC | J69 | Commercial |
|  | CY7C141-35LC | L69 |  |
|  | CY7C141-35JI | J69 | Industrial |
|  | CY7C141-35FMB | F78 | Military |
|  | CY7C141-35LMB | L69 |  |
| 45 | CY7C141-45JC | J69 | Commercial |
|  | CY7C141-45LC | L69 |  |
|  | CY7C141-45JI | J69 | Industrial |
|  | CY7C141-45FMB | F78 | Military |
|  | CY7C141-45LMB | L69 |  |
| 55 | CY7C141-55JC | J69 | Commercial |
|  | CY7C141-55LC | L69 |  |
|  | CY7C141-55JI | J69 | Industrial |
|  | CY7C141-55FMB | F78 | Military |
|  | CY7C141-55LMB | L69 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 3}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 4}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {doe }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AW}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| ${ }_{\text {t }}$ S | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |


| Parameters | Subgroups |
| :---: | :---: |
| BUSY/INTERRUPT TIMING |  |
| $\mathrm{t}_{\text {BLA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BLC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PS }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {WINS }}$ | 7, 8, 9, 10, 11 |
| teins | 7, 8, 9, 10, 11 |
| tins | 7, 8, 9, 10, 11 |
| toink | 7, 8, 9, 10, 11 |
| teinr | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {INR }}$ | 7, 8, 9, 10, 11 |
| BUSY TIMING |  |
| $\mathrm{t}_{\text {WB }}{ }^{[24]}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {WH }}$ | 7, 8, 9, 10, 11 |
| t ${ }_{\text {BDD }}$ | 7, 8, 9, 10, 11 |

Note:
24. CY7C140/CY7C141 only.

Document \#: 38-00027-G

## 2048 x 8 Dual-Port Static RAM

## Features

- 0.8-micron CMOS for optimum speed/power
- Automatic power-down
- TTL compatible
- Capable of withstanding greater than 2001V electrostatic discharge
- Fully asynchronous operation
- MASTER CY7C132/CY7C136 easily expands data bus width to 16 or more bits using SLAVE CY7C142/CY7C146
- $\overline{\text { BUSY }}$ output flag on CY7C132/ CY7C136; BUSY input on CY7C142/CY7C146
- INT flag for port-to-port communication (52-pin LCC/PLCC versions)


## Functional Description

The CY7C132/CY7C136/CY7C142/ CY7C146 are high-speed CMOS 2 K by 8 dual-port static RAMS. Two ports are provided permitting independent access to any location in memory. The CY7C132/ CY7C136 can be utilized as either a standalone 8-bit dual-port static RAM or as a MASTER dual-port RAM in conjunction with the CY7C142/CY7C146SLAVEdualport device in systems requiring 16 -bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, bitslice, or multiprocessor designs.
Each port has independent control pins; chip enable $(\overline{\mathrm{CE}})$, write enable $(\mathrm{R} / \overline{\mathrm{W}})$, and
output enable ( $\overline{\mathrm{OE}}$ ). $\overline{\mathrm{BUSY}}$ flags are provided on each port. In addition, an interrupt flag (INT) is provided on each port of the 52 -pin LCC and PLCC versions. $\overline{\text { BUSY }}$ signals that the port is trying to access the same location currently being accessed by the other port. On the LCC/PLCC versions, $\overline{\text { INT }}$ is an interrupt flag indicating that data has been placed in a unique location (7FF for the left port and 7 FE for the right port).
An automatic power-down feature is controlled independently on each port by the chip enable ( $\overline{\mathrm{CE}}$ ) pins.
The CY7C132/CY7C142 are available in both 48 -pin DIP and 48 -pin LCC. The CY7C136/CY7C146 are available in both 52-pinLCC and 52-pin PLCC.


Notes:

1. CY7C132/CY7C136 (Master): $\overline{\mathrm{BUSY}}$ is open drain output and requires pull-up resistor. CY7C142/CY7C146 (Slave): BUSY is input.
2. Open drain outputs; pull-up resistor required.

SEMICONDUCTOR
Pin Configurations (continued)


## Selection Guide

|  |  | $\begin{gathered} 7 \mathrm{C} 132-25[3] \\ \text { 7C136-25 } \\ \text { 7C142-25 } \\ \text { 7C146-25 } \end{gathered}$ | $\begin{aligned} & \hline \text { 7C132-30 } \\ & \text { 7C136-30 } \\ & \text { 7C142-30 } \\ & \text { 7C146-30 } \end{aligned}$ | $\begin{aligned} & \text { 7C132-35 } \\ & 7 \mathrm{C} 136-35 \\ & 7 \mathrm{C} 142-35 \\ & 7 \mathrm{C} 146-35 \end{aligned}$ | $\begin{aligned} & \text { 7C132-45 } \\ & \text { 7C136-45 } \\ & \text { 7C142-45 } \\ & \text { 7C146-45 } \end{aligned}$ | $\begin{aligned} & \text { 7C132-55 } \\ & \text { 7C136-55 } \\ & \text { 7C142-55 } \\ & \text { 7C146-55 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 30 | 35 | 45 | 55 |
| MaximumOperating Current(mA) | Com'1/Ind | 170 | 170 | 120 | 90 | 90 |
|  | Military |  |  | 170 | 120 | 120 |
| MaximumStandby Current (mA) | Com'1/Ind | 65 | 65 | 45 | 35 | 35 |
|  | Military |  |  | 65 | 45 | 45 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 48 to Pin 24) ......................... $\quad-0.5 \mathrm{~V}$ to +7.0 V

DC Voltage Applied to Outputs
in High Z State .......................... -0.5 V to +7.0 V

Output Current into Outputs (Low)
20 mA

## Notes:

3. 25 -ns version available in LCC and PLCC packages only.

Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent . ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[4]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

4. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature

Electrical Characteristics Over the Operating Range ${ }^{[5]}$


## Capacitance ${ }^{[9]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 15 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:
5. See the last page of this specification for Group A subgroup testing information.
6. At $f=f_{\text {MAX }}$, address and data inputs are cycling at the maximum frequency of read cycle of $1 / \mathrm{t}_{\mathrm{rc}}$ and using AC Test Waveforms input levels of GND to 3 V .
7. $\overline{\text { BUSY }}$ and $\overline{\text { INT }}$ pins only.
8. Duration of the short circuit should not exceed 30 seconds.
9. Tested initially and after any design or process changes that may affect these parameters.
10. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
11. AC test conditions use $\mathrm{V}_{\mathrm{OH}}=1.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}=1.4 \mathrm{~V}$.
12. $\mathrm{t}_{\mathrm{LZZCE}}, \mathrm{t}_{\mathrm{LZWE}}, \mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{LZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=$ 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ form steady state voltage.
13. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
14. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referencd to the rising edge of the signal that terminates the write.

$\overline{\text { BUSY Output Load }}$ (CY7C132/CY7C136ONLY)

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[5,10]}$

| Parameters | Description | $\begin{array}{\|c\|} \hline \text { 7C132-25 } \\ \text { 7C136-25 } \\ \text { 7C142-25 } \\ \text { 7C146-25 } \end{array}$ |  | 7C132-30 <br> 7C136-30 <br> 7C142-30 <br> 7C146-30 |  | $\begin{aligned} & \text { 7C132-35 } \\ & \text { 7C136-35 } \\ & \text { 7C142-35 } \\ & \text { 7C146-35 } \end{aligned}$ |  | 7C132-457C136-457C142-457C146-45 |  | 7C132-55 <br> 7C136-55 <br> 7C142-55 <br> 7C146-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid[11] |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from AddressChange | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{C}} \overline{\mathrm{E}}$ LOW to Data Valid ${ }^{[11]}$ |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid ${ }^{[11]}$ |  | 15 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[12]}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[13]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High Z ${ }^{\text {[12,13] }}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 25 |  | 25 |  | 35 |  | 35 |  | 35 | ns |
| WRITE CYCLE ${ }^{[14]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 20 |  | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | R/W Pulse Width | 15 |  | 25 |  | 25 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | R/ $\bar{W}$ LOW to High Z |  | 15 |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| t LZWE | R/ $\overline{\mathrm{W}}$ HIGH to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

SEMICONDUCTOR

Switching Characteristics Over the Operating Range ${ }^{[5,10]}$ (continued)

| Parameters | Description | $\begin{array}{\|c\|} \hline \text { 7C132-25 } \\ \text { 7C136-25 } \\ \text { 7C142-25 } \\ \text { 7C146-25 } \end{array}$ |  | $\begin{aligned} & \text { 7C132-30 } \\ & \text { 7C136-30 } \\ & \text { 7C142-30 } \\ & \text { 7C146-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C132-35 } \\ & \text { 7C136-35 } \\ & \text { 7C142-35 } \\ & \text { 7C146-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C132-45 } \\ & \text { 7C136-45 } \\ & \text { 7C142-45 } \\ & \text { 7C146-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C132-55 } \\ & \text { 7C136-55 } \\ & \text { 7C142-55 } \\ & \text { 7C146-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY/INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | BUSY LOW from Address Match |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{BHA}}$ | BUSY HIGH from Address Mismatch ${ }^{[15]}$ |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $t_{\text {bLC }}$ | $\overline{\text { BUSY }}$ LOW from $\overline{\text { CE }}$ LOW |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{BHC}}$ | $\overline{\text { BUSY }}$ HIGH from CE ${ }^{\text {CE HIGH }}{ }^{15]}$ |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {PS }}$ | Port Set Up for Priority | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{WB}}{ }^{[16]}$ | R/్̄W LOW after BUSY LOW | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {twh }}$ | R/\}  W HIGH after BUSY HIGH  | 20 |  | 30 |  | 30 |  | 35 |  | 35 |  | ns |
| $t_{\text {BDD }}$ | $\overline{\text { BUSY }}$ HIGH to Valid Data |  | 25 |  | 30 |  | 35 |  | 45 |  | 45 | ns |
| $\mathrm{t}_{\text {DDD }}$ | Write Data Valid to Read Data Valid |  | $\begin{array}{\|c} \text { Note } \\ 17 \end{array}$ |  | Note 17 |  | $\begin{array}{\|c\|} \hline \text { Note } \\ 17 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { Note } \\ 17 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { Note } \\ 17 \\ \hline \end{array}$ | ns |
| ${ }_{\text {twDD }}$ | Write Pulse to Data Delay |  | $\begin{array}{\|c} \hline \text { Note } \\ 17 \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { Note } \\ \hline 17 \\ \hline \end{array}$ |  | $\begin{array}{\|c} \hline \text { Note } \\ 17 \end{array}$ |  | $\begin{array}{\|c} \hline \text { Note } \\ 17 \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { Note } \\ 17 \\ \hline \end{array}$ | ns |
| INTERRUPT TIMING ${ }^{[18]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WINS }}$ | R/V to $\overline{\text { INTERRUPT }}$ Set Time |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| teins | $\overline{\text { CE }}$ to INTERRUPT Set Time |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INS }}$ | Address to INTERRUPT Set Time |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| toin | $\begin{aligned} & \hline \overline{\mathrm{OE}} \text { to INTERRUPT } \\ & \text { Reset Time }{ }^{[15]} \end{aligned}$ |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {EINR }}$ | $\begin{aligned} & \overline{\overline{C E}} \text { to } \overline{\text { INTERRUPT }} \\ & \text { Reset Time }{ }^{15]} \end{aligned}$ |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {INR }}$ | Address to INTERRUPT <br> Reset Time ${ }^{[15]}$ |  | 25 |  | 25 |  | 25 |  | 35 |  | 45 | ns |

Notes:
15. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
16. CY7C142/CY7C146 only.
17. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:
A. BUSY on Port B goes HIGH.
B. Port B's address toggled.
C. CE for Port B is toggled.
D. $R / \bar{W}$ for Port $B$ is toggled during valid read.
18. 52-pin LCC/PLCC versions only.
19. $\mathrm{R} / \mathrm{W}$ is HIGH for read cycle.
20. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
21. Address valid prior to or coincident with CE transition LOW.
22. If $\overline{\mathrm{OE}}$ is LOW during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of $\mathrm{t}_{\text {PWE }}$ or $\mathrm{t}_{\mathrm{HZWE}}+\mathrm{t}_{\text {SD }}$ to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required tsD.
23. If the CE LOW transition occurs simultaneously with or after the $R / W$ LOW transition, the outputs remain in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1{ }^{[19,20]}$
Either Port—Address Access


## Switching Waveforms (continued)



Read Cycle No. $3 \quad$ Read with $\overline{\text { BUSY }}$ Master: CY7C132 and 7C136 ${ }^{[20]}$


Write Cycle No. 1 ( $\overline{\mathrm{OE}}$ Tri-States Data I/Os - Either Port) ${ }^{[14,22]}$


## Switching Waveforms (continued)

Write Cycle No. 2 (R/ $\overline{\mathbf{W}}$ Tri-States Data I/Os - Either Port) ${ }^{[14,23]}$


Busy Timing Diagram No. 1 ( $\overline{\text { CE }}$ Arbitration)
$\overline{\mathbf{C E}}_{\mathrm{L}}$ Valid First:

$\overline{\mathbf{C E}}_{\mathbf{R}}$ Valid First:


C132-13

Switching Waveforms (continued)

## Busy Timing Diagram No. 2 (Address Arbitration)



Right Address Valid First:


Busy Timing Diagram No. 3 (Write with $\overline{\text { BUSY, }}$, Slave: CY7C142/CY7C146)


SEMICONDUCTOR
Switching Waveforms (continued)
Interrupt Timing Diagrams ${ }^{[18]}$


Right Side Sets $\overline{\mathrm{INT}}_{\mathrm{L}}$


## Typical DC and AC Characteristics











Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C132-25LC | L68 | Commercial |
| 30 | CY7C132-30DC | D26 | Commercial |
|  | CY7C132-30LC | L68 |  |
|  | CY7C132-30PC | P25 |  |
|  | CY7C132-30DI | D26 | Industrial |
|  | CY7C132-30PI | P25 |  |
| 35 | CY7C132-35DC | D26 | Commercial |
|  | CY7C132-35LC | L68 |  |
|  | CY7C132-35PC | P25 |  |
|  | CY7C132-35DI | D26 | Industrial |
|  | CY7C132-35PI | P25 |  |
|  | CY7C132-35DMB | D26 | Military |
|  | CY7C132-35FMB | F78 |  |
|  | CY7C132-35LMB | L68 |  |
| 45 | CY7C132-45DC | D26 | Commercial |
|  | CY7C132-45LC | L68 |  |
|  | CY7C132-45PC | P25 |  |
|  | CY7C132-45DI | D26 | Industrial |
|  | CY7C132-45PI | P25 |  |
|  | CY7C132-45DMB | D26 | Military |
|  | CY7C132-45FMB | F78 |  |
|  | CY7C132-45LMB | L68 |  |
| 55 | CY7C132-55DC | D26 | Commercial |
|  | CY7C132-55LC | L68 |  |
|  | CY7C132-55PC | P25 |  |
|  | CY7C132-55DI | D26 | Industrial |
|  | CY7C132-55PI | P25 |  |
|  | CY7C132-55DMB | D26 | Military |
|  | CY7C132-55FMB | F78 |  |
|  | CY7C132-55LMB | L68 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C136-25JC | J69 | Commercial |
|  | CY7C136-25LC | L69 |  |
| 30 | CY7C136-30JC | J69 | Commercial |
|  | CY7C136-30LC | L69 |  |
|  | CY7C136-30JI | J69 | Industrial |
|  | CY7C136-35JC | J69 | Commercial |
|  | CY7C136-35LC | L69 |  |
|  | CY7C136-35JI | J69 | Industrial |
|  | CY7C136-35LMB | L69 | Military |
| 45 | CY7C136-45JC | J69 | Commercial |
|  | CY7C136-45LC | L69 |  |
|  | CY7C136-45JI | J69 | Industrial |
|  | CY7C136-45LMB | L69 | Military |
|  | CY7C136-55JC | J69 | Commercial |
|  | CY7C136-55LC | L69 |  |
|  | CY7C136-55JI | J69 | Industrial |
|  | CY7C136-55LMB | L69 | Military |

Ordering Information (continued)

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C142-25LC | L68 | Commercial |
| 30 | CY7C142-30DC | D26 | Commercial |
|  | CY7C142-30LC | L68 |  |
|  | CY7C142-30PC | P25 |  |
|  | CY7C142-30DI | D26 | Industrial |
|  | CY7C142-30PI | P25 |  |
| 35 | CY7C142-35DC | D26 | Commercial |
|  | CY7C142-35LC | L68 |  |
|  | CY7C142-35PC | P25 |  |
|  | CY7C142-35DI | D26 | Industrial |
|  | CY7C142-35PI | P25 |  |
|  | CY7C142-35DMB | D26 | Military |
|  | CY7C142-35FMB | F78 |  |
|  | CY7C142-35LMB | L68 |  |
| 45 | CY7C142-45DC | D26 | Commercial |
|  | CY7C142-45LC | L68 |  |
|  | CY7C142-45PC | P25 |  |
|  | CY7C142-45DI | D26 | Industrial |
|  | CY7C142-45PI | P25 |  |
|  | CY7C142-45DMB | D26 | Military |
|  | CY7C142-45FMB | F78 |  |
|  | CY7C142-45LMB | L68 |  |
| 55 | CY7C142-55DC | D26 | Commercial |
|  | CY7C142-55LC | L68 |  |
|  | CY7C142-55PC | P25 |  |
|  | CY7C142-55DI | D26 | Industrial |
|  | CY7C142-55PI | P25 |  |
|  | CY7C142-55DMB | D26 | Military |
|  | CY7C142-55FMB | F78 |  |
|  | CY7C142-55LMB | L68 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 25 | CY7C146-25JC | J69 | Commercial |
|  | CY7C146-25LC | L69 |  |
| 30 | CY7C146-30JC | J69 | Commercial |
|  | CY7C146-30LC | L69 |  |
|  | CY7C146-30JI | J69 | Industrial |
|  | CY7C146-35JC | J69 | Commercial |
|  | CY7C146-35LC | L69 |  |
|  | CY7C146-35JI | J69 | Industrial |
|  | CY7C146-35LMB | L69 | Military |
|  | CY7C146-45JC | J69 | Commercial |
|  | CY7C146-45LC | L69 |  |
|  | CY7C146-45JI | J69 | Industrial |
|  | CY7C146-45LMB | L69 | Military |
| 55 | CY7C146-55JC | J69 | Commercial |
|  | CY7C146-55LC | L69 |  |
|  | CY7C146-55JI | J69 | Industrial |
|  | CY7C146-55LMB | L69 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 3}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 4}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |


| Parameters | Subgroups |
| :---: | :---: |
| BUSY/INTERRUPT TIMING |  |
| tBLA | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {BLC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHC }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PS }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {WINS }}$ | 7, 8, 9, 10, 11 |
| teins | 7, 8, 9, 10, 11 |
| tiNS | 7, 8, 9, 10, 11 |
| toinr | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {EINR }}$ | 7, 8, 9, 10, 11 |
| tinR | 7, 8, 9, 10, 11 |
| BUSY TIMING |  |
| $\mathrm{t}_{\mathrm{WB}}{ }^{[24]}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{WH}}$ | 7, 8, 9, 10, 11 |
| $t_{\text {BDD }}$ | 7, 8, 9, 10, 11 |

Note:
24. CY7C142/CY7C146 only.

Document \#: 38-00061-F

## Features

- 0.8-micron BiCMOS for high performance
- High-speed access
- 20 ns (commercial)
- 25 ns (military)
- Automatic power-down
- Fully asynchronous operation
- 7B1342 includes semaphores
- 7B134 available in 48-pin DIP, 48-pin LCC
- 7B135/7B1342 available in 52-pin LCC/PLCC


## Functional Description

The CY7B134, CY7B135, and CY7B1342 are high-speed BiCMOS $4 \mathrm{~K} \times 8$ dual-port static RAMs. The CY7B1342 includes semaphores that provide a means to allocate portions of the dual-port RAM or any shared resource. Two ports are provided permittingindependent, asynchronous access for reads and writes to any location in memory. Application areas include interprocessor/multiprocessordesigns, communicationsstatus buffering, and dual-portvideo/graphicsmemory.
Each port has independent control pins: chip enable ( $\overline{\mathrm{CE}}$ ), read or write enable ( $\overline{\mathrm{R}} /$ $\overline{\mathrm{W}}$ ), and output enable ( $\overline{\mathrm{OE}})$. The CY7B134/135 are suited for those systems
that do not require on-chip arbitration or are intolerant of wait states. Therefore, the user must be aware that simultaneous access to a location is possible. Semaphores are offered on the CY7B1342 to assist in arbitrating between ports. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlledindependently on each port by a chip enable ( $\overline{\mathrm{CE}}$ ) pin or $\overline{\mathrm{SEM}}$ pin (CY7B1342 only).
The CY7B134 is available in 48-pin DIP and 48-pin LCC. The CY7B135 and CY7B1342 are available in 52-pin LCC/ PLCC.

## Logic Block Diagram



Selection Guide


## Pin Configurations




## Pin Definitions

| Left Port | Right Port |  |
| :--- | :--- | :--- |
| $\mathrm{A}_{0 \mathrm{~L}-11 \mathrm{~L}}$ | $\mathrm{~A}_{0 \mathrm{R}-11 \mathrm{R}}$ | AddressLines |
| $\overline{\mathrm{CE}}_{\mathrm{L}}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | Chip Enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{L}}$ | $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{R}}$ | Read/Write Enable |
| $\begin{array}{l}\overline{\mathrm{SEM}}_{\mathrm{L}} \\ (\mathrm{CY} 7 \mathrm{~B} 1342 \\ \text { only) }\end{array}$ | $\begin{array}{l}\overline{\mathrm{SEM}}_{\mathrm{R}} \\ (\mathrm{CY} 7 \mathrm{~B} 1342 \\ \text { only) }\end{array}$ | $\begin{array}{l}\text { SemaphoreEnable. When asserted LOW, allows access to eightsemaphores. The three e east } \\ \text { significantbits of the address lines will determine which semaphore to write or read. The } \\ \text { I/O Opin is used when writing to a semaphore. Semaphores are requested by writing a } 0\end{array}$ |
| the into |  |  |$]$

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 48 to Pin 24)
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$
-3.0 V to +7.0 V

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . > 2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$


## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. ${ }^{6]}$ | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CoUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. Pulse width $<20 \mathrm{~ns}$.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. $f_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}}=$ All inputs cycling at $\mathrm{f}=1 / \mathrm{t}_{\mathrm{RC}}$ (except output enable). $f=0$ meas no address or control lines change. This applies only to inputs at CMOS level standby $\mathrm{I}_{\mathrm{SB} 3}$.
5. Tested initially and after any design or process changes that may affect these parameters.
6. For all packages except DIP and cerDIP (D26, P25), which have maximums of $\mathrm{C}_{\mathrm{IN}}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=15 \mathrm{pF}$.

## AC Test Loads and Waveforms


(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

(c) Three-State Delay (Load 3)
all input pulses


1342-9
Switching Characteristics Over the Operating Range ${ }^{[7,8]}$

| Parameters | Description | $\begin{array}{r} 7 \mathrm{BB134-20} \\ \text { 7B135-20 } \\ \text { 7B1342-20 } \end{array}$ |  | $\begin{gathered} 7 \mathrm{BB} 134-25 \\ 7 \mathrm{~B} 135-25 \\ 7 \mathrm{~B} 1342-25 \end{gathered}$ |  | $\begin{aligned} & \text { 7B134-35 } \\ & \text { 7B135-35 } \\ & \text { 7B1342-35 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold From AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\overline{C E}}$ LOW to Data Valid |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[9]}$ | $\overline{\mathrm{OE}}$ Low to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}{ }^{[9]}$ | $\overline{\text { OE }}$ HIGH to High Z |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[9]}$ | $\overline{\overline{C E}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[9]}$ | $\overline{\text { CE HIGH to High Z }}$ |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power Down }}$ |  | 20 |  | 25 |  | 35 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold From Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Setup to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpwe | Write Pulse Width | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-up to Write End | 13 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold From Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HzWE}}{ }^{[9]}$ | R/W LOW to High Z |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[9]}$ | R/W W IGH to Low Z | 3 |  | 3 |  | 3 |  | ns |

## Switching Characteristics Over the Operating Range ${ }^{[7,8]}$ (continued)

| Parameters | Description | $\begin{gathered} 7 \mathrm{BB} 134-20 \\ \text { 7B135-20 } \\ \text { 7B1342-20 } \end{gathered}$ |  | $\begin{gathered} 7 \mathrm{~B} 134-25 \\ 7 \mathrm{~B} 135-25 \\ 7 \mathrm{~B} 1342-25 \end{gathered}$ |  | $\begin{array}{r} \text { 7B134-35 } \\ \text { 7B135-35 } \\ \text { 7B1342-35 } \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE (continued) |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WDD }}{ }^{[10]}$ | Write Pulse to Data Delay |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[10]}$ | Write Data Valid to Read Data Valid |  | 30 |  | 30 |  | 35 | ns |
| SEMAPHORETIMING ${ }^{[11]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 10 |  | 10 |  | 15 |  | ns |
| tswRD | SEM Flag Write to Read Time | 5 |  | 5 |  | 5 |  | ns |
| ${ }_{\text {tSPS }}$ | SEM Flag Contention Window | 5 |  | 5 |  | 5 |  | ns |

## Notes:

7. See the last page of this specification for Group A subgroup testing information.
8. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance
9. Test conditions used are Load 3 .
10. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Port-toPort Delay waveform.
11. Semaphore timing applies only to CY7B1342.
12. $\mathrm{R} / \overline{\mathrm{W}}$ is HIGH for read cycle.
13. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
14. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

## Switching Waveforms

Read Cycle No. $1{ }^{[12,13]}$

## Either Port Address Access



Read Cycle No. $2^{[12,14]}$


## Switching Waveforms



Write Cycle No. 1: $\overline{\mathbf{O E}}$ Tri-States Data I/Os (Either Port) ${ }^{[16,17,18]}$


## Note:

15. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{LOW} ; \mathrm{R} / \overline{\mathrm{W}}_{\mathrm{L}}=\mathrm{HIGH}$
16. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ or SEM LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
17. $\mathrm{R} / \overline{\mathrm{W}}$ must be HIGH during all address transactions.
18. If $\overline{\mathrm{OE}}$ is LOW during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of $t_{\text {PWE }}$ or ( $t_{\text {HZWE }}+\mathrm{t}_{\mathrm{SD}}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required ${ }^{\mathrm{t}}$ SD. If $\overline{\mathrm{OE}}$ is HIGH during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle (as in this cx ample), this requirement does not apply and the write pulse can be as short as the specified tPWE.
19. $\overline{\text { SEM }}$ only applies to CY7B1342

Switching Waveforms (continued)
Write Cycle No. 2: R// $\mathbf{W}$ Tri-States Data I/Os (Either Port) ${ }^{[17,20]}$


1342-14

Semaphore Read After Write Timing, Either Side (CY7B1342 only) ${ }^{[21]}$


Notes:
20. Data I/O pins enter high-impedance when $\overline{\mathrm{OE}}$ is held LOW during write.
21. $\overline{\mathrm{CE}}=\mathrm{HIGH}$ for the duration of the above timing (both write and read cycle).

## Switching Waveforms (continued)

Timing Diagram of Semaphore Contention (CY7B1342 only) ${ }^{[22,23,24]}$


Notes:
22. $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}}=\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}}=\mathrm{LOW}$ (request semaphore); $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{HIGH}$
23. Semaphores are reset (available to both ports) at cycle start.
24. If tSPS is violated, it is gauranteed that only one side will gain access to the semaphore.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports request a semaphore control by writing a 0 to a semaphore within t $_{\text {SPS }}$ of each other, it is guaranteed that only one side will gain access to the semaphore.

## Table 1. Non-contending Read/Write

| Inputs |  |  |  | Outputs | Operation |
| :--- | :---: | :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C E}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{S E M}}$ | I/O $\mathbf{O}_{\mathbf{0}}-\mathbf{I} / \mathbf{O}_{7}$ |  |
| H | X | X | H | High Z | Power-Down |
| H | H | L | L | Data Out | Read Data <br> Semaphore |
| X | X | H | X | High Z | I/O Lines Disabled |
| H | - | X | L | Data In | Write to Semaphore |
| L | H | L | H | Data Out | Read |
| L | L | X | H | Data In | Write |
| L | X | X | L |  | IllegalCondition |

Table 2. Semaphore Operation Example

| Function | $\mathbf{I} / \mathbf{O}_{\mathbf{0}}$ <br> Left | $\mathbf{I} / \mathbf{O}_{\mathbf{0}}$ <br> Right | Status |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphorefree |
| Left port writes <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Right port writes 0 <br> tosemaphore | 0 | 1 | Right side is denied <br> access |
| Left port writes 1 to <br> semaphore | 1 | 0 | Right port is granted <br> access toSemaphore |
| Left port writes 0 to <br> semaphore | 1 | 0 | No change. Left port <br> is denied access |
| Right port writes 1 <br> tosemaphore | 0 | 1 | Left port obtains <br> semaphore |
| Left port writes 1 to <br> semaphore | 1 | 1 | Noport accessing <br> semaphoreaddress |
| Right port writes 0 <br> tosemaphore | 1 | 0 | Right port obtains <br> semaphore |
| Right port writes 1 <br> tosemaphore | 1 | 1 | Noport accessing <br> semaphore |
| Left port writes 0 to <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Left port writes 1 to <br> semaphore | 1 | 1 | Noport accessing <br> semaphore |

MILITARY SPECIFICATIONS
Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 3}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 4}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| READ CYCLE |  |
| $t_{\text {RC }}$ | $7,8,9,10,11$ |
| $t_{\text {AA }}$ | $7,8,9,10,11$ |
| $t_{\text {OHA }}$ | $7,8,9,10,11$ |
| $t_{\text {ACE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DOE }}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SCE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SA }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SD }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| SEMAPHORECYCLE |  |
| $\mathrm{t}_{\text {SOD }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SWRD }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SPS }}$ | $7,8,9,10,11$ |

Document \#: 38-00161

## Features

- 0.8-micron BiCMOS for high performance
- High-speed access
- 15 ns (com'l)
- 25 ns (mil)
- Automatic power-down
- Fully asynchronous operation
- Master/Slave select pin allows bus width expansion to $16 / 18$ bits or more
- Busy arbitration scheme provided
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Available in 68-pin LCC/PLCC/PGA
- TTL compatible


## Functional Description

The CY7B138 and CY7B139 are highspeed BiCMOS $4 \mathrm{~K} \times 8$ and 4 Kx 9 dual-port static RAMs. Various arbitration schemes are included on the CY7B138/9 to handle situationswhen multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7B138/9 can be utilized as a standalone $64-\mathrm{Kbit}$ dual-port staticRAMormultiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An $\mathbf{M} / \overline{\mathrm{S}}$ pin is provided for implementing $16 / 18$-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/ multiprocessor designs, communications status buffering, and dual-port video/ graphicsmemory.

Each port has independent control pins: chip enable ( $\overline{\mathrm{CE}}$ ), read or write enable $(R / \bar{W})$, and output enable ( $\overline{O E}$ ). Two flags are provided on each port (BUSY and $\overline{\text { INT }) . ~} \overline{\text { BUSY }}$ signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of mail box or message center. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip enable ( $\overline{\mathrm{CE}}$ ) pin or $\overline{\mathrm{SEM}}$ pin.
The CY7B138 and CY7B139 are available in 68-pin LCCs, PLCCs, and PGAs.


Notes:

1. $\overline{\mathrm{BUSY}}$ is an output in master mode and an input in slave mode.
2. Master: push-pull output and requires no pull-up resistor.

CY7B138

## Pin Configurations



68-Pin LCC/PLCC
Top View


## Notes:

3. $\mathrm{I} / \mathrm{O}_{8 \mathrm{R}}$ on the CY7B139.
4. $\mathrm{I} / \mathrm{O}_{8 \mathrm{~L}}$ on the CY7B139.

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}-7 \mathrm{~L}} 8 \mathrm{~L}$ ) | $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}-7 \mathrm{R}}(8 \mathrm{R})$ | Data Bus Input/Output |
| $\mathrm{A}_{0 \mathrm{~L}-11 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}-11 \mathrm{R}}$ | Address Lines |
| $\overline{\mathrm{CE}}_{\mathrm{L}}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | Chip Enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{L}}$ | $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{\mathrm{SEM}}_{\mathrm{L}}$ | $\overline{\mathrm{SEM}}_{\mathrm{R}}$ | Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The $\mathrm{I} / \mathrm{O}_{0}$ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location. |
| $\overline{\mathrm{INT}}_{\mathrm{L}}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ | Interrupt Flag. $\overline{\mathrm{INT}}_{\mathrm{L}}$ is set when right port writes location FFE and is cleared when left port reads location FFE. $\overline{I N T}_{\mathrm{R}}$ is set when left port writes location FFF and is cleared when right port reads location FFF. |
| $\overline{\text { BUSY }}_{\text {L }}$ | $\overline{\text { BUSY }}_{\text {R }}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power |
| GND |  | Ground |

## Selection Guide

|  |  | $\begin{aligned} & \hline 7 \mathrm{~B} 138-15 \\ & 7 \mathrm{~B} 139-15 \end{aligned}$ | $\begin{aligned} & \hline \text { 7B138-25 } \\ & 7 \mathrm{~B} 139-25 \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{~B} 138-35 \\ & \text { 7B139-35 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 15 | 25 | 35 |
| Maximum Operating Current (mA) | Commercial | 260 | 220 | 210 |
|  | Military |  | 280 | 250 |
| Maximum Standby Current for $\mathrm{I}_{\mathrm{SB} 1}(\mathrm{~mA})$ | Commercial | 90 | 75 | 70 |
|  | Military |  | 80 | 75 |

PRELIMINARY
CY7B138
CY7B139

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\ldots \ldots . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ........................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State -0.5 V to +7.0 V
DC Input Voltage ${ }^{[5]} \ldots \ldots \ldots \ldots \ldots . . . \omega_{-} .5 \mathrm{~V}$ to +7.0 V
Output Current into Outputs (LOW)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-Up Current . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[6]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[7]}$

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{~B} 138-15 \\ & \text { 7B139-15 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 138-25 \\ & 7 \mathrm{~B} 139-25 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{B138-35} \\ & 7 \mathrm{~B} 139-35 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | $2 . .4$ |  | $2 . .4$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 |  | 2.2 |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | Output Disabled, GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Current | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \text { Outputs Disabled } \end{aligned}$ | Com'l |  | 260 |  | 220 |  | 210 | mA |
|  |  |  | Mil/Ind |  |  |  | 280 |  | 250 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current(Both Ports TTL Levels) | $\begin{aligned} & \overline{C E}_{\mathrm{L}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}, \end{aligned}$ | Com'l |  | 90 |  | 75 |  | 70 | mA |
|  |  |  | Mil/Ind |  |  |  | 80 |  | 75 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port TTL Level) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{L}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}, \end{aligned}$ | Com'l |  | 160 |  | 140 |  | 130 | mA |
|  |  |  | Mil/Ind |  |  |  | 180 |  | 160 |  |
| ISB3 | Standby Current(BothPorts CMOSLevels) | $\begin{aligned} & \text { Both Ports }_{\mathrm{CE}^{\text {and }} \overline{C E}_{R} \geq \mathrm{V}_{C C}-0.2 \mathrm{~V},}^{\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{C C}-0.2 \mathrm{~V}} \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}, \mathrm{f}=0[8] \end{aligned}$ | Com'l |  | 15 |  | 15 |  | 15 | mA |
|  |  |  | Mil/Ind |  |  |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB4 }}$ | $\begin{aligned} & \text { Standby Current } \\ & \text { (One Port CMOS Level) } \end{aligned}$ | One Port <br> $\overline{C E}_{L}$ or $\overline{C E}_{R} \geq V_{C C}-0.2 \mathrm{~V}$, <br> $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or <br> $\mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}$, Active <br> Port Outputs, $f=\mathrm{f}_{\text {MAX }}{ }^{[8]}$ | Com'l |  | 140 |  | 120 |  | 110 | mA |
|  |  |  | Mil/Ind |  |  |  | 150 |  | 130 |  |

## Capacitance ${ }^{[9]}$

| Parameters | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |
|  |  |  |  |  |

## Notes:

5. Pulse width $<20 \mathrm{~ns}$.
6. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
7. See the last page of this specification for Group A subgroup testing information.
8. $\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}}=$ All inputs cycling at $\mathrm{f}=1 / \mathrm{t}_{\mathrm{RC}}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby ISB3.
9. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms




Load (Load 2)

ALL INPUT PULSES


B138-8
Switching Characteristics Over the Operating Range ${ }^{[10,11]}$

| Parameters | Description | $\begin{aligned} & \hline 7 \mathrm{~B} 138-15 \\ & 7 \mathrm{~B} 139-15 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{B138-25} \\ & 7 \mathrm{~B} 139-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B138-35 } \\ & 7 \mathrm{~B} 139-35 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid ${ }^{[12]}$ |  | 15 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold From Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid ${ }^{[12]}$ |  | 15 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid ${ }^{[12]}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[13]}$ | $\overline{\mathrm{OE}}$ Low to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}{ }^{[13]}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[13]}$ | $\overline{\text { CE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[13]}$ | $\overline{\text { CE HIGH to High Z }}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE LOW }}$ to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 15 |  | 25 |  | 35 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW to Write End }}$ | 12 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 12 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold From Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | Write Pulse Width | 12 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold From Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}{ }^{[13]}$ | R/W LOW to High Z |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[13]}$ | $\mathrm{R} / \overline{\mathrm{W}}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{WDD}}{ }^{[14]}$ | Write Pulse to Data Delay |  | 30 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[14]}$ | Write Data Valid to Read Data Valid |  | 25 |  | 30 |  | 35 | ns |

SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[10,11]}$ (continued)

| Parameters | Description | $\begin{aligned} & \hline \text { 7B138-15 } \\ & 7 \mathrm{~B} 139-15 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 138-25 \\ & 7 \mathrm{~B} 139-25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 138-35 \\ & \text { 7B139-35 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING ${ }^{[15]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {BLA }}$ | BUSY LOW from Address Match |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BHA }}$ | BUSY HIGH from Address Mismatch |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BLC }}$ | BUSY LOW from CE LOW |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BHC }}$ | $\overline{\text { BUSY HIGH from } \overline{\text { CE }} \text { HIGH }}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PS}}$ | Port Set-Up for Priority |  | 5 |  | 5 |  | 5 | ns |
| $\mathrm{t}_{\text {WB }}$ | $\overline{\text { WE }}$ LOW after $\overline{\text { BUSY }}$ LOW |  | 0 |  | 0 |  | 0 | ns |
| ${ }^{\text {twH }}$ | $\overline{\text { WE HIGH after } \overline{\text { BUSY }} \text { HIGH }}$ |  | 13 |  | 20 |  | 30 | ns |
| t ${ }_{\text {BDD }}$ | BUSY HIGH to Data Valid |  | 15 |  | 25 |  | 35 | ns |
| INTERRUPT TIMING ${ }^{[15]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INS }}$ | $\overline{\text { INT Set Time }}$ |  | 15 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {INR }}$ | $\overline{\text { INT Reset Time }}$ |  | 15 |  | 25 |  | 25 | ns |
| SEMAPHORE TIMING |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 10 |  | 10 |  | 15 |  | ns |
| tswRD | SEM Flag Write to Read Time | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM Flag Contention Window | 5 |  | 5 |  | 5 |  | ns |

Notes:
10. See the last page of this specification for Group A subgroup testing information.
11. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
12. AC test conditions use $\mathrm{V}_{\mathrm{OH}}=1.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}=1.4 \mathrm{~V}$.
13. Test conditions used are Load 3.
14. For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.
15. Test conditions used are Load 2.

## Switching Waveforms

Read Cycle No. $1^{[20,21]}$


Read Timing with Port-to-Port Delay $(\mathbf{M} / \bar{S}=\mathrm{L}){ }^{[16,17]}$


Notes:
16. $\overline{\mathrm{BUSY}}=\mathrm{HIGH}$ for the writing port.
17. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=$ LOW .
18. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
19. $\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{L}, \overline{\mathrm{SEM}}=\mathrm{H}$ when accessing RAM. $\overline{\mathrm{CE}}=\mathrm{H}, \overline{\mathrm{SEM}}=\mathrm{L}$ when accessing semaphores.
20. $\mathrm{R} / \overline{\mathrm{W}}$ is HIGH for read cycle.
21. Device is continuously selected $\overline{C E}=L O W$ and $\overline{O E}=$ LOW. This waveform cannot be used for semaphore reads.

## Switching Waveforms (continued)

Write Cycle No. 1: $\overline{\mathrm{OE}}$ Three-States Data I/Os (Either Port) ${ }^{[22,23,24]}$


Write Cycle No. 2: R/W Three-States Data I/Os (Either Port) ${ }^{[22,24,25]}$


B138-13

## Notes:

22. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ or SEM LOW and R/W LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
23. If $\overline{O E}$ is LOW during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of $t_{\text {PWE }}$ or ( $\mathrm{t}_{\mathrm{HZWE}}+\mathrm{t}_{\mathrm{SD}}$ ) to allow the I/O
drivers to turn off and data to be placed on the bus for the required $t_{S D}$. If $\overline{O E}$ is HIGH during a $R / \bar{W}$ controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified tpWE.
24. $\mathrm{R} / \overline{\mathrm{W}}$ must be HIGH during all address transitions.
25. Data I/O pins enter high impedance when $\overline{\mathrm{OE}}$ is held LOW during write.

## Switching Waveforms (continued)

## Semaphore Read After Write Timing, Either Side ${ }^{[29]}$



Timing Diagram of Semaphore Contention ${ }^{[26,27,28]}$


Notes:
26. $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}}=\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}}=\mathrm{LOW}$ (request semaphore); $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{HIGH}$
27. Semaphores are reset (available to both ports) at cycle start.
28. If $t_{\text {SPS }}$ is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.
29. $\overline{\mathrm{CE}}=\mathrm{HIGH}$ for the duration of the above timing (both write and read cycle).

## Switching Waveforms (continued)

Timing Diagram of Read with $\overline{\mathrm{BUSY}}(\mathbf{M} / \overline{\mathrm{S}}=\mathbf{H I G H}){ }^{[17]}$


Write Timing with Busy Input (M/S=LOW)


Switching Waveforms (continued)
Busy Timing Diagram No. 1 ( $\overline{\mathrm{CE}}$ Arbitration) ${ }^{[30]}$
$\overline{\mathrm{CE}}_{\mathrm{L}}$ Valid First:

$\overline{\mathrm{CE}}_{\mathrm{R}}$ Valid First:


Busy Timing Diagram No. 2 (Address Arbitration) ${ }^{[30]}$
Left Address Valid First:


Right Address Valid First:


Note:
30. If $t_{P S}$ is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.

3
CYPRESS

## Switching Waveforms (continued)

## Interrupt Timing Diagrams



Right Side Sets $\overline{\mathrm{INT}}_{\mathrm{L}}$ :


Notes:
31. $t_{H A}$ depends on which enable pin $\left(\overline{C E}_{L}\right.$ or $\left.R / \bar{W}_{L}\right)$ is deasserted first. 32. $t_{I N S}$ or $t_{I N R}$ depends on which enable pin $\left(\overline{C E}_{L}\right.$ or $\left.R / \bar{W}_{L}\right)$ is asserted last.

## Architecture

The CY7B138/9 consists of an array of 4 K words of $8 / 9$ bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{C E}, \overline{O E}, \mathrm{R} / \mathrm{W}$ ). These control pins permit independent access for reads or writes to anylocation in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the CY7B138/9 can function as a master ( $\overline{\mathrm{BUSY}}$ pins are outputs) or as a slave ( $\overline{\mathrm{BUSY}}$ pins are inputs). The CY7B138/9 has an automatic power-down feature controlledby $\overline{\mathrm{CE}}$. Each port is provided with its own output enable control $(\overline{\mathrm{OE}})$, which allows data to be read from the device.

## Functional Description

## Write Operation

Data must be set up for a duration of tSD before the rising edge of $\mathrm{R} / \overline{\mathrm{W}}$ in order to guarantee a valid write. A write operation is controlled by either the $\overline{\mathrm{OE}} \mathrm{p}$ in (see Write Cycle No. 1 waveform) or the R/W pin (see Write Cycle No. 2 waveform). Data can be written to the device $\mathrm{t}_{\mathrm{HZOE}}$ after the $\overline{\mathrm{OE}}$ is deasserted or $\mathrm{t}_{\text {HZWE }}$ after the falling edge of $\mathrm{R} / \mathrm{W}$. Required inputs for non-contention operations are summarized in Table 1.
If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output. Data will be valid on the port wishing to read the location $t_{\text {DDD }}$ after the data is presented on the other port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ pins. Data will be available $t_{A C E}$ after $\overline{\mathrm{CE}}$ or $\mathrm{t}_{\mathrm{DOE}}$ after $\overline{\mathrm{OE}}$ is asserted. If the user of the CY7B138/9 wishes to access a semaphore flag, then the SEM pin must be asserted instead of the $\overline{\mathrm{CE}}$ pin.

## Interrupts

The interrupt flag ( $\overline{\text { INT }}$ ) permits communications between ports. When the left port writes to location FFF, the right port's interrupt flag $\left(\overline{\mathrm{INT}}_{\mathrm{R}}\right)$ is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag $\left(\right.$ INT $\left._{\mathrm{L}}\right)$ is accomplished when the right port writes to location FFE. This flag is cleared when the left port reads location FFE. The message at FFF or FFE is user-defined. See Table 2 for input requirements for $\overline{\mathrm{INT}} . \overline{\mathrm{INT}}_{\mathrm{R}}$ and $\overline{\mathrm{INT}}_{\mathrm{L}}$ are push-pull outputs and do not require pullup resistors to operate. BUSY $_{L}$ and $B U S Y_{R}$ in master mode are push-pull outputs and do not require pull-up resistors to operate.

## Busy

The CY7B138/9 provides on-chip arbitration to alleviate simultaneous memory location access (contention). If both ports' $\overline{\text { CEs }}$ are asserted or an address match occurs within $t_{P S}$ of each other the Busy logic will determine which port has access. If $\mathrm{t}_{\mathrm{PS}}$ is violated, one port will definitely gain permission to the location, but it is not guaranteed which one. BUSY will be asserted tBLA after an address match or $\mathrm{t}_{\mathrm{BLC}}$ after $\overline{\mathrm{CE}}$ is taken LOW.

## Master/Slave

A M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The $\overline{B U S Y}$ output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components.Writing of slave devices must be delayed until after the BUSY input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented as a

HIGH input, the $\mathrm{M} / \overline{\mathrm{S}}$ pin allows the device to be used as a master and therefore the $\overline{B U S Y}$ line is an output. BUSY can then be used to send the arbitration outcome to a slave.

## Semaphore Operation

The CY7B138/9 provides eight semaphore latches, which areseparate from the dual-port memory locations.Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for tsOP before attempting to read the semaphore. The semaphore value will be available $t_{\text {SWRD }}+\mathrm{t}_{\text {DOE }}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control over the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the a semaphore.If the left side no longer requires the semaphore, a one is written to cancel its request.
Semaphores are accessed by asserting $\overline{\text { SEM }}$ LOW. The $\overline{\text { SEM }}$ pin functions as a chip enable for the semaphore latches ( $\overline{\mathrm{CE}}$ must remain HIGH during SEM LOW). $\mathrm{A}_{0-2}$ represents the semaphore address. $\overline{O E}$ and $\mathrm{R} / \overline{\mathrm{W}}$ are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.
When writing to the semaphore, only $\mathrm{I} / \mathrm{O}_{0}$ is used. If a zero is written to the left port of an unused semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.
When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $\mathrm{t}_{\text {SPS }}$ of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Table 1. Non-Contending Read/Write

| Inputs |  |  |  | Outputs | Operation |
| :---: | :---: | :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C E}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{S E M}}$ | $\mathbf{I} / \mathbf{O}_{\mathbf{0 - 7}}$ |  |
| H | X | X | H | High Z | Power-Down |
| H | H | L | L | Data Out | Read Data in <br> Semaphore |
| $\mathbf{X}$ | X | H | X | High Z | I/O Lines Disabled |
| H | - | X | L | Data In | Write to Semaphore |
| L | H | L | H | Data Out | Read |
| L | L | X | H | Data In | Write |
| L | X | X | L |  | Illegal Condition |

PRELIMINARY

Table 2. Interrupt Operation Example (assumes $\overline{\mathrm{BUSY}}_{\mathrm{L}}=\overline{\mathrm{BUSY}}_{\mathrm{R}}=\mathbf{H I G H}$ )

|  | Left Port |  |  |  |  | Right Port |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | R/ $\overline{\mathbf{W}}$ | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathrm{A}_{0-11}$ | $\overline{\text { INT }}$ | R/ $\overline{\mathbf{W}}$ | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathrm{A}_{0-11}$ | $\overline{\text { INT }}$ |
| Set Left $\overline{\text { INT }}$ | X | X | X | X | L | L | L | X | FFE | X |
| Reset Left $\overline{\text { INT }}$ | X | L | L | FFE | H | X | X | X | X | X |
| Set Right İINT | L | L | X | FFF | X | X | X | X | X | L |
| Reset Right $\overline{\text { INT }}$ | X | X | X | X | X | X | L | L | FFF | H |

Table 3. Semaphore Operation Example

| Function | I/O 0 <br> Left | I/O 0 <br> Right | Status |
| :--- | :---: | :---: | :--- |
| No action | 1 | 1 | Semaphore free |
| Left port writes <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Right port writes 0 <br> to semaphore | 0 | 1 | Right side is denied <br> access |
| Left port writes 1 to <br> semaphore | 1 | 0 | Right port is granted <br> access to semaphore |
| Left port writes 0 to <br> semaphore | 1 | 0 | No change. Left port <br> is denied access |
| Right port writes 1 <br> to semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Left port writes 1 to <br> semaphore | 1 | 1 | Noport accessing <br> semaphore address |
| Right port writes 0 <br> to semaphore | 1 | 0 | Right port obtains <br> semaphore |
| Right port writes 1 <br> to semaphore | 1 | 1 | No port accessing <br> semaphore |
| Left port writes 0 to <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Left port writes 1 to <br> semaphore | 1 | 1 | No port accessing <br> semaphore |

## Ordering Information

| Speed ( ns ) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7B138-15GC | G68 | Commercial |
|  | CY7B138-15JC | J81 |  |
|  | CY7B138-15LC | L81 |  |
| 25 | CY7B138-25GC | G68 | Commercial |
|  | CY7B138-25JC | J81 |  |
|  | CY7B138-25LC | L81 |  |
|  | CY7B138-25JI | J81 | Industrial |
|  | CY7B138-25GMB | G68 | Military |
|  | CY7B138-25LMB | L81 |  |
| 35 | CY7B138-35GC | G68 | Commercial |
|  | CY7B138-35JC | J81 |  |
|  | CY7B138-35LC | L81 |  |
|  | CY7B138-35JI | J81 | Industrial |
|  | CY7B138-35GMB | G68 | Military |
|  | CY7B138-35LMB | L81 |  |


| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 15 | CY7B139-15GC | G68 | Commercial |
|  | CY7B139-15JC | J81 |  |
|  | CY7B139-15LC | L81 |  |
| 25 | CY7B139-25GC | G68 | Commercial |
|  | CY7B139-25JC | J81 |  |
|  | CY7B139-25LC | L81 |  |
|  | CY7B139-25J | J81 | Industrial |
|  | CY7B139-25GMB | G68 | Military |
|  | CY7B139-25LMB | L81 |  |
| 35 | CY7B139-35GC | G68 | Commercial |
|  | CY7B139-35JC | J81 |  |
|  | CY7B139-35LC | L81 |  |
|  | CY7B139-35JI | J81 | Industrial |
|  | CY7B139-35GMB | G68 | Military |
|  | CY7B139-35LMB | L81 |  |

SEMICONDUCTOR
MILITARY SPECIFICATIONS
Group A Subgroup Testing DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 3}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 4}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| toha | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| tooe | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| twc | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| tpwe | 7, 8, 9, 10, 11 |
| ${ }_{\text {tSD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |
| BUSY/INTERRUPT TIMING |  |
| $\mathrm{t}_{\text {bLA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BLC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHC }}$ | 7, 8, 9, 10, 11 |
| tPS | 7, 8, 9, 10, 11 |
| tins | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{INR}}$ | 7, 8, 9, 10, 11 |
| BUSY TIMING |  |
| $\mathrm{t}_{\mathrm{Wb}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {WH }}$ | 7, 8, 9, 10, 11 |
| tbDD | 7, 8, 9, 10, 11 |
| $t_{\text {dDD }}$ | 7, 8, 9, 10, 11 |
| twDD | 7, 8, 9, 10, 11 |

## Features

- 0.8-micron BiCMOS for high performance
- High-speed access
-15 ns (commercial)
- 25 ns (military)
- Automatic power-down
- Fully asynchronous operation
- Master /Slave select pin allows bus width expansion to $16 / 18$ bits or more
- Busy arbitration scheme provided
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Available in 68-pin LCC/PLCC/PGA
- TTL compatible


## Functional Description

The CY7B144 and CY7B145 are highspeed BiCMOS $8 \mathrm{~K} \times 8$ and 8 Kx 9 dual-port static RAMs. Various arbitration schemes are included on the CY7B144/5 to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7B144/5 can be utilized as a standalone 64-Kbit dual-port staticRAM or multiple devicescanbe combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing $16 / 18$-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/ multiprocessor designs, communications status buffering, and dual-port video/ graphics memory.

## 8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy

Each port has independent control pins: chip enable ( $\overline{\mathrm{CE}}$ ), read or write enable $(\mathrm{R} / \overline{\mathrm{W}})$, and output enable $(\overline{\mathrm{OE}})$. Two flags, $\overline{B U S Y}$ and $\overline{I N T}$, are provided on each port. $\overline{\text { BUSY }}$ signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of mail box or message center. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-downfeature is controlledindependently on each port by a chip enable ( $\overline{\mathrm{CE}}$ ) pin or $\overline{S E M}$ pin.
The CY7B144 and CY7B145 are available in 68 -pin LCCs, PLCCs, and PGAs.


Notes:

1. $\overline{B U S Y}$ is an output in master mode and an input in slave mode.
2. Master: push-pull output and requires no pull-up resistor.

CY7B144

## Pin Configurations

68-Pin PGA
Top View

|  | $\begin{gathered} 119 \\ A_{5 L} \end{gathered}$ | $\begin{gathered} 118 \\ A_{4 L} \end{gathered}$ | $\begin{gathered} 116 \\ A_{2 L} \end{gathered}$ | $\begin{gathered} 114 \\ \mathrm{~A}_{0 \mathrm{~L}} \end{gathered}$ | $\begin{array}{\|c\|} \hline 112 \\ \hline \mathrm{BUSY}_{4} \\ \hline \end{array}$ | 110 $M / \bar{S}$ | $\frac{108}{\mathrm{NT}_{\mathrm{R}}}$ | $\begin{aligned} & 106 \\ & \mathrm{~A}_{1 \mathrm{R}} \end{aligned}$ | $\begin{gathered} 104 \\ A_{3 R} \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 121 \\ A_{7 L} \end{gathered}$ | $\begin{gathered} 120 \\ A_{6 L} \end{gathered}$ | $\begin{aligned} & 117 \\ & \mathrm{~A}_{3 L} \end{aligned}$ | $\begin{gathered} \hline 115 \\ \mathrm{~A}_{1 \mathrm{~L}} \end{gathered}$ | $\frac{113}{\operatorname{INT}_{\mathrm{L}}}$ | $\begin{array}{r} 111 \\ \text { GND } \end{array}$ | $\begin{array}{\|r\|} \hline 109 \\ \text { BUSY }_{P} \end{array}$ | $\begin{gathered} 107 \\ A_{O R} \end{gathered}$ | $\begin{gathered} 105 \\ A_{2 R} \end{gathered}$ | $\begin{gathered} 103 \\ A_{4 R} \end{gathered}$ | $\begin{gathered} 102 \\ A_{5 R} \end{gathered}$ |
| $\begin{gathered} 123 \\ \mathrm{~A}_{\mathrm{gL}} \end{gathered}$ | $122$ $A_{8 L}$ | 7B144/5 |  |  |  |  |  |  | $\begin{gathered} 100 \\ \mathrm{~A}_{7 \mathrm{R}} \end{gathered}$ | ${ }_{\mathrm{A}_{6 \mathrm{R}}^{101}}$ |
| $\begin{array}{r} 125 \\ \mathrm{~A}_{1+L} \end{array}$ | $\begin{array}{r} 124 \\ \mathrm{~A}_{10 \mathrm{~L}} \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{r} 98 \\ A_{9 R} \end{array}$ | ( $\begin{array}{r}99 \\ A_{88} \\ \hline\end{array}$ |
| $\begin{array}{r} 127 \\ v_{C C} \end{array}$ | $\begin{array}{r} 126 \\ A_{12 L} \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{r} 96 \\ \mathrm{~A}_{11 \mathrm{R}} \end{array}$ | $\begin{array}{r} 97 \\ \mathrm{~A}_{10 \mathrm{R}} \end{array}$ |
| $\begin{aligned} & 129 \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & 128 \\ & \mathrm{NC} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{array}{r} 94 \\ \text { GND } \end{array}$ | $\begin{array}{r} 95 \\ \mathrm{~A}_{12 \mathrm{R}} \end{array}$ |
| $\frac{131}{\operatorname{SEM}_{L}}$ | $\frac{130}{\mathrm{CE}_{\mathrm{L}}}$ |  |  |  |  |  |  |  | $\begin{aligned} & 92 \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & 93 \\ & \text { NC } \end{aligned}$ |
| $\frac{133}{\mathrm{OE}_{\mathrm{L}}}$ | $\begin{array}{r} 132 \\ \mathrm{R} / \bar{W}_{\mathrm{L}} \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{r}90 \\ \hline \mathrm{SEM}_{\mathrm{R}}\end{array}$ | $\begin{array}{r} 91 \\ \mathrm{CE}_{\mathrm{R}} \end{array}$ |
| $\begin{array}{r} 135 \\ 1 / \mathrm{O}_{0 \mathrm{~L}} \end{array}$ | $\begin{array}{r} 134 \\ \mathrm{NC} C^{[4]} \end{array}$ |  |  |  |  |  |  |  | $\dot{\sigma}_{\mathrm{F}}^{88}$ | $\begin{array}{r} 89 \\ \mathrm{~B} \cdot \overline{\bar{W}_{\mathrm{R}}} \end{array}$ |
| $\begin{array}{r} 136 \\ 1 / \mathrm{O}_{1 \mathrm{~L}} \end{array}$ | $\begin{array}{r} 69 \\ 1 / O_{21} \end{array}$ | $\begin{array}{r} 71 \\ 1 / O_{4 \mathrm{~L}} \end{array}$ | $\begin{array}{r} 73 \\ \text { GND } \end{array}$ | $\begin{array}{r} 75 \\ \mathrm{I} / \mathrm{O}_{7 \mathrm{~L}} \end{array}$ | $\begin{array}{r} 77 \\ \text { GND } \end{array}$ | $\begin{array}{r} 79 \\ 1 / O_{1 R} \end{array}$ | $\begin{array}{r} 81 \\ V_{c c} \end{array}$ | $\begin{array}{\|r} 83 \\ 1 / O_{4 R} \end{array}$ | $\begin{array}{\|r\|} 86 \\ 1 / O_{7 R} \end{array}$ | $\begin{array}{r} 87 \\ \mathrm{NC}[3] \end{array}$ |
|  | $\begin{array}{r} 70 \\ 1 / \mathrm{O}_{3 \mathrm{~L}} \end{array}$ | $\begin{array}{r} 72 \\ 1 / O_{5 L} \end{array}$ | $\begin{array}{\|r\|} 74 \\ 1 / O_{6 L} \end{array}$ | $\begin{array}{r} 76 \\ \mathrm{~V}_{\mathrm{CC}} \end{array}$ | $\begin{array}{r} 78 \\ \mathrm{~V} / \mathrm{O}_{\mathrm{OR}} \end{array}$ | $\begin{array}{r} 80 \\ \mathrm{~V} / \mathrm{O}_{2 \mathrm{R}} \end{array}$ | $\begin{array}{r} 82 \\ 1 / \mathrm{O}_{3 \mathrm{R}} \end{array}$ | $\begin{array}{r} 84 \\ 1 / \mathrm{O}_{5 \mathrm{R}} \end{array}$ | $\begin{array}{\|r} 85 \\ 1 / O_{6 R} \end{array}$ |  |

68-Pin LCC/PLCC
Top View
(

Notes:
3. $\mathrm{I} / \mathrm{O}_{8 \mathrm{R}}$ on the CY7B145.
4. $\mathrm{I} / \mathrm{O}_{8 \mathrm{~L}}$ on the CY7B145.

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}-7 \mathrm{~L}(8 \mathrm{~L})}$ | $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}-7 \mathrm{R}(8 \mathrm{R})}$ | Data bus Input/Output |
| $\mathrm{A}_{0 \mathrm{~L}-12 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}-12 \mathrm{R}}$ | Address Lines |
| $\overline{\overline{C E}}_{\text {L }}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | ChipEnable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{\text { SEM }}_{\text {L }}$ | $\overline{\mathrm{SEM}}_{\mathrm{R}}$ | SemaphoreEnable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The $\mathrm{I} / \mathrm{O}_{0}$ pin is used when writing to a semaphore. Semaphoresare requested by writing a 0 into the respective location. |
| ${\overline{\overline{\mathrm{INT}}} \mathrm{T}_{\mathrm{L}}}^{\text {l }}$ | $\overline{\overline{\mathrm{INT}}}_{\mathrm{R}}$ | InterruptFlag. $\overline{\mathrm{INT}}_{\mathrm{L}}$ is set when right port writes location 1 FFE and is cleared when left port reads location $1 \mathrm{FFE} . \overline{\mathrm{INT}}_{\mathrm{R}}$ is set when left port writes location 1FFF and is cleared when right port reads location 1FFF. |
| $\overline{\text { BUSY }}_{\text {L }}$ | $\overline{\overline{B U S Y}}_{\text {R }}$ | Busy Flag |
| M/ $\overline{\mathbf{S}}$ |  | Master or Slave Select |
| $\mathrm{V}_{\text {CC }}$ |  | Power |
| GND |  | Ground |

## Selection Guide

|  |  | $\begin{aligned} & \hline 7 \mathrm{~B} 144-15 \\ & \text { 7B145-15 } \end{aligned}$ | $\begin{aligned} & 7 \mathrm{BB} 144-25 \\ & \text { 7B145-25 } \end{aligned}$ | $\begin{aligned} & \hline \text { 7B144-35 } \\ & 7 \mathrm{~B} 145-35 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 15 | 25 | 35 |
| MaximumOperating Current (mA) | Commercial | 260 | 220 | 210 |
|  | Military |  | 280 | 250 |
| MaximumStandby Current for $\mathrm{I}_{\mathrm{SB} 1}(\mathrm{~mA})$ | Commercial | 90 | 75 | 70 |
|  | Military |  | 80 | 75 | SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines,
not tested.)
Storage Temperature .................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith

Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential......... -0.5 V to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage ${ }^{[5]} \ldots \ldots . . . . . . . . . . .$.
Output Current into Outputs (LOW)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $\quad>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[6]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[7]}$

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{~B} 144-15 \\ & \text { 7B145-15 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 7B144-25 } \\ & \text { 7B145-25 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 144-35 \\ & 7 \mathrm{~B} 145-35 \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | $2 . .4$ |  | $2 . .4$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 |  | 2.2 |  | 2.2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| IIX | Input LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | Outputs Disabled, GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | OperatingCurrent | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ \text { OutputsDisabled } \end{array}$ | Com'l |  | 260 |  | 220 |  | 210 | mA |
|  |  |  | Mil/Ind |  |  |  | 280 |  | 250 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current(Both Ports TTL Levels) | $\begin{aligned} & \mathrm{CE}_{\mathrm{L}} \text { and } \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}},[8] \end{aligned}$ | Com'l |  | 90 |  | 75 |  | 70 | mA |
|  |  |  | Mil/Ind |  |  |  | 80 |  | 75 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current(One Port TTL Level) | $\begin{aligned} & \mathrm{CE}_{\mathrm{L}} \text { or } \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[8]} \end{aligned}$ | Com'l |  | 160 |  | 140 |  | 130 | mA |
|  |  |  | Mil/Ind |  |  |  | 180 |  | 160 |  |
| ISB3 | Standby Current(BothPortsCMOSLevels) | $\begin{aligned} & \text { Both Ports } \\ & \mathrm{CE} \text { and } \overline{C E_{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}, \mathrm{f}=0[8] \end{aligned}$ | Com'l |  | 15 |  | 15 |  | 15 | mA |
|  |  |  | Mil/Ind |  |  |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB4 }}$ | $\begin{aligned} & \text { Standby Current } \\ & \text { (One Port CMOS Level) } \end{aligned}$ | $\begin{array}{\|l} \hline \text { One Port } \\ \overline{\mathrm{CE}}_{\mathrm{L}} \text { or } \overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}, \text { Active } \\ \text { Port Outputs, } \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[8]} \\ \hline \end{array}$ | Com'l |  | 140 |  | 120 |  | 110 | mA |
|  |  |  | Mil/Ind |  |  |  | 150 |  | 130 |  |

Capacitance ${ }^{[9]}$

| Parameters | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

Notes:
5. Pulse width $<20 \mathrm{~ns}$.
6. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
7. See the last page of this specification for Group A subgroup testing information.
8. $f_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}}=$ All inputs cycling at $\mathrm{f}=1 / \mathrm{t}_{\mathrm{RC}}$ (except output enable). $\mathrm{f}=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $\mathbf{I}_{\mathrm{SB} 3}$.
9. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

B144-5

(c) Three-State Delay (Load 3)

B144-6
ALL INPUT PULSES

Load (Load 2)
B144-7

Switching Characteristics Over the Operating Range ${ }^{[10,11]}$

| Parameters | Description | $\begin{aligned} & 7 \mathrm{BB} 144-15 \\ & 7 \mathrm{~B} 145-15 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B144-25 } \\ & \text { 7B145-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B144-35 } \\ & \text { 7B145-35 } \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid ${ }^{[12]}$ |  | 15 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold From AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid ${ }^{[12]}$ |  | 15 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid ${ }^{[12]}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[13]}$ | $\overline{\mathrm{OE}}$ Low to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}{ }^{[13]}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[13]}$ | $\overline{\text { CE }}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[13]}$ | $\overline{\overline{C E}}$ HIGH to High Z |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}}$ HIGH to Power-Down |  | 15 |  | 25 |  | 35 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 12 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold From Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | Write Pulse Width | 12 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold From Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}{ }^{[13]}$ | R/ $\overline{\mathrm{W}}$ LOW to High Z |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[13]}$ | R// $\overline{\mathrm{W}}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {WDD }}$ | Write Pulse to Data Delay | 30 |  |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {DDD }}$ | Write Data Valid to Read Data Valid | 25 |  |  | 30 |  | 35 | ns |

Switching Characteristics Over the Operating Range ${ }^{[10,11]}$ (continued)

| Parameters | Description | $\begin{aligned} & \hline \text { 7B144-15 } \\ & \text { 7B145-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B144-25 } \\ & 7 \mathrm{~B} 145-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B144-35 } \\ & \text { 7B145-35 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSYTIMING ${ }^{[14]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | BUSY LOW from Address Match |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BHA }}$ | $\overline{\text { BUSY }}$ HIGH from AddressMismatch |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BLC }}$ | $\overline{\text { BUSY }}$ LOW from $\overline{\text { CE }}$ LOW |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BHC }}$ | $\overline{\text { BUSY HIGH from } \overline{\text { CE }} \text { HIGH }}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PS }}$ | Port Set-Up for Priority |  | 5 |  | 5 |  | 5 | ns |
| $t_{\text {WB }}$ | $\overline{\text { WE LOW after } \overline{\text { BUSY }} \text { LOW }}$ |  | 0 |  | 0 |  | 0 | ns |
| $\mathrm{t}_{\text {WH }}$ | $\overline{\text { WE HIGH after BUSY HIGH }}$ |  | 13 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {BDD }}$ | $\overline{\text { BUSY }}$ HIGH to Data Valid |  | 15 |  | 25 |  | 35 | ns |
| INTERRUPTTIMING ${ }^{\text {[14] }}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INS }}$ | $\overline{\text { INT Set Time }}$ |  | 15 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {INR }}$ | $\overline{\text { INT }}$ Reset Time |  | 15 |  | 25 |  | 25 | ns |
| SEMAPHORETIMING |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 10 |  | 10 |  | 15 |  | ns |
| tswrd $^{\text {d }}$ | SEM Flag Write to Read Time | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM Flag Contention Window | 5 |  | 5 |  | 5 |  | ns |

Notes:
10. See the last page of this specification for Group A subgroup testing information.
11. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{IOI}_{\mathrm{O}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance.
12. AC test conditions use $\mathrm{V}_{\mathrm{OH}}=1.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}=1.4 \mathrm{~V}$.
13. Test conditions used are Load 3.
14. Test conditions used are Load 2.

## Switching Waveforms

Read Cycle No. ${ }^{[19,20]}$


Read Cycle No. 2 [17, 18, 19]


## Notes:

15. $\overline{\mathrm{BUSY}}=\mathrm{HIGH}$ for the writing port.
16. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=$ LOW .
17. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
18. $\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{L}, \overline{\mathrm{SEM}}=\mathrm{H}$ when accessing RAM$\cdot \overline{\mathrm{CE}}=\mathrm{H}, \overline{\mathrm{SEM}}=\mathrm{L}$ when accessingsemaphores.
19. $\mathrm{R} / \overline{\mathrm{W}}$ is HIGH for read cycle.
20. Device is continuously selected $\overline{\mathrm{CE}}=$ LOW and $\overline{\mathrm{OE}}=$ LOW. This waveform cannot be used for semaphore reads.

## Switching Waveforms (continued)

Write Cycle No. 1: $\overline{\mathbf{O E}}$ Three-State Data I/Os (Either Port) ${ }^{[21,22,24]}$


Write Cycle No. 2: R// $\overline{\mathbf{W}}$ Three-State Data I/Os (Either Port) ${ }^{[21,23,24]}$


B144-13

## Notes:

21. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ or SEM LOW and R//W LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
22. If $\overline{\mathrm{OE}}$ is LOW during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of tpWE or ( $t_{H Z W E}+t_{S D}$ ) to allow the I/O
drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{SD}}$. If $\overline{\mathrm{OE}}$ is HIGH during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified tpwe.
23. Data I/O pins enter high impedance when $\overline{\mathrm{OE}}$ is held LOW during write.
24. $\mathrm{R} / \overline{\mathrm{W}}$ must be HIGH during all address transitions.

## Switching Waveforms (continued)

Semaphore Read After Write Timing, Either Side ${ }^{[28]}$


Semaphore Contention ${ }^{[25, ~ 26, ~ 27] ~}$


## Notes:

25. $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}}=\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}}=\mathrm{LOW}$ (request semaphore); $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{HIGH}$
26. Semaphores are reset (available to both ports) at cycle start.
27. If tSPS is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.
28. $\overline{\mathrm{CE}}=$ HIGH for the duration of the above timing (both write and read cycle).

Switching Waveforms (continued)
Read with $\overline{\operatorname{BUSY}}(\mathbf{M} / \overline{\mathbf{S}}=\mathbf{H I G H})^{[16]}$


Write Timing with Busy Input (M/ $\overline{\mathbf{S}}=$ LOW)


## Switching Waveforms (continued)

Busy Timing Diagram No. 1 ( $\overline{\mathbf{C E}}$ Arbitration) ${ }^{[29]}$
$\overline{\mathbf{C E}}_{\mathbf{L}}$ Valid First:


## $\overline{\mathbf{C E}}_{\mathbf{R}}$ Valid First:



Busy Timing Diagram No. 2 (Address Arbitration) ${ }^{[29]}$
Left Address Valid First:

[^7]31. $\mathrm{t}_{\mathrm{INS}}$ or $\mathrm{t}_{\mathrm{INR}}$ depends on which enable pin $\left(\overline{\mathrm{CE}}_{\mathrm{L}}\right.$ or $\left.\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{L}}\right)$ is asserted last.


Switching Waveforms (continued)

## Interrupt Timing Diagrams



Right Side Sets $\overline{\mathrm{INT}}_{\mathbf{L}}$ :


## Architecture

The CY7B144/5 consists of a an array of 8 K words of $8 / 9$ bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{\mathrm{CE}}, \overline{\mathrm{OE}, \mathrm{R} / \overline{\mathrm{W}} \text { ). These control pins permit independent access for }}$ reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt ( $\overline{\mathrm{INT}}$ ) pins can be utilizedfor port-to-portcommunication. Two semaphore ( $\overline{\text { SEM }}$ ) control pins are used for allocating shared resources. With the M/S pin, the CY7B144/5 can function as a Master ( $\overline{\text { BUSY }}$ pins are outputs) or as a slave ( $\overline{\text { BUSY }}$ pins are inputs). The CY7B144/5 has an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## Functional Description

## Write Operation

Data must be set up for a duration of $t_{S D}$ before the rising edge of $\mathbf{R} / \overline{\mathbf{W}}$ in order to guarantee a valid write. A write operation is controlled by either the $\overline{\mathrm{OE}}$ pin (see Write Cycle No. 1 waveform) or the R/W pin (see Write Cycle No. 2 waveform). Data can be written to the device $\mathrm{t}_{\mathrm{HZOE}}$ after the $\overline{\mathrm{OE}}$ is deasserted or $\mathrm{t}_{\mathrm{HZWE}}$ after the falling edge of $\mathrm{R} / \mathrm{W}$. Required inputs for non-contention operations are summarized in Table 1.
If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output. Data will be valid on the port wishing to read the location $t_{D D D}$ after the data is presentedon the other port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ pins. Data will be available $t_{A C E}$ after $\overline{\mathrm{CE}}$ or $\mathrm{t}_{\mathrm{DOE}}$ after $\overline{\mathrm{OE}}$ are asserted. If the user of the CY7B144/5 wishes to access a semaphore flag, then the $\overline{\text { SEM }}$ pin must be asserted instead of the $\overline{\mathrm{CE}}$ pin.

## Interrupts

The interrupt flag ( $\overline{\mathrm{INT}}$ ) permits communications between ports. Whenthe left port writes to location 1FFF, the right port's interrupt flag ( $\overline{\mathrm{INT}}_{\mathrm{R}}$ ) is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag ( $\mathrm{INT}_{\mathrm{L}}$ ) is accomplished when the right port writes to location 1FFE. This flag is cleared when the left port reads location 1FFE. Themessage at 1 FFF or 1 FFE is user-defined. See Table 2 for input requirements for $\overline{\mathrm{INT}} . \overline{\mathrm{INT}}_{\mathrm{R}}$ and $\overline{\mathrm{INT}}_{\mathrm{L}}$ are push-pull outputs and do not require pull-up resistors to operate.

## Busy

The CY7B144/5 provides on-chip arbitration to alleviate simultaneousmemory location access (contention). If both ports' $\overline{\mathrm{CEs}}$ are asserted or an address match occurs within $t_{P S}$ of each other the Busy logic will determine which port has access. If $\mathrm{t}_{\mathrm{PS}}$ is violated, one port will definitely gain permission to the location, but it is not guaranteed which one. $\overline{B U S Y}$ will be asserted tBLA after an address match or t ${ }_{B L C}$ after $\overline{C E}$ is taken LOW. $\overline{B U S Y}_{L}$ and $\overline{B U S Y}_{R}$ in master mode are push-pull outputs and do not require pull-up resistorsto operate.

## Master/Slave

$\mathrm{AnM} / \overline{\mathrm{S}}$ pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the BUSY input has settled. Otherwise, the slave chip may begin a
write cycle during a contention situation. When presented a HIGH input, the $M / \bar{S}$ pin allows the device to be used as a master and therefore the $\overline{\mathrm{BUSY}}$ line is an output. $\overline{\mathrm{BUSY}}$ can then be used to send the arbitration outcome to a slave.

## Semaphore Operation

The CY7B144/5 provides eight semaphore latches which are separate from the dual-port memory locations. Semaphores are used to reserveresources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a 0 to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ must be deasserted for tsop before attempting to read the semaphore. The semaphore value will be available $t_{\text {SWRD }}+t_{\text {DOE }}$ after the rising edge of the semaphore write. If the left port was successful (reads a 0 ), it assumes control over the shared resource, otherwise (reads a 1) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a 1), the left sidewill succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a 1 is written to cancel its request.
Semaphores are accessed by asserting $\overline{\text { SEM }}$ LOW. The $\overline{\text { SEM }}$ pin functions as a chip enable for the semaphore latches ( $\overline{\mathrm{CE}}$ must remain HIGH during SEM LOW). $\mathrm{A}_{0-2}$ represents the semaphore address. $\overline{\mathrm{OE}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ are used in the same manner as a normal memory access. When writing or reading a semaphore, the other addresspins have no effect.
When writing to the semaphore, only $\mathrm{I} / \mathrm{O}_{0}$ is used. If a 0 is written to the left port of an unused semaphore, a 1 will appear at the same semaphoreaddress on the right port. That semaphore can now only be modified by the side showing 0 (the left port in this case). If the left port now relinquishes control by writing a 1 to the semaphore, the semaphore will be set to 1 for both sides. However, if the right port had requested the semaphore (written a 0 ) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3showssamplesemaphore operations.
When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $\mathrm{t}_{\text {SPS }}$ of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control thesemaphore.

Table 1. Non-Contending Read/Write

| Inputs |  |  |  | Outputs | Operation |
| :---: | :---: | :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C E}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { SEM }}$ | $\mathbf{I} / \mathbf{O}_{\mathbf{0} \mathbf{- 7}}$ |  |
| H | X | X | H | High Z | Power |
| H | H | L | L | Data Out | Read Data in <br> Semaphore |
| X | X | H | X | High Z | I/Olines Disabled |
| H | - | X | L | Data In | Write toSemaphore |
| L | H | L | H | Data Out | Read |
| L | L | X | H | Data In | Write |
| L | X | X | L |  | IllegalCondition |

Table 2. Interrupt Operation Example (assumes $\overline{\mathrm{BUSY}}_{\mathbf{L}}=\overline{\mathbf{B U S Y}}_{\mathbf{R}}=\mathbf{H I G H}$ )

|  | Left Port |  |  |  |  | Right Port |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | $\mathbf{R} / \overline{\overline{\mathbf{W}}}$ | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{A}_{\mathbf{0}-\mathbf{1 2}}$ | $\overline{\mathrm{INT}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{A}_{\mathbf{0}-\mathbf{1 2}}$ | $\overline{\mathrm{INT}}$ |
| Set Left $\overline{\overline{I N T}}$ | X | X | X | X | L | L | L | X | 1 FFE | X |
| Reset Left $\overline{\mathrm{INT}}$ | X | L | L | 1 FFE | H | X | L | L | X | X |
| Set Right $\overline{\mathrm{INT}}$ | L | L | X | 1 FFF | X | X | X | X | X | L |
| Reset Right $\overline{\mathrm{INT}}$ | X | X | X | X | X | X | L | L | 1 FFF | H |

Table 3. Semaphore Operation Example

| Function | I/O 0 <br> Left | I/O 0 <br> Right | Status |
| :--- | :---: | :---: | :--- |
| No action | 1 | 1 | Semaphorefree |
| Left port writes <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Right port writes 0 <br> tosemaphore | 0 | 1 | Right side is denied <br> access |
| Left port writes 1 to <br> semaphore | 1 | 0 | Right port is granted <br> access to semaphore |
| Left port writes 0 to <br> semaphore | 1 | 0 | No change. Left port <br> is denied access |
| Right port writes 1 <br> tosemaphore | 0 | 1 | Left port obtains <br> semaphore |
| Left port writes 1 to <br> semaphore | 1 | 1 | Noport accessing <br> semaphoreaddress |
| Right port writes 0 <br> tosemaphore | 1 | 0 | Right port obtains <br> semaphore |
| Right port writes 1 <br> tosemaphore | 1 | 1 | Noport accessing <br> semaphore |
| Left port writes 0 to <br> semaphore | 0 | 1 | Left port obtains <br> semaphore |
| Left port writes 1 to <br> semaphore | 1 | 1 | Noport accessing <br> semaphore |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7B144-15GC | G68 | Commercial |
|  | CY7B144-15JC | J81 |  |
|  | CY7B144-15LC | L81 |  |
| 25 | CY7B144-25GC | G68 | Commercial |
|  | CY7B144-25JC | J81 |  |
|  | CY7B144-25LC | L81 |  |
|  | CY7B144-25JI | J81 | Industrial |
|  | CY7B144-25GMB | G68 | Military |
|  | CY7B144-25LMB | L81 |  |
| 35 | CY7B144-35GC | G68 | Commercial |
|  | CY7B144-35JC | J81 |  |
|  | CY7B144-35LC | L81 |  |
|  | CY7B144-35JI | J81 | Industrial |
|  | CY7B144-35GMB | G68 | Military |
|  | CY7B144-35LMB | L81 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CY7B145-15GC | G68 | Commercial |
|  | CY7B145-15JC | J81 |  |
|  | CY7B145-15LC | L81 |  |
|  | CY7B145-25GC | G68 | Commercial |
|  | CY7B145-25JC | J81 |  |
|  | CY7B145-25LC | L81 |  |
|  | CY7B145-25JI | J81 |  |
|  | CY7B145-25GMB | G68 | Military |
|  | CY7B145-25LMB | L81 |  |
| Commercial |  |  |  |
|  | CY7B145-35GC | G68 |  |
|  | CY7B145-35JC | J81 |  |
|  | CY7B145-35LC | L81 |  |
|  | CY7B145-35JI | J81 | Industrial |
|  | CY7B145-35GMB | G68 | Military |
|  | CY7B145-35LMB | L81 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 3}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 4}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\text {RC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| toha | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| tooe | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $t_{\text {w }}$ | 7, 8, 9, 10, 11 |
| ${ }_{\text {t }}$ CE | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AW}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| tPWE | 7, 8, 9, 10, 11 |
| $t_{\text {SD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |
| BUSY/INTERRUPT TIMING |  |
| $t_{\text {BLA }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {BLC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {BHC }}$ | 7, 8, 9, 10, 11 |
| tPS | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {INS }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {INR }}$ | 7, 8, 9, 10, 11 |
| BUSY TIMING |  |
| $\mathrm{t}_{\text {WB }}$ | 7, 8, 9, 10, 11 |
| ${ }_{\text {twh }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {BDD }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {DDD }}$ | 7, 8, 9, 10, 11 |
| ${ }^{\text {twDD }}$ | 7, 8, 9, 10, 11 |

CYPRESS

## SEMICONDUCTOR

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}$
- Low active power
- 440 mW (commercial)
- 605 mW (military)
- Low standby power
$-55 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001 V electrostatic discharge


## Functional Description

The CY7C147 is a high-performance CMOS static RAMs organized as 4096 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}})$ and three-state drivers. The CY7C147 has an automatic power-down feature, reducing the power consumption by $80 \%$ when deselected.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CE}}$ ) andwrite enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pin(DI) is written into the memory loca-

## 4096 x 1 Static RAM

tion specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).
Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW while (WE) remains HIGH. Under these condintions, the contents of the locationspecified on the address pins will appear on the data output (DO) pin.
The output pin remains in a high-impedance state when chip enable is HIGH, or write enable ( $\overline{\mathrm{WE}})$ is LOW.


## Selection Guide



## 2

## Maximum Ratings

| (Abovewhich the useful life may be impaired. Foruserguidelines, not tested.) | Output Current into Outputs (LOW) ................ 20 mA |  |  |
| :---: | :---: | :---: | :---: |
|  | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015) |  |  |
| Storage Temperature $\ldots \ldots \ldots \ldots . .$. |  |  |  |
|  | Latch-UpCurrent ............................ $\quad>200 \mathrm{~mA}$ |  |  |
| Ambient Temperaturewith <br> Power Applied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Operating Range |  |  |
| Supply Voltage to Ground Potential <br> (Pin 18 to Pin 9) ............................ $\quad-0.5 \mathrm{~V}$ to +7.0 V |  |  |  |
|  | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| in High Z State . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC Input Voltage $. . . \ldots \ldots \ldots \ldots . . . . . .$. | Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during VCC power-up, otherwise ISB will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)


C147-5

Equivalent to:


Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameters | Description | 7C147-25 |  | 7C147-35 |  | 7C147-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\overline{C E}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 20 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE LOW }}$ to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 20 |  | 20 |  | 20 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| ${ }^{\text {t }}$ SCE | CE LOW to Write End | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tPWE | WE Pulse Width | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low $\mathrm{Z}^{[7]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 15 |  | 20 |  | 25 | ns |

## Notes:

6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{IOV}_{\mathrm{O}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $t_{H Z}$ is less than $t_{L Z}$ for all devices.
8. $t_{H Z C E}$ and $t_{H Z W E}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to intiate a write and either signal can teminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


Read Cycle No. $2{ }^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9]}$


## Notes:

10. WE is HIGH for read cycle.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,13]}$


Notes:
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Typical DC and AC Characteristics



SEMICONDUCTOR
Typical DC and AC Characteristics (continued)


Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C147-25PC | P3 | Commercial |
|  | CY7C147-25DC | D4 |  |
|  | CY7C147-25LC | L50 |  |
| 35 | CY7C147-35PC | P3 | Commercial |
|  | CY7C147-35DC | D4 |  |
|  | CY7C147-35LC | L50 |  |
|  | CY7C147-35DMB | D4 | Military |
|  | CY7C147-35KMB | K70 |  |
|  | CY7C147-35LMB | L50 |  |
| 45 | CY7C147-45PC | P3 | Commercial |
|  | CY7C147-45DC | D4 |  |
|  | CY7C147-45LC | L50 |  |
|  | CY7C147-45DMB | D4 | Military |
|  | CY7C147-45KMB | K70 |  |
|  | CY7C147-45LMB | L50 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

[^8]
## 1024 x 4 Static RAM

## Features

- Automatic power-down when deselected (7C148)
- CMOS for optimum speed/power
- 25-ns access time
- Low active power
- 440 mW (commercial)
-605 mW (military)
- Low standby power (7C148)
-82.5 mW ( $25-\mathrm{ns}$ version)
-55 mW (all others)
- 5-volt power supply $\pm \mathbf{1 0 \%}$ tolerance, both commercial and military
- TTL-compatible inputs and outputs


## Functional Description

The CY7C148 and CY7C149 arehigh-performance CMOS static RAMs organized as 1024 by 4 bits. Easy memory expansion is provided by an active LOW chip select ( $\overline{\mathrm{CS}}$ ) input and three-state outputs. The CY7C148 remains in a low-power mode as long as the device remains unselected; i.e., $(\overline{\mathrm{CS}})$ is HIGH , thus reducing the average power requirements of the device. The chip select $(\overline{\mathrm{CS}})$ of the CY7C149 does not affect the power dissipation of the device.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the I/O pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{3}\right)$ is written into the
memorylocations specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the location specified on the address pins will appear on the four data $\mathrm{I} / \mathrm{O}$ pins.
The I/O pins remain in a high-impedance state when chip select $(\overline{\mathrm{CS}})$ is HIGH or write enable ( $\overline{\mathrm{WE}})$ is LOW.

## Logic Block Diagram



## Pin Configurations



## Selection Guide

|  |  | 7C148-25 | 7C148-35 | $\mathbf{7 C 1 4 8 - 4 5}$ | 7C149-25 | 7C149-35 | 7C149-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 | 25 | 35 | 45 |  |
| MaximumOperating <br> Current(mA) | Commercial | 90 | 80 | 80 | 90 | 80 | 80 |
|  | Military |  | 110 | 110 |  | 110 | 110 |
|  | Commercial | 15 | 10 | 10 |  |  |  |
|  | Military |  | 10 | 10 |  |  |  |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 18 to Pin9) .......................... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . .$.


Output Current into Outputs (Low) .................. 20 mA
Static Discharge Voltage ............................. . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C148/9-25 |  | 7C148/9-35,45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output High Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Low Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  |  | 2.0 | 6.0 | 2.0 | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ OutputDisabled |  |  | -50 | 50 | -50 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | Max. $\mathrm{V}_{\mathrm{CC}}, \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}}$, Output Open |  | Com'l |  | 90 |  | 80 | mA |
|  |  |  |  | Mil |  |  |  | 110 |  |
| $\mathrm{I}_{\text {SB }}$ | AutomaticCS <br> Power-DownCurrent | $\text { Max. } \mathrm{V}_{\mathrm{CC}}, \mathrm{CS} \geq \mathrm{V}_{\mathrm{IH}}$ | 7C148 only | Com'l |  | 15 |  | 10 | mA |
|  |  |  |  | Mil |  |  |  | 10 |  |
| IPO | Peak Power-On Current ${ }^{[3]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \mathrm{CS} \geq \mathrm{V}_{\mathrm{IH}}$ | 7C148 only | Com'l |  | 15 |  | 10 | mA |
|  |  |  |  | Mil |  |  |  | 10 |  |
| IOS | Output Short CircuitCurrent ${ }^{[4]}$ | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | Com'l |  | $\pm 275$ |  | $\pm 275$ | mA |
|  |  |  |  | Mil |  |  |  | $\pm 350$ |  |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up. Otherwise current will exceed values given (CY7C148 only).
4. For test purposes, not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)


C148-5

Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0-\underbrace{167 \Omega}
$$

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description |  | $\begin{aligned} & \text { 7C148-25 } \\ & \text { 7C149-25 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 148-35 \\ & \text { 7C149-35 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 148-45 \\ & \text { 7C149-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Address Valid to Address Do Not Care Time (Read Cycle Time) |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Valid to Data Out Valid Delay (Address Access Time) |  |  | 25 |  | 35 |  | 45 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ACS}} \\ & \mathrm{t}_{\mathrm{ACS} 2} \end{aligned}$ | Chip Select LOW to Data Out Valid (7C148only) |  |  | $25^{[6]}$ |  | 35 |  | 45 | ns |
|  |  |  |  | $30^{[7]}$ |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select LOW to Data Out Valid (7C149 only) |  |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{LZ}}{ }^{[8]}$ | Chip Select LOW to Data Out On | 7C148 | 8 |  | 10 |  | 10 |  | ns |
|  |  | 7C149 | 5 |  | 5 |  | 5 |  |  |
| $\mathrm{t}_{\mathrm{HZ}}{ }^{\text {[8] }}$ | Chip Select HIGH to Data Out Off |  | 0 | 15 | 0 | 20 | 0 | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Address Unknown to Data Out Unknown Time |  | 0 |  | 0 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Select HIGH to Power-Down Delay | 7C148 |  | 20 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Select LOW to Power-UpDelay | 7C148 | 0 |  | 0 |  | 0 |  | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Address Valid to Address Do Not Care (Write Cycle Time) |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{WP}}{ }^{[9]}$ | Write Enable LOW to Write Enable HIGH |  | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Address Hold from Write End |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{WZ}}{ }^{[8]}$ | Write Enable to Output in High Z |  | 0 | 8 | 0 | 8 | 0 | 8 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data in Valid to Write Enable HIGH |  | 12 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Valid to Write Enable LOW |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CW}}{ }^{\text {[9] }}$ | Chip Select LOW to Write Enable HIGH |  | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {OW }}{ }^{\text {[8] }}$ | Write Enable HIGH to Output in Low Z |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write |  | 20 |  | 30 |  | 35 |  |  |

## Notes:

6. Chip deselected greater than 25 ns prior to selection.
7. Chip deselected less than 25 ns prior to selection.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for all devices. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in part (b) of AC Test Loads.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W} E L O W$. Both signals must be LOW to intiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

## Read Cycle No. $1^{[10,11]}$



Read Cycle No. $2{ }^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled)


Notes:
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
11. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled) ${ }^{[13]}$


Notes:
13. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Typical DC and AC Characteristics








## Typical DC and AC Characteristics



## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C148-25PC | P3 | Commercial |
|  | CY7C148-25DC | D4 |  |
|  | CY7C148-25LC | L50 |  |
| 35 | CY7C148-35PC | P3 | Commercial |
|  | CY7C148-35DC | D4 |  |
|  | CY7C148-35LC | L50 |  |
|  | CY7C148-35DMB | D4 | Military |
|  | CY7C148-35KMB | K70 |  |
|  | CY7C148-35LMB | L50 |  |
| 45 | CY7C148-45PC | P3 | Commercial |
|  | CY7C148-45DC | D4 |  |
|  | CY7C148-45LC | L50 |  |
|  | CY7C148-45DMB | D4 | Military |
|  | CY7C148~45KMB | K70 |  |
|  | CY7C148-45LMB | L50 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C149-25PC | P3 | Commercial |
|  | CY7C149-25DC | D4 |  |
|  | CY7C149-25LC | L50 |  |
| 35 | CY7C149-35PC | P3 | Commercial |
|  | CY7C149-35DC | D4 |  |
|  | CY7C149-35LC | L50 |  |
|  | CY7C149-35DMB | D4 | Military |
|  | CY7C149-35KMB | K70 |  |
|  | CY7C149-35LMB | L50 |  |
| 45 | CY7C149-45PC | P3 | Commercial |
|  | CY7C149-45DC | D4 |  |
|  | CY7C149-45LC | L50 |  |
|  | CY7C149-45DMB | D4 | Military |
|  | CY7C149-45KMB | K70 |  |
|  | CY7C149-45LMB | L50 |  |

MILITARY SPECIFICATIONS Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[14]}$ | $1,2,3$ |

Document \#: 38-00031-B

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[14]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}{ }^{[14]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}{ }^{[15]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| WRITECYCLE $^{\|c\|}$ |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WP}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |

## Notes:

14. 7C148 only.
15. 7C149 only.

## Features

- Memory reset function
- $1024 \times 4$ static RAM for control store in high-speed computers
- CMOS for optimum speed/power
- High speed
-10 ns (commercial)
-12 ns (military)
- Low power
- 495 mW (commercial)
-550 mW (military)
- Separate inputs and outputs
- 5-volt power supply $\pm 10 \%$ tolerance in both commercial and military
- Capable of withstanding greater than 2001V static discharge
- TTL-compatible inputs and outputs


## Functional Description

The CY7C150 is a high-performance CMOS static RAM designed for use in cache memory, high-speed graphics, and data-acquisition applications. The CY7C150 has a memory reset feature that allows the entire memory to be reset in two memorycycles.
Separate I/O paths eliminates the need to multiplex data in and data out, providing for simpler board layout and faster system performance.Outputs are tri-stated during write, reset, deselect, or when output enable $(\overline{\mathrm{OE}})$ is held HIGH, allowing for easy memoryexpansion.
Reset is initiated by selecting the device ( $\overline{\mathrm{CS}}=\mathrm{LOW}$ ) and taking the reset ( $\overline{\mathrm{RS}}$ ) input LOW. Within two memory cycles all bits are internally cleared to zero. Since chip select must be LOW for the device to be reset, a global reset signal can be em-
ployed, with only selected devices being cleared at any given time.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four data inputs $\left(D_{0}-D_{3}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remainsHIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins ( $\mathrm{O}_{0}$ through $\mathrm{O}_{3}$ ).
Theoutput pins remaininhigh-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) or output enable $(\overline{\mathrm{OE}})$ is HIGH , or write enable ( $\overline{\mathrm{WE}}$ ) or reset ( $(\overline{\mathrm{RS}})$ is LOW.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



## Pin Configurations



## Selection Guide

|  |  | 7C150-10 | 7C150-12 | 7C150-15 | 7C150-25 | 7C150-35 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) | Commercial | 10 | 12 | 15 | 25 | 35 |
|  | Military |  | 12 | 15 | 25 | 35 |
| Maximum Operating Current(mA) | Commercial | 90 | 90 | 90 | 90 | 90 |
|  | Military |  | 100 | 100 | 100 | 100 |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots . \ldots . . . .$.
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . . $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) .......................... . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State ........................... -0.5 V to +7.0 V
DC Input Voltage ......................... -3.0 V to +7.0 V
Output Current into Outputs (Low) .................. . 20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $\left.{ }^{\circ}\right]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 7C150 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., I | 4 mA | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., I |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  | $-3.0$ | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\text {I }} \leq$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Current (High Z) | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}}$ OutputDisabl |  | -50 | +50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}^{\text {d }}$ |  |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 90 | mA |
|  |  |  | Military |  | 100 | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms



THÉVENIN EQUIVALENT
OUTPUT $0 \longrightarrow 1.9 \mathrm{~V}$

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at a time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.
5. Test conditions assume signal transition times of 5 ns or less, timing referenece levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.


C150-5

Equivalent to:

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | 7C150-10 |  | 7C150-12 |  | 7C150-15 |  | 7C150-25 |  | 7C150-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READCYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 25 |  | 35 | ns |
| toha | OutputHold from AddressChange | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\overline{C S}}$ LOW to Data Valid |  | 8 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low ${ }^{[6]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 8 |  | 11 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE }}$ LOW to Data Valid |  | 6 |  | 8 |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\overline{O E}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[9,7]}$ |  | 6 |  | 8 |  | 9 |  | 20 |  | 25 | ns |

WRITE CYCLE ${ }^{[8]}$

| ${ }_{\text {twC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 25 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ SCS | $\overline{\text { CS LOW to Write End }}$ | 6 |  | 8 |  | 11 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 8 |  | 10 |  | 13 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 5 |  | 5 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 6 |  | 8 |  | 11 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 8 |  | 11 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 5 |  | 5 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[6]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| thzWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 8 |  | 12 |  | 20 |  | 25 | ns |

## RESETCYCLE

| $\mathrm{t}_{\text {RRC }}$ | Reset Cycle Time | 20 |  | 24 |  | 30 |  | 50 |  | 70 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {SAR }}$ | Address Valid to Beginning of <br> Reset | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SWER }}$ | Write Enable HIGH to Beginning <br> of Reset | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SCSR }}$ | Chip Select LOW to Beginning of <br> Reset | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PRS }}$ | Reset Pulse Width | 10 |  | 12 |  | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {HCSR }}$ | Chip Select Hold After End of <br> Reset | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HWER }}$ | Write Enable Hold After End of <br> Reset | 8 |  | 12 |  | 15 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {HAR }}$ | Address Hold After End of Reset | 10 |  | 12 |  | 15 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {LZRS }}$ | ResetHIGH to Output in LowZ[6] | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZRS }}$ | Reset LOW to Output in <br> High Z (6,7] |  | 6 |  | 8 |  | 12 |  | 20 |  | 25 | ns |

## Notes:

6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
7. $\mathrm{t}_{\mathrm{HZCS}}, \mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZR}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be reference to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


Read Cycle No. $2^{[10,11]}$


C150-7

## Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8]}$



## Notes:

9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Address prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
11. Device is continuously selected, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[8, ~ 12]}$



## Notes:

12. If $\overline{\mathrm{CS}}$ goes HIGH with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a highimpedance state.
13. Reset cycle is defined by the overlap of $\overline{\mathrm{RS}}$ and $\overline{\mathrm{CS}}$ for the minimum reset pulse width.

CYPRESS
CY7C150
SEMICONDUCTOR

## Typical DC and AC Characteristics









TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


NORMALIZED ICC vs. CYCLE TIME


Truth Table

| Inputs |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{R S}}$ | Outputs | Mode |
| H | X | X | X | High Z | Not Selected |
| L | H | X | L | High Z | Reset |
| L | L | X | H | High Z | Write |
| L | H | L | H | $\mathrm{O}_{0}-\mathrm{O}_{3}$ | Read |
| L | X | H | H | High Z | OutputDisable |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 10 | CY7C150-10PC | P13A | Commercial |
|  | CY7C150-10DC | D14 |  |
|  | CY7C150-10LC | L54 |  |
|  | CY7C150-10SC | S13 |  |
| 12 | CY7C150-12PC | P13A | Commercial |
|  | CY7C150-12DC | D14 |  |
|  | CY7C150-12LC | L54 |  |
|  | CY7C150-12SC | S13 |  |
|  | CY7C150-12DMB | D14 | Military |
|  | CY7C150-12LMB | L54 |  |
| 15 | CY7C150-15PC | P13A | Commercial |
|  | CY7C150-15DC | D14 |  |
|  | CY7C150-15LC | L54 |  |
|  | CY7C150-15SC | S13 |  |
|  | CY7C150-15DMB | D14 | Military |
|  | CY7C150-15LMB | L54 |  |


| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 25 | CY7C150-25PC | P13A | Commercial |
|  | CY7C150-25DC | D14 |  |
|  | CY7C150-25LC | L54 |  |
|  | CY7C150-25SC | S13 |  |
|  | CY7C150-25DMB | D14 | Military |
|  | CY7C150-25LMB | L54 |  |
| 35 | CY7C150-35PC | P13A | Commercial |
|  | CY7C150-35DC | D14 |  |
|  | CY7C150-35LC | L54 |  |
|  | CY7C150-35SC | S13 |  |
|  | CY7C150-35DMB | D14 | Military |
|  | CY7C150-35LMB | L54 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\text {RC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| toha | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACS }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCS }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| tPWE | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |
| RESETCYCLE |  |
| $\mathrm{t}_{\text {RRC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SAR }}$ | 7, 8, 9, 10, 11 |
| tsWER | 7, 8, 9, 10, 11 |
| tSCSR | 7, 8, 9, 10, 11 |
| tpRS | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {HCSR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {HWER }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {HAR }}$ | 7, 8, 9, 10, 11 |

Document \#: 38-00028-B

## Expandable 65,536 x 4 Static R/W RAM

## Features

- High speed
$-12 \mathrm{~ns}_{\mathrm{taA}}$
- Easy memory expansion with: $\overline{\mathbf{C E}}_{1}$, $\mathrm{CE}_{2}, \mathrm{CE}_{3}$ (7B154 only), $\mathrm{CE}_{4}, \mathrm{CE}_{5}$ (7B153 only), and $\overline{\mathrm{OE}}$
- BiCMOS for optimum speed/power
- Low active power
- 743 mW
- Low standby power
- 275 mW
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7B153 and CY7B154 are high-performance BiCMOS static RAMsorganized as 65,536 words by 4 bits. Easy memory expansion is provided by an active LOW output enable $(\overline{\mathrm{OE}})$ and four chip enables for each part: $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}, \overline{\mathrm{CE}}_{3}$ (CY7B154 only), $\mathrm{CE}_{4}$, and $\mathrm{CE}_{5}$ (CY7B153 only). The active HIGH and active LOW chip enables provide on-chip address decoding, eliminating the need for external decoder logic. Both deviceshave an automatic power-down feature, reducing the power consumption by more than $70 \%$ when deselected.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When $\overline{\mathrm{CE}}_{1,2,3}$ and $\overline{\mathrm{WE}}$ inputs are both LOW and $\mathrm{CE}_{4,5}$ are $\mathrm{HIGH}_{\text {, data }}$ on the four data input/output pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$
through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Readingthe device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}_{1,2,3}$ ) and output enable ( $\overline{\mathrm{OE}})$ LOW, while write enable ( $\overline{\mathrm{WE}}$ ) and chip enable ( $\mathrm{CE}_{4,5}$ ) are HIGH . Under these conditions, the contents of the locationspecified on the address pins is present on the four data input/output pins.
The four input output pins are in a high-impedance state when the device is deselected (any of: $\overline{\mathrm{CE}}_{12,3} \mathrm{HIGH}$ or $\mathrm{CE}_{4,5} \mathrm{LOW}$ ), the outputs are disabled ( $\overline{\mathrm{OE}} \mathrm{HIGH}$ ), or during awrite operation ( $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}_{1,2,3} \mathrm{LOW}$ and $\mathrm{CE}_{4,5} \mathrm{HIGH}$ ).
The CY7B153 and CY7B154 are available in leadless chip carriers and space-saving 300-mil-wideDIPs and SOJs.


Selection Guide

|  |  | $\begin{aligned} & 7 \mathrm{~B} 153-12 \\ & 7 \mathrm{~B} 154-12 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~B} 153-15 \\ & 7 \mathrm{~B} 154-15 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{BB} 153-20 \\ & \text { 7B154-20 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | 15 | 20 |
| MaximumOperating Current (mA) | Commercial | 135 | 135 | 135 |
|  | Military |  | 145 | 145 |
| $\begin{aligned} & \text { MaximumStandby } \\ & \text { Current }(\mathrm{mA}) \end{aligned}$ | Commercial | 50 | 50 | 50 |
|  | Military |  | 60 | 60 |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots . \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to $\mathrm{GND}^{[1]} .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[1]}$. $\qquad$ -0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$
-0.5 V to +7.0 V
Current into Outputs (LOW)
20 mA

Static Discharge Voltage ............................. $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature${ }^{[2]}$ |
| :--- | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}}$.

Electrical Characteristics ${ }^{[3]}$ Over the Operating Range

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{~B} 153-12 \\ & 7 \mathrm{~B} 154-12 \end{aligned}$ |  | $\begin{aligned} & \text { 7B153-15,20 } \\ & \text { 7B154-15,20 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{CC}} \mathrm{Mm.}$, |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, OutputDisabled |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 135 |  | 135 | mA |
|  |  |  | Mil |  |  |  | 145 |  |
| $\mathrm{I}_{\text {SB1 }}$ | AutomaticCE Power-DownCurrent -TTL Inputs | $\begin{aligned} & \text { Max. }^{V_{C C}, C E_{1,2,3} \geq V_{I H}} \\ & \mathrm{CE}_{4,5} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ | Com'l |  | 50 |  | 50 | mA |
|  |  |  | Mil |  |  |  | 60 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-DownCurrent - CMOSInputs | Max. $\mathrm{V}_{\mathrm{CC}}, \mathrm{CE}_{1,2,3} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$, $\mathrm{CE}_{4,5} \leq 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}, \mathrm{f}=0$ | Com'l |  | 30 |  | 30 | mA |
|  |  |  | Mil |  |  |  | 40 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 10 |
|  |  | pF |  |  |

## Notes:

1. $\quad \mathrm{V}_{\mathrm{IL}(\min .)}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Switching Characteristics ${ }^{[3,6]}$ Over the Operating Range

| Parameters | Description | $\begin{aligned} & \hline \text { 7B153-12 } \\ & \text { 7B154-12 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B153-15 } \\ & \text { 7B154-15 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{7B153-20} \\ & \text { 7B153-20 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| toha | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1,2,3}$ LOW and $\mathrm{CE}_{4,5}$ HIGH to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 7 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}_{1,2,3}$ LOW and $\mathrm{CE}_{4,5}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}_{1,2,3}$, HIGH or $\mathrm{CE}_{4,5}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1,2,3} \mathrm{LOW}$ and $\mathrm{CE}_{4,5} \mathrm{HIGH}$ to Power-Up |  | 0 |  | 0 |  | 0 | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1,2,3}$, HIGH or $\mathrm{CE}_{4,5}$ LOW to Power-Down |  | 12 |  | 15 |  | 20 | ns |

WRITE CYCLE ${ }^{[9,10]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}_{1,2,3}$ LOW and CE 4,5 HIGH to Write End | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } Z^{[7]}}$ | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High } \mathrm{Z}^{[7,8]}}$ |  | 7 |  | 7 |  | 10 | ns |

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $20-\mathrm{pF}$ load capacitance.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than ${ }^{t_{\text {LZCE }}}, \mathrm{t}_{\text {HZOE }}$ is less than $\mathrm{t}_{\text {LZOE }}$, and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1,2,3}$ LOW, $\mathrm{CE}_{4,5} \mathrm{HIGH}$, and $\overline{\mathrm{WE}}$ LOW. All signals must be appropriately set to initiate a write and any of these signals can terminate a write. The input data set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}} \mathrm{LOW})$ is the sum of $\mathrm{t}_{\mathrm{HZWE}}$ and $\mathrm{t}_{\text {SD }}$.

## Switching Waveforms

Read Cycle No. $1^{[11,12]}$


Read Cycle No. $2\left(\overline{\mathrm{OE}}\right.$ Controlled) ${ }^{[12,13]}$


Write Cycle No. $1\left(\overline{\mathbf{C E}}_{1}, \overline{\mathbf{C E}}_{2}, \overline{\mathbf{C E}}_{3}, \mathrm{CE}_{4}\right.$, or $\mathrm{CE}_{5}$ Controlled) ${ }^{[14,15]}$


## Notes:

11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1,2,3}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE}_{4,5}=\mathrm{V}_{\mathrm{IH}}$.
12. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1,2,3}$ transition LOW and $\mathrm{CE}_{4,5}$ transition HIGH.
14. Data $\mathrm{I} / \mathrm{O}$ is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
15. If any of $\overline{\mathrm{CE}}_{1,2,3}$ go HIGH or $\mathrm{CE}_{4,5}$ goes LOW simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[14,15]}$


Write Cycle No. 3 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[10,15]}$


|  | \% | RESS |  | ADVANCED INFORMATION |  |  |  | $\begin{aligned} & \text { CY7B153 } \\ & \text { CY7B154 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY7B153 Truth Table |  |  |  |  |  |  |  |  |
| $\overline{\mathbf{C E}}_{1}$ | $\overline{\mathbf{C E}}_{2}$ | $\mathrm{CE}_{4}$ | $\mathrm{CE}_{5}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{3}$ | Mode | Power |
| H | X | X | X | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | H | X | X | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | X | L | X | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | X | X | L | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | L | H | H | L | H | Data Out | Read | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | H | H | X | L | Data In | Write | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | H | H | H | H | High Z | Selected | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

CY7B154 Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\overline{\mathbf{C E}}_{\mathbf{2}}$ | $\overline{\mathbf{C E}}_{\mathbf{3}}$ | $\mathbf{C E}_{\mathbf{4}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{I} / \mathbf{O}_{\mathbf{0}}-\mathbf{I} / \mathbf{O}_{\mathbf{3}}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | X | X | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| X | H | X | X | X | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| X | X | H | X | X | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| X | X | X | L | X | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | L | L | H | L | H | Data Out | Read | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | L | H | X | L | Data In | Write | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | L | H | H | H | High Z | Selected | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7B153-12PC | P21 | Commercial |
|  | CY7B153-12DC | D22 |  |
|  | CY7B153-12LC | L55 |  |
|  | CY7B153-12VC | V21 |  |
| 15 | CY7B153-15PC | P21 | Commercial |
|  | CY7B153-15DC | D22 |  |
|  | CY7B153-15LC | L55 |  |
|  | CY7B153-15VC | V21 |  |
|  | CY7B153-15DMB | D22 | Military |
|  | CY7B153-15LMB | L55 |  |
| 20 | CY7B153-20PC | P21 | Commercial |
|  | CY7B153-20DC | D22 |  |
|  | CY7B153-20LC | L55 |  |
|  | CY7B153-20VC | V21 |  |
|  | CY7B153-20DMB | D22 | Military |
|  | CY7B153-20LMB | L55 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7B154-12PC | P21 | Commercial |
|  | CY7B154-12DC | D22 |  |
|  | CY7B154-12LC | L55 |  |
|  | CY7B154-12VC | V21 |  |
| 15 | CY7B154-15PC | P21 | Commercial |
|  | CY7B154-15DC | D22 |  |
|  | CY7B154-15LC | L55 |  |
|  | CY7B154-15VC | V21 |  |
|  | CY7B154-15DMB | D22 | Military |
|  | CY7B154-15LMB | L55 |  |
| 20 | CY7B154-20PC | P21 | Commercial |
|  | CY7B154-20DC | D22 |  |
|  | CY7B154-20LC | L55 |  |
|  | CY7B154-20VC | V21 |  |
|  | CY7B154-20DMB | D22 | Military |
|  | CY7B154-20LMB | L55 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\text {RC }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SCE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
|  |  |

Document \#: 38-00151

## Functional Description

The CY7C157A cache storage unit is a high-performance CMOS static RAM organized as $16,384 \times 16$ bits. It is optimized for use as a high-speed cache memory device with RISC processors such as the CY7C600 SPARC® family of devices. The CY7C157A employs common I/O architecture, a self-timed byte write mechanism, and on-chip address update latches.
Reading the device is accomplished by taking WE HIGH and OE LOW. On the rising edge of CLOCK, addresses $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ are loaded into the input reg-

## 16,384 x 16 Static R/W Cache Storage Unit

## Features

- Optimized for use with RISC processors, including SPARC®
- Address and $\overline{\mathbf{W E}}$ registers
- CMOS for optimum speed/power
- High speed $-18 \mathrm{~ns}$
- Data-in and Data-out latches
- Self-timed write
- Common I/O
- TTL-compatible inputs and outputs
isters. A memory access occurs, and data is held after a read cycle beyond the next rising edge of CLOCK in order to meet the hold-time requirements of the microprocessor.
To write the device correctly, $\overline{\mathrm{OE}}$ must be taken HIGH. If the falling edge of CLOCK samples either or both of $\overline{W E}_{0}$ or $\mathrm{WE}_{1}$ LOW, a self-timed byte write mechanism is triggered. Data is written from the data-in latch into the memory array at the corresponding address.
Note that the $\overline{O E}$ signal must be HIGH for a proper write because the $\mathrm{WE}_{0}$ and $\mathrm{WE}_{1}$ signals do not three-state the outputs.


SPARC is a registered trademark of SPARC International, Inc.

## Pin Timing Cross Reference

| Pin Name | Timing <br> Reference | Description |
| :--- | :---: | :--- |
| Clock | C | Clock Inputs |
| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | A | AddressInputs |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ (Input) | D | Data Inputs |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ (Output) | Q | Data Outputs |
| $\overline{\mathrm{WE}}_{0}, \overline{\mathrm{WE}}_{1}, \overline{\mathrm{WE}}_{\mathrm{X}}$ | W | Write Enable |
| $\overline{\mathrm{OE}}$ | G | Output Enable |

Pin Diagram


## Selection Guide

|  |  | 7C157A-18 | 7C157A-20 | 7C157A-24 | 7C157A-33 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Clock to Output (ns) | Commercial | 18 | 20 | 24 | 33 |
|  | Military |  |  | 24 | 33 |
| Maximum Output Enable to Output <br> Time (ns) | Commercial | 7 | 8 | 10 | 15 |
|  | Military |  |  | 10 | 15 |
| Maximum Current(mA) | Commercial | 350 | 325 | 300 | 250 |
|  | Military |  |  | 325 | 275 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruser guidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V

Output Current into Outputs (LOW)
................ 50 mA

## Notes:

1. $\mathrm{V}_{\text {IL }}(\min )=.-3.0 \mathrm{~V}$ for pulse durations of less than $20 \mathrm{~ns} . \quad$ 2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature

Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | 7C157A-18 |  | 7C157A-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Com'l |  | 350 |  | 325 | mA |
|  |  |  | Mil |  |  |  |  |  |


| Parameters | Description | Test Conditions |  | 7C157A-24 |  | 7C157A-33 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~m}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Com'l |  | 300 |  | 250 | mA |
|  |  |  | Mil |  | 325 |  | 275 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| CouT | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |  |

## Notes:

3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at a time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


$481 \Omega$

(a)
(b) $\quad \mathrm{C} 157-3$
C157-4

Equivalent to: THEVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameters | Description | 7C157A-18 |  | 7C157A-20 |  | 7C157A-24 |  | 7C157A-33 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READCYCLE ${ }^{[7,8]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CHCH}}$ | Clock Cycle Time | 22 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH Time | 10 |  | 11 |  | 13 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW Time | 10 |  | 11 |  | 13 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{CHOV}}$ | Clock HIGH to Output Valid |  | 18 |  | 20 |  | 24 |  | 33 | ns |
| $\mathrm{t}_{\text {CHOX }}$ | Output Data Hold | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WHCH }}$ | $\overline{\text { WE }}_{\text {x }}$ HIGH to Next Clock HIGH | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {GLQV }}$ | $\overline{\text { OE }}$ LOW to Output Valid |  | 7 |  | 8 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {GHOZ }}$ | $\overline{\text { OE HIGH to Output Tristate }{ }^{[9]}}$ |  | 7 |  | 8 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {GHCH }}$ | $\overline{\text { OE HIGH to Next Clock HIGH }}$ | 7 |  | 7 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{AVCH}}$ | AddressSet-Up | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {CHAX }}$ | Address Hold | 5 |  | 6 |  | 6 |  | 6 |  | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {chench }}$ | Clock Cycle Time ${ }^{[11]}$ | 22 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {t }} \mathrm{CH}$ | Clock HIGH Time | 10 |  | 11 |  | 13 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW Time | 10 |  | 11 |  | 13 |  | 18 |  | ns |
| $\mathrm{t}_{\text {GHOZ }}$ | $\overline{\text { OE }}$ HIGH to Output Tristate ${ }^{[9]}$ |  | 7 |  | 8 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {GHCH }}$ | $\overline{\text { OE }}$ HIGH to Next Clock HIGH | 7 |  | 7 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\text {DVCL }}$ | Data in Set-Up to Clock | 5 |  | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {CLDX }}$ | Data in Hold from Clock | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {WLCL }}$ | $\overline{\mathrm{WE}}_{\mathrm{x}}$ LOW to Clock LOW ${ }^{[12,13]}$ | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {CLWH }}$ | Clock LOW to $\overline{\mathrm{WE}}_{\mathrm{x}} \mathrm{HIGH}{ }^{[12,13]}$ | 4 |  | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{AVCH}}$ | AddressSet-Up | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {CHAX }}$ | Address Hold | 5 |  | 6 |  | 6 |  | 6 |  | ns |

## Switching Waveforms



Write Cycle


## Notes:

6. Test conditions assume signal transition times of 5 ns or less, timimg referencelevels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $75-\mathrm{pF}$ load capacitance.
7. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
8. $\overline{\mathrm{OE}}$ is selected (LOW).
9. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{GHOZ}}$ is less than $\mathrm{t}_{\mathrm{GLOV}}$ for any given device.
10. $\overline{\mathrm{OE}}$ must be HIGH for data-in to propagate to latch.
11. $\mathrm{t}_{\mathrm{GHOZ}}$ is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
12. Self-timedwrite is triggered on falling edge of registered $\overline{\mathrm{WE}}_{0}$ or $\overline{\mathrm{WE}}_{1}$ signals.
13. $X=0$ or 1 for low byte and high byte, respectively.

Truth Table

| $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}_{\mathbf{0}}$ | $\overline{\mathbf{W E}}_{\mathbf{1}}$ | Operation | Inputs/Outputs |
| :---: | :---: | :---: | :--- | :--- |
| L | L | L | Invalid | Invalid |
| L | L | H | Invalid | Invalid |
| L | H | L | Invalid | Invalid |
| L | H | H | Read | Data Out $\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}\right)$ |
| H | L | L | Write | Data In $\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}\right)$ |
| H | L | H | Low Byte Write | Data In $\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}\right)$ |
| H | H | L | High Byte Write | Data In $\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}\right)$ |
| H | H | H | Disabled | High Z |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 18 | CY7C157A-18LC | L69 | Commercial |
|  | CY7C157A-18JC | J69 |  |
| 20 | CY7C157A-20LC | L69 | Commercial |
|  | CY7C157A-20JC | J69 |  |
| 24 | CY7C157A-24LC | L69 | Commercial |
|  | CY7C157A-24JC | J69 |  |
|  | CY7C157A-24LMB | L69 | Military |
|  | CY7C157A-24YMB | Y59 |  |
| 33 | CY7C157A-33LC | L69 | Commercial |
|  | CY7C157A-33JC | J69 |  |
|  | CY7C157A-33LMB | L69 | Military |
|  | CY7C157A-33YMB | Y59 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{CHCH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CHOV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{GHOZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CHOX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{GHOV}}$ | $7,8,9,10,11$ |
| WRITECYCLE |  |
| $\mathrm{t}_{\mathrm{CHCH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DVCL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AVCH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CHAX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CLDX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DVWL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WLDX}}$ | $7,8,9,10,11$ |

Document \#: 38-R-10007-C

## Features

- $64 \mathrm{~K} x 4$
- Separate I/O
- Fully registered
- Address
—Data in
-Data out
- CE, WE
- Asynchronous output enable
- Self-timed write
- Transparent write and write passthrough features
- $167-\mathrm{MHz}$ operation
- 2 ns set-up time
-6 ns cycle time
-5 ns clock to output
- 44-pin package
- PLCC, SOJ
- TTL-compatible inputs and outputs

Functional Description
The CY7B158 is a fully registered (pipelined) high-performance BiCMOS static

RAM organized to be 65,536 words by 4 bits. Memory expansion is easily accomplished using the active LOW chip enable (CE) input. An asynchronous output enable signal (OE) is provided to control the three-state data outputs. Pipelined RAMs are used in writable control store, DSP, data acquisition, and graphics applications where cycle time and throughput are the critical parameters. The CY7B158 can also be used in cache applications that utilize separate input and output buses.

## Read/Write Operation

The operation of these devices is completely synchronous with the exception of the $\overline{O E}$ signal. All data, address, and control signals are sampled on each LOW-toHIGH transition of the clock. When the $\overline{C E}$ is LOW during this transition, the device is selected for operation. The type of operation is determined by the state of the WE signal during the same transition. WE LOW causes a write operation while WE HIGH causes a read operation. The data input and data output as well as the address register are also loaded on each

LOW-to-HIGH transition of the clock. The outputs, however, are not enabled for the address loaded on the current cycle. The state of the outputs are controlled by the pipelined $\overline{C E}$ and $\overline{W E}$ data from the previous cycle and the state of the $\overline{\mathrm{OE}}$ signal. The data loaded into the output register is also from the previous cycle and is in phase with the output control information. This feature causes a single-cycle latency for the first read or write cycle, but allows a word of data to be read or written every 6 nanoseconds. The transparent write feature of the CY7B158 causes written data to pass through to the output register on the next cycle.

## Write-Through Operation

A third mode, called write-through, is possible when CE is HIGH and WE is LOW. It will pass the data from the input register to the output register without changing the memory array. The data can then be accessed from the outputs if $\overline{O E}$ is LOW. This feature provides an easy-to-use buffer between the input data bus and the output data bus.

## Logic Block Diagram



[^9]
## Self-Timed Pipelined Static RAM

## Features

- 32K x 8
- Separate I/O
- Fully registered
-Address
-Data in
-Data out
-CE, WE
- Asynchronous output enable
- Self-timed write
- Transparent Write and write passthrough features
- $167-\mathrm{MHz}$ operation
-2 ns set-up time
-6 ns cycle time
-5 ns clock to output
- 44-pin package
- PLCC, SOJ
- TTL-compatible inputs and outputs


## Functional Description

The CY7B159 is a fully registered (pipelined) high-performance BiCMOS static

RAM organized to be 32,768 words by 8 bits. Memory expansion is easily accomplished using the active LOW chip enable (CE) input. An asynchronous output enable signal (OE) is provided to control the three-state data outputs. Pipelined RAMs are used in writable control store, DSP, data acquisition, and graphics applications where cycle time and throughput are the critical parameters. The CY7B159 can also be used in cache applications that utilize separate input and output buses.

## Read/Write Operation

The operation of these devices is completely synchronous with the exception of the $\overline{O E}$ signal. All data, address, and control signals are sampled on each LOW-toHIGH transition of the clock. When the CE is LOW during this transition, the device is selected for operation. The type of operation is determined by the state of the WE signal during the same transition. WE LOW causes a write operation while WE HIGH causes a read operation. The data input and data output as well as the address register are also loaded on each

LOW-to-HIGH transition of the clock. The outputs, however, are not enabled for the address loaded on the current cycle. The state of the outputs are controlled by the pipelined $\overline{C E}$ and $\overline{W E}$ data from the previous cycle and the state of the $\overline{\mathrm{OE}}$ signal. The data loaded into the output register is also from the previous cycle and is in phase with the output control information. This feature causes a single-cycle latency for the first read or write cycle, but allows a word of data to be read or written every 6 nanoseconds. The transparent write feature of the CY7B159 causes written data to pass through to the output register on the next cycle.

## Write-Through Operation

A third mode, called write-through, is possible when CE is HIGH and WE is LOW. It will pass the data from the input register to the output register without changing the memory array. The data can then be accessed from the outputs if $\overline{O E}$ is LOW. This feature provides an easy-to-use buffer between the input data bus and the output data bus.


Document \#: 38-00192

## 16,384 x 4 Static RAM Separate I/O

## Features

- Ultra high speed
$-8 \mathrm{~ns}_{\mathrm{AA}}$
- Low active power
- 700 mW
- Low standby power
- 250 mW
- Transparent write (7B161)
- BiCMOS for optimum speed/power
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.


## Functional Description

The CY7B161 and CY7B162 are highperformance BiCMOS static RAMs organized as 16,384 by 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enables ( $\mathrm{CE}_{1}, \mathrm{CE}_{2}$ ) and three-state drivers. They have a CE powerdown feature, reducing the power consumption by $67 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\mathrm{CE}_{1}, \overline{\mathrm{CE}}_{2}$ ) and write enable ( $\overline{\mathrm{WE}})$ inputs are all LOW. Data on the four input pins ( $I_{0}$ through $I_{3}$ ) is written
into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking the chip enables ( $\left.\overline{C E}_{1}, \overline{C E}_{2}\right)$ and $\overline{\mathrm{OE}}$ LOW, while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four data output pins ( $\mathrm{O}_{0}$ through $\mathrm{O}_{3}$ ).
The outputpins remain in high-impedance state when write enable (WE) is LOW (7B162 only), or one of the chip enables $\left(\mathrm{CE}_{1}, \mathrm{CE}_{2}\right)$ is HIGH , or $\overline{\mathrm{OE}}$ is HIGH.


## Selection Guide

|  |  | $\begin{aligned} & \hline 7 B 161-8 \\ & 7 \mathrm{B162-8} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{~B} 161-10 \\ & \text { 7B162-10 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { 7B161-12 } \\ & 7 \mathrm{~B} 162-12 \end{aligned}$ | $\begin{aligned} & \hline \text { 7B161-15 } \\ & \text { 7B162-15 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 8 | 10 | 12 | 15 |
| Maximum Operating | Commercial | 140 | 130 | 120 |  |
| Current (mA) | Military |  | 14. | 140 | 135 |
| Maximum Standby | Commercial | 50 | 40 | 40 |  |
| Cur | Military |  | 60 | 55 | 50 |

[^10]CYPRESS
SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to abso-
lutemaximum rated conditionsfor extended periodsmayaffect device reliability. For user guidelines, not tested.)


Output Current into Outputs (Low) .................. 20 mA
Latch-UpCurrent . .................................. $>200 \mathrm{~mA}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883, Method 3015)
Operating Range

| Range | Ambient | $\mathbf{V}_{\mathbf{C C}}$ |  |
| :--- | :---: | :---: | :---: |
|  | Temperature | $\mathbf{- 8}$ | $\mathbf{- 1 0 , - 1 2}$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |  |

Electrical Characteristics Over the Operating Rangee ${ }^{[3]}$


Shaded area contains preliminary information.

| Parameters | Description | Test Conditions |  |  | $\begin{aligned} & \hline 7 \mathrm{~B} 161-12 \\ & 7 \mathrm{~B} 162-12 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B161-15 } \\ & \text { 7B162-15 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min. | $\mathrm{I}_{\mathrm{OH}}=$ | Com'l | 2.4 |  | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=$ | Mil | 2.4 |  | 2.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LoadCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \mathrm{f}=\mathrm{f}_{\max } . \end{aligned}$ |  | Com'l |  | 120 |  |  | mA |
|  |  |  |  | Mil |  | 140 |  | 135 |  |
| $\mathrm{I}_{\text {SB }}$ | AutomaticCE Power-DownCurrent | $\begin{aligned} & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | Com'1 |  | 40 |  |  | mA |
|  |  |  |  | Mil |  | 55 |  | 50 |  |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. ${ }^{[5]}$ | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 6 | pF |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}}(\mathrm{min})=.-3.0 \mathrm{~V}$ for pulse width $<20 \mathrm{~ns}$.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except CerDIP (D22), which has maximums of $\mathrm{C}_{\mathrm{IN}}=9.5 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{OUT}}=9 \mathrm{pF}$.

## AC Test Loads and Waveforms


(a)

(b)


B161-5

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT $0 \longrightarrow 1.73 \mathrm{~V}$
Switching Characteristics Over the Operating Range ${ }^{[3,6,7]}$

| Parameters | Description | $\begin{aligned} & \hline 7 \mathrm{~B} 161-8 \\ & 7 \mathrm{~B} 162-8 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B161-10 } \\ & \text { 7B162-10 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B161-12 } \\ & 7 \mathrm{~B} 162-12 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B161-15 } \\ & 7 \mathrm{~B} 162-15 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from AddressChange | 2.5 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 4.2 |  | 5 |  | 6 |  | 8 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 1.5 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}^{[9]}}$ |  | 4 |  | 5 |  | 6 |  | 7 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[8]}$ | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\overline{C E}}$ HIGH to High $\mathrm{Z}^{[8,9]}$ |  | 4 |  | 5 |  | 6 |  | 7 | ns |
| WRITE CYCLE ${ }^{\text {[10] }}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| ${ }^{\text {t }}$ SCE | $\overline{\text { CE }}$ LOW to Write End | 7 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 7 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\overline{W E}}$ Pulse Width | 6.5 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 4 |  | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low ${ }^{[8]}$ (7B162) | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High Z ${ }^{8,9]}$ (7B162) |  | 4 |  | 5 |  | 6 |  | 7 | ns |
| $t_{\text {AWE }}$ | $\overline{\text { WE LOW to Data Valid (7B161) }}$ |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid(7B161) |  | 8 |  | 10 |  | 12 |  | 15 | ns |

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$.
7. Both $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ are represented by CE in the Switching Characteristics and Waveforms section.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device. This parameter is guaranteed and not $100 \%$ tested.
9. $\mathrm{t}_{\mathrm{HZCE}}, \mathrm{t}_{\mathrm{HZOE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage. This parameter is guaranteed and not $100 \%$ tested.
10. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, CE 2 LOW, and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms ${ }^{[7]}$



Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


## Notes:

11. WE is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2} \leq \mathrm{V}_{\mathrm{IL}} . \overline{\mathrm{OE}} \leq \mathrm{V}_{\mathrm{IL}}$ also.

Switching Waveforms ${ }^{[7]}$ (continued)
Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[10,14]}$


## Note:

14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state (7B162 only).

7B161 Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\overline{\mathbf{C E}}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Outputs | Inputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :---: | :--- |
| H | X | X | X | High Z | X | Deselect/Power-Down |
| X | H | X | X | High Z | X | Deselect/Power-Down |
| L | L | H | L | Data Out | X | Read |
| L | L | L | L | Data In | Data In | Write |
| L | L | L | H | High Z | Data In | Write |
| L | L | H | H | High Z | X | Deselect |

## 7B162 Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\overline{\mathbf{C E}}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Outputs | Inputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :---: | :--- |
| H | X | X | X | High Z | X | Deselect/Power-Down |
| X | H | X | X | High Z | X | Deselect/Power-Down |
| L | L | H | L | Data Out | X | Read |
| L | L | L | X | High Z | Data In | Write |
| L | L | H | H | High Z | X | Deselect |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 8 | CY7B161-8DC | D22 | Commercial |
|  | CY7B161-8PC | P21 |  |
|  | CY7B161-8VC | V21 |  |
| 10 | CY7B161-10DC | D22 | Commercial |
|  | CY7B161-10PC | P21 |  |
|  | CY7B161-10VC | V21 |  |
|  | CY7B161-10DMB | D22 | Military |
|  | CY7B161-10LMB | L54 |  |
| 12 | CY7B161-12DC | D22 | Commercial |
|  | CY7B161-12PC | P21 |  |
|  | CY7B161-12VC | V21 |  |
|  | CY7B161-12DMB | D22 | Military |
|  | CY7B161-12LMB | L54 |  |
| 15 | CY7B161-15DMB | D22 | Military |
|  | CY7B161-15LMB | L54 |  |

Shaded area contains preliminary information.

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 8 | CY7B162-8DC | D22 | Commercial |
|  | CY7B162-8PC | P21 |  |
|  | CY7B162-8VC | V21 |  |
| 10 | CY7B162-10DC | D22 | Commercial |
|  | CY7B162-10PC | P21 |  |
|  | CY7B162-10VC | V21 |  |
|  | CY7B162-10DMB | D22 | Military |
|  | CY7B162-10LMB | L54 |  |
| 12 | CY7B162-12DC | D22 | Commercial |
|  | CY7B162-12PC | P21 |  |
|  | CY7B162-12VC | V21 |  |
|  | CY7B162-12DMB | D22 | Military |
|  | CY7B162-12LMB | L54 |  |
| 15 | CY7B162-15DMB | D22 | Military |
|  | CY7B162-15LMB | L54 |  |

Shaded area contains preliminary information.

## MILITARY SPECIFICATIONS Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Document \#: 38-A-00014-D

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}{ }^{[15]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}{ }^{[15]}$ | $7,8,9,10,11$ |

Note:
15. 7B161 only.

# 16,384 x 4 Static R/W RAM Separate I/O 

## Features

- Automatic power-down when deselected
- Transparent write (7C161)
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}_{\mathrm{tA}}$
- Low active power
- 633 mW
- Low standby power
$-220 \mathrm{~mW}$
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.
Functional Description
The CY7C161 and CY7C162 are highperformance CMOS static RAMs organized as 16,384 by 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enables ( $\mathrm{CE}_{1}, \mathrm{CE}_{2}$ ) and three-state drivers. They have an automatic power-down feature, reducingthe power consumption by $65 \%$ when deselected.
Writing to the device is accomplished when the chip enable $\left(\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}\right)$ and write enable (WE) inputs are both LOW. Data on the four input pins $\left(\mathrm{I}_{0}\right.$ through $\left.\mathrm{I}_{3}\right)$ is written



## Selection Guide ${ }^{[1]}$

|  | 7C161-10 | $\text { Ch } 161-12$ | $\begin{array}{\|l\|} \hline \text { 7C161-15 } \\ \text { 7C162-15 } \end{array}$ | $\begin{array}{\|l\|} \hline 7 \mathrm{C161-20} \\ \text { 7C162-20 } \end{array}$ | $\begin{aligned} & \text { 7C161-25 } \\ & 7 \mathrm{C} 162-25 \end{aligned}$ | $\begin{array}{\|l} \hline 7 \mathrm{C} 161-35 \\ 7 \mathrm{C} 162-35 \end{array}$ | $\begin{array}{\|l\|} \hline \text { 7C161-45 } \\ \text { 7C162-45 } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 10 | 12 | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 160 | 160 | 115 | 80 | 70 | 70 | 50 |
| Maximum Standby Current (mA) | 4020 | 40/20 | 40/20 | 40/20 | 20/20 | 20/20 | 20/20 |

[^11]Note:

1. For military specifications, see the CY7C161A/CY7C162A datasheet.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, nottested.)
Storage Temperature $\qquad$

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) .......................... $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage $. . \ldots \ldots \ldots \ldots \ldots . .$.

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{aligned} & 7 \mathrm{C} 161-10 \\ & 7 \mathrm{C162}-10 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 161-12 \\ & 7 \mathrm{C} 162-12 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C161-15 } \\ & \text { 7C162-15 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{2]}$ |  | -0.5 | 0.8 | -0.5 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | $\begin{aligned} & \text { Output Short } \\ & \text { CircuitCurrent }{ }^{[3]} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | $-350$ |  | $-350$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 160 |  | 160 |  | 115 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \overline{\mathrm{CE}_{1}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. } \text { Duty Cycle }=100 \% \end{aligned}$ |  | 40 |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

Shaded areas indicate advanced information.

SEMICONDUCTOR
Electrical Characteristics Over the Operating Range(continued)

| Parameters | Description | Test Conditions | $\begin{aligned} & \text { 7C161-20 } \\ & 7 \mathrm{C} 162-20 \end{aligned}$ |  | $\begin{aligned} & \text { 7C161-25,35 } \\ & 7 \mathrm{C} 162-25,35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C161-45 } \\ & \text { 7C162-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{gathered}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[2]}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short CircuitCurrent ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | $-350$ |  | - 350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 80 |  | 70 |  | 50 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} \\ & \overline{\mathrm{CE}_{1}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. } \text { Duty Cycle }=100 \% \end{aligned}$ |  | 40 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| COUT | OutputCapacitance |  | 10 | pF |

Notes:
2. $\mathrm{V}_{\mathrm{IL}} \mathrm{min} .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT
OUTPUT $0-1.73 \mathrm{~V}$

Switching Characteristics Over the Operating Range ${ }^{[5, ~ 6]}$

| Parameters | Description | $\begin{aligned} & 7 \mathrm{C} 161-10 \\ & 7 \mathrm{C} 162-10 \end{aligned}$ |  | $\begin{aligned} & \text { 7C161-12 } \\ & \text { 7C162-12 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C161-15 } \\ & 7 \mathrm{C} 162-15 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 161-20 \\ & 7 \mathrm{C} 162-20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 10 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW }}$ to Low Z | 0 |  | 0 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 5 |  | 7 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{C E}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 2 |  | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 5 |  | 7 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| WRITECYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| ${ }_{\text {t }}$ CEE | $\overline{\text { CE }}$ LOW to Write End | 8 |  | 8 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 8 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 8 |  | 8 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 5 |  | 6 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low }}{ }^{[7]}$ (7C162) | 2 |  | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[7,8]}$ (7C162) |  | 6 |  | 6 |  | 7 |  | 7 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WE LOW to Data Valid (7C161) }}$ |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid (7C161) |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DLE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |

Shaded areas indicate advanced information.

SEMICONDUCTOR

CY7C162
Switching Characteristics Over the Operating Range ${ }^{[5,6]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C161-25 } \\ & 7 \mathrm{C} 162-25 \end{aligned}$ |  | $\begin{aligned} & \text { 7C161-35 } \\ & \text { 7C162-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C161-45 } \\ & \text { 7C162-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\text { CE }} \mathrm{HIGH}$ to High $\mathrm{Z}^{[7,8]}$ |  | 10 |  | 15 |  | 15 | ns |
| $t_{\text {PU }}$ | $\overline{\overline{C E}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 20 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}}$ HIGH to Low ${ }^{[7]}$ (7C162) | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ (7C162) |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WE LOW to Data Valid (7C161) }}$ |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid (7C161) |  | 20 |  | 30 |  | 35 | ns |
| ${ }^{\text {t }}$ DLE | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |

Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. Both $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ are represented by $\overline{\mathrm{CE}}$ in the Switching Characteristics and Waveforms sections.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
8. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of ACTest Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\overline{\mathrm{CE}}_{2}$ LOW, and $\overline{\mathrm{WE}}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by goingHIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms ${ }^{[8]}$

Read Cycle No. $1{ }^{[10, ~ 11]}$


Read Cycle No. $2^{[10,12]}$


Write Cycle No. $1\left(\overline{\mathbf{W E}}\right.$ Controlled) ${ }^{[9]}$


Notes:
No. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}=\mathrm{V}_{\mathrm{IL}}$.

SEMICONDUCTOR
Switching Waveforms ${ }^{[8]}$ (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{\text {[9, 13] }}$


Note:
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state ( 7 C 162 only).

## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A5 | X3 | 1 |
| A6 | X4 | 2 |
| A7 | X5 | 3 |
| A8 | X6 | 4 |
| A9 | X7 | 5 |
| A10 | Y0 | 6 |
| A11 | Y1 | 7 |
| A12 | Y5 | 8 |
| A13 | Y4 | 9 |
| A0 | Y3 | 23 |
| A1 | Y2 | 24 |
| A2 | X0 | 25 |
| A3 | X1 | 26 |
| A4 | X2 | 27 |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7C161-10PC | P21 | Commercial |
|  | CY7C161-10VC | V21 |  |
|  | CY7C161-10DC | D22 |  |
|  | CY7C161-10LC | L54 |  |
| 12 | CY7C161-12PC | P21 | Commercial |
|  | CY7C161-12VC | V21 |  |
|  | CY7C161-12DC | D22 |  |
|  | CY7C161-12LC | L54 |  |
| 15 | CY7C161-15PC | P21 | Commercial |
|  | CY7C161-15VC | V21 |  |
|  | CY7C161-15DC | D22 |  |
|  | CY7C161-15LC | L54 |  |
| 20 | CY7C161-20PC | P21 | Commercial |
|  | CY7C161-20VC | V21 |  |
|  | CY7C161-20DC | D22 |  |
|  | CY7C161-20LC | L54 |  |
| 25 | CY7C161-25PC | P21 | Commercial |
|  | CY7C161-25VC | V21 |  |
|  | CY7C161-25DC | D22 |  |
|  | CY7C161-25LC | L54 |  |
| 35 | CY7C161-35PC | P21 | Commercial |
|  | CY7C161-35VC | V21 |  |
|  | CY7C161-35DC | D22 |  |
|  | CY7C161-35LC | L54 |  |
| 45 | CY7C161-45PC | P21 | Commercial |
|  | CY7C161-45VC | V21 |  |
|  | CY7C161-45DC | D22 |  |
|  | CY7C161-45LC | L54 |  |

Shaded areas indicate advanced information.

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7C162-10PC | P21 | Commercial |
|  | CY7C162-10VC | V21 |  |
|  | CY7C162-10DC | D22 |  |
|  | CY7C162-10LC | L54 |  |
| 12 | CY7C162-12PC | P21 | Commercial |
|  | CY7C162-12VC | V21 |  |
|  | CY7C162-12DC | D22 |  |
|  | CY7C162-12LC | L54 |  |
| 15 | CY7C162-15PC | P21 | Commercial |
|  | CY7C162-15VC | V21 |  |
|  | CY7C162-15DC | D22 |  |
|  | CY7C162-15LC | L54 |  |
| 20 | CY7C162-20PC | P21 | Commercial |
|  | CY7C162-20VC | V21 |  |
|  | CY7C162-20DC | D22 |  |
|  | CY7C162-20LC | L54 |  |
| 25 | CY7C162-25PC | P21 | Commercial |
|  | CY7C162-25VC | V21 |  |
|  | CY7C162-25DC | D22 |  |
|  | CY7C161-25LC | L54 |  |
| 35 | CY7C162-35PC | P21 | Commercial |
|  | CY7C162-35VC | V21 |  |
|  | CY7C162-35DC | D22 |  |
|  | CY7C162-35LC | L54 |  |
| 45 | CY7C162-45PC | P21 | Commercial |
|  | CY7C162-45VC | V21 |  |
|  | CY7C162-45DC | D22 |  |
|  | CY7C162-45LC | L54 |  |

Shaded areas indicate advanced information.

[^12]
## Features

- Automatic power-down when deselected
- Transparent write (7C161A)
- CMOS for optimum speed/power
- High speed
$-12 \mathrm{~ns}_{\mathrm{AA}}$
- Low active power
- 935 mW
- Low standby power
- 220 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.


## Functional Description

The CY7C161A and CY7C162A are highperformance CMOS static RAMs organizes as 16,384 by 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enables ( $\mathrm{CE}_{1}, \mathrm{CE}_{2}$ ) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by $60 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$ ) and write enable (WE) inputs are both LOW. Data on the four input pins ( $\mathrm{I}_{0}$ through $\mathrm{I}_{3}$ )

## 16,384 x 4 Static R/W RAM Separate I/O

is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking the chip enables ( $\mathrm{CE}_{1}, \mathrm{CE}_{2}$ ) LOW while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.
The output pins stay in high-impedance state when write enable (WE) is LOW (7C162A only), or one of the chip enables $\left(\mathrm{CE}_{1}, \mathrm{CE}_{2}\right)$ are HIGH.
A die coat is used to insure alpha immunity.


## Selection Guide ${ }^{[1]}$

|  |  | $76161 \mathrm{~L} .1 \%$ | $\text { \%C1614 } 1$ | $\begin{aligned} & \text { 7C161A-20 } \\ & \text { 7C162A-20 } \end{aligned}$ | $\begin{aligned} & \text { 7C161A-25 } \\ & \text { 7C162A-25 } \end{aligned}$ | $\begin{aligned} & \text { 7C161A-35 } \\ & \text { 7C162A-35 } \end{aligned}$ | $\begin{aligned} & \text { 7C161A-45 } \\ & \text { 7C162A-45 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Tim |  | 12 | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Military | 170 | 160 | 100 | 100 | 100 | 100 |
| Maximum Standby Current (mA) | Military | 40/20 | 40220 | 40/20 | 40/20 | 30/20 | 30/20 |

Shaded area contains advanced information.
Note:

1. For commercial specifications, see the $\mathrm{CY} 7 \mathrm{C} 161 / \mathrm{CY} 7 \mathrm{C} 162$ datasheet.

## Maximum Ratings

(Abovewhich the useful life maybe impaired. Foruser guidelines, not tested.)
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Ambient Temperaturewith
Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$.
DC Voltage Applied to Outputs
in High Z State $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$.
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$

Output Current into Outputs (Low) ................... 20 mA
Static Discharge Voltage ............................. . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C161A-12 } \\ & 7 \times 169 \mathrm{~A}-12 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C161A-15 } \\ & \text { 7C162A-15 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 161 \mathrm{~A}-20 \\ & 7 \mathrm{C} 162 \mathrm{~A}-20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0$ | mA | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~m}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[4]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | -10 | +10 | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GN}$ |  |  | $-350$ |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Military |  | 170 |  | 160 |  | 100 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | Military |  | 40 |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}} \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ | Military |  | 20 |  | 20 |  | 20 | mA |

Shaded area contains advanced information.

## Notes:

2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. $\quad V_{\text {IL }} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
5. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 161 \mathrm{~A}-25 \\ & 7 \mathrm{C} 162 \mathrm{~A}-25 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C161A}-35,45 \\ & \text { 7C162A-35,45} \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[4]}$ |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\text {I }} \leq \mathrm{V}_{\mathrm{CC}}$, Output | isabled | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Military |  | 100 |  | 100 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | Military |  | 40 |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} \\ & \overline{\mathrm{CE}_{1}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ | Military |  | 20 |  | 20 | mA |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{COT}}$ | OutputCapacitance |  | 10 | pF |

Note:
6. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms

JIG AND
R1481 $\Omega$
 SCOPE
(a)

(b)


C161A-5

Equivalent to: THÉVENIN EQUIVALENT


CY7C161A
CY7C162A

Switching Characteristics Over the Operating Range ${ }^{[2, ~ 7, ~ 8] ~}$

| Parameters | Description | $\begin{array}{\|l\|} \hline \text { 7C161A-12 } \\ \text { 7C162A-12 } \end{array}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{Cl61A}-15 \\ 7 \mathrm{C} 162 \mathrm{~A}-15 \end{array}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C161A}-20 \\ 7 \mathrm{C} 162 \mathrm{~A}-20 \end{array}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 161 \mathrm{~A}-25 \\ 7 \mathrm{C} 162 \mathrm{~A}-25 \end{array}$ |  | 7C161A-35 |  | $\begin{aligned} & \text { 7C161A-45 } \\ & \text { 7C162A-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 3 |  | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 6 |  | 7 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to LOW Z }}$ | 0 |  | 0 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to HIGH Z }}$ |  | 7 |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[9]}$ | 3 |  | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\begin{array}{\|l} \overline{\mathrm{CE}} \text { HIGH to } \\ \text { High } \mathrm{Z}^{[9, ~ 10] ~} \end{array}$ |  | 7 |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}} \mathrm{HIGH}$ to Power-Down |  | 12 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| WRITECYCLE ${ }^{11]}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| ${ }_{\text {t }}$ SCE | $\overline{\text { CE LOW to Write End }}$ | 8 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 9 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 8 |  | 10 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 6 |  | 7 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}} \mathrm{HIGH}$ to Low $\mathrm{Z}^{9]}(7 \mathrm{C} 162 \mathrm{~A})$ | 3 |  | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[9,10]}$ (7C162A) |  | 6 |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\mathrm{WE}}$ LOW to Data Valid (7C161A) |  | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ADV}}$ | Data Valid to Output Valid (7C161A) |  | 12 |  | 15 |  | 20 |  | 20 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {DCE }}$ | $\begin{aligned} & \hline \overline{\mathrm{CE}} \text { LOW to Data Valid } \\ & (7 \mathrm{C} 161 \mathrm{~A}) \\ & \hline \end{aligned}$ |  | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |

Shaded area contains advanced information.

## Notes:

7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
8. Both $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ are represented by $\overline{\mathrm{CE}}$ in the Switching Characteristics and Waveforms sections.
9. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
10. $\mathrm{t}_{\text {HZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of ACTest Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
11. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\overline{\mathrm{CE}}_{2}$ LOW, and $\bar{W}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms ${ }^{[8]}$

## Read Cycle No. ${ }^{[12,13]}$



Read Cycle No. $2^{[12,14]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[11]}$


Notes:
12. WE is HIGH for read cycle.
13. Device is continuously selected, $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}=\mathrm{V}_{\mathrm{IL}}$.
14. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ transition LOW.

Switching Waveforms (continued)


## Notes:

15. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains
in a high-impedance state ( 7 C 162 A only).

## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A5 | X3 | 1 |
| A6 | X4 | 2 |
| A7 | X5 | 3 |
| A8 | X6 | 4 |
| A9 | X7 | 5 |
| A10 | Y0 | 6 |
| A11 | Y1 | 7 |
| A12 | Y5 | 8 |
| A13 | Y4 | 9 |
| A0 | Y3 | 23 |
| A1 | Y2 | 24 |
| A2 | X0 | 25 |
| A3 | X1 | 26 |
| A4 | X2 | 27 |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :--- |
| 12 | CY7C161A-12DMB | D22 | Military |
|  | CY7C161A-12LMB | L54 |  |
|  | CY7C161A-15DMB | D22 | Military |
|  | CY7C161A-15LMB | L54 |  |
| 20 | CY7C161A-20DMB | D22 | Military |
|  | CY7C161A-20LMB | L54 |  |
| 35 | CY7C161A-25DMB | D22 | Military |
|  | CY7C161A-25LMB | L54 |  |
|  | CY7C161A-35DMB | D22 | Military |
|  | CY7C161A-35LMB | L54 |  |
|  | CY7C161A-45DMB | D22 | Military |
|  | CY7C161A-45LMB | L54 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7C162A-12DMB | D22 | Military |
|  | CY7C162A-12KMB | K74 |  |
|  | CY7C162A-12LMB | L54 |  |
| 15 | CY7C162A-15DMB | D22 | Military |
|  | CY7C162A-15KMB | K74 |  |
|  | CY7C162A-15LMB | L54 |  |
| 20 | CY7C162A-20DMB | D22 | Military |
|  | CY7C162A-20KMB | K74 |  |
|  | CY7C162A-20LMB | L54 |  |
| 25 | CY7C162A-25DMB | D22 | Military |
|  | CY7C162A-25KMB | K74 |  |
|  | CY7C162A-25LMB | L54 |  |
| 35 | CY7C162A-35DMB | D22 | Military |
|  | CY7C162A-35KMB | K74 |  |
|  | CY7C162A-35LMB | L54 |  |
| 45 | CY7C162A-45DMB | D22 | Military |
|  | CY7C162A-45KMB | K74 |  |
|  | CY7C162A-45LMB | L54 |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

 Group A Subgroup TestingDC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}{ }^{[16]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}{ }^{[15]}$ | $7,8,9,10,11$ |

Notes:
16. 7C161A only.

## Features

- High speed
$-\mathbf{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- Five chip enables ( $\overline{\mathbf{C E}}_{1,2,3}$ and $\mathrm{CE}_{4,5}$ ) to expand memory
- BiCMOS for optimum speed/power
- Low active power
- 770 mW
- Low standby power
- $\mathbf{3 3 0} \mathrm{mW}$
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7B163 is a high-performance BiCMOS static RAM organized as 256 K words by 1 bit. Easy memory expansion is provided five chip enables for each part $\left(\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}, \overline{\mathrm{CE}}_{3}, \mathrm{CE}_{4}\right.$, and $\mathrm{CE}_{5}$ ). The active HIGH and active LOW chip enables provide on-chip address decoding, eliminating the need for external decoder logic.
The CY7B163 has an automatic powerdown feature, reducing the power consumption by more than $50 \%$ when deselected by any CE input.
Writing to the device is accomplished when $\overline{\mathrm{CE}}_{1,2,3}$ and $\overline{\mathrm{WE}}$ are LOW, and $\mathrm{CE}_{4,5}$ are HIGH. Data on the input pin ( $\mathrm{D}_{\text {IN }}$ ) is
written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking chip enables $\overline{\mathrm{CE}}_{1,2,3}$ LOW while $\overline{\mathrm{WE}}$ and chip enables $\mathrm{CE}_{4,5}$ remain HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the data output pin (Dout).
The output pin ( $\mathrm{D}_{\text {OUT }}$ ) is in a high-impedance state when the device is deselected (any of: $\overline{\mathrm{CE}}_{1,2,3} \mathrm{HIGH}$ or $\mathrm{CE}_{4,5} \mathrm{LOW}$ ), or during a write operation ( $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}_{1,2,3}$ LOW and $\mathrm{CE}_{4,5} \mathrm{HIGH}$ ).
The CY7B163 is available in leadless chip carriers and space-saving 300 -mil-wide DIPs and SOJs.


## Pin Configurations



## Selection Guide

|  |  | $\mathbf{7 B 1 6 3 - 1 0}$ | $\mathbf{7 B 1 6 3 - 1 2}$ | 7B163-15 | 7B163-20 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| MaximumAccess Time(ns) |  | 10 | 12 | 15 | 20 |
| MaximumOperating <br> Current(mA) | Commercial | 150 | 130 | 125 |  |
|  | Military |  | 130 | 125 | 120 |
|  | Commercial | 30 | 30 | 30 |  |
|  | Military |  | 40 | 40 | 40 |

[^13]
## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ relative to $\mathrm{GND}{ }^{[1]} \ldots-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs


Current into Outputs (LOW)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . > $\quad$ 2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | $\begin{gathered} \text { Ambient } \\ \text { Temperature }{ }^{[2]} \end{gathered}$ | $\mathbf{V C C}^{\text {c }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$


Shaded area contains advanced information.

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CoUT | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 10 | pF |
|  |  | OutputCapacitance |  |  |

Notes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{Min})}=-3.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } \quad \text { 167 }
$$

Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | 7B163-10 |  | 78163-12 |  | 7B163-15 |  | 7B163-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| toha | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1,2,3}$ LOW and $\mathrm{CE}_{4,5}$ HIGH to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}_{1,2,3}$ LOW and $\mathrm{CE}_{4,5}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\mathrm{CE}}_{1,2,3}$ HIGH or $\mathrm{CE}_{4,5}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 6 |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1,2,3} \mathrm{LOW}$ and $\mathrm{CE}_{4,5}$ HIGH to Power-Up |  | 0 |  | 0 |  | 0 |  | 0 | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1,2,3} \mathrm{HIGH}$ or $\mathrm{CE}_{4,5}$ LOW to Power-Down |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\text { WRITE CYCLE }{ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}_{1,2,3} \mathrm{LOW}$ and $\mathrm{CE}_{4,5} \mathrm{HIGH}$ to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WEP Pulse Width }}$ | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low $\mathrm{Z}^{[7]}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 5 |  | 7 |  | 7 |  | 10 | ns |

Shaded area contains advanced information.

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 20 pF load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\text {LZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
8. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) in AC Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1,2,3}$ LOW, $\mathrm{CE}_{4,5} \mathrm{HIGH}$, and WE LOW. All signals must be asserted to initiate a write, and by being deasserted, any signal can terminate a write. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. 2 ${ }^{[12]}$


Write Cycle No. 1 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[13]}$


DATA OUT HIGH IMPEDANCE
B163-8

## Notes:

10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}_{1,2,3} \leq \mathrm{V}_{\mathrm{IL}}$ and $\mathrm{CE}_{4,5} \geq \mathrm{V}_{\mathrm{IH}}$.
12. Address valid prior to or coincident with CE transition LOW.
13. If any of $\overline{\mathrm{CE}}_{1,2,3}$ goes HIGH or $\mathrm{CE}_{4,5}$ goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[13]}$


Truth Table

| $\overline{\mathrm{CE}}_{1}$ | $\overline{\mathbf{C E}}_{2}$ | $\overline{C E}_{3}$ | $\mathrm{CE}_{4}$ | $\mathrm{CE}_{5}$ | $\overline{\text { WE }}$ | Dout | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | H | H | H | Data Out | Read | Active ( $\mathrm{I}_{\text {cc }}$ ) |
| L | L | L | H | H | L | High Z | Write | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| H | X | X | X | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | H | X | X | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | X | H | X | X | X | High Z | Power-Down | Standby ( $\mathrm{ISB}_{\text {SB }}$ |
| X | X | X | L | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | X | X | X | L | X | High Z | Power-Down | Standby ( $\mathrm{ISBB}^{\text {S }}$ |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7B163-10DC | D22 | Commercial |
|  | CY7B163-10LC | TBD |  |
|  | CY7B163-10PC | P21 |  |
|  | CY7B163-10VC | V21 |  |
| 12 | CY7B163-12DC | D22 | Commercial |
|  | CY7B163-12LC | TBD |  |
|  | CY7B163-12PC | P21 |  |
|  | CY7B163-12VC | V21 |  |
|  | CY7B163-12DMB | D22 | Military |
|  | CY7B163-12LMB | TBD |  |
| 15 | CY7B163-15DC | P21 | Commercial |
|  | CY7B163-15LC | TBD |  |
|  | CY7B163-15PC | D22 |  |
|  | CY7B163-15VC | V21 |  |
|  | CY7B163-15DMB | D22 | Military |
|  | CY7B163-15LMB | TBD |  |
| 20 | CY7B163-20DMB | D22 | Military |
|  | CY7B163-20LMB | TBD |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00153-A

## Features

- Ultra high speed
$-\mathrm{t}_{\mathrm{AA}}=8 \mathrm{~ns}$
- Low active power
- 700 mW
- Low standby power
- 250 mW
- BiCMOS for optimum speed/power
- Output Enable ( $\overline{\mathrm{OE}}$ ) feature (7B166)
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7B164 and CY7B166 are high-performance BiCMOS static RAMs organized as $16,384 \times 4$ bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7B166 has an active LOW output enable ( $\overline{\mathrm{OE}}$ ) feature. Both devices have an automatic power-down feature, reducing the power consumption by $67 \%$ when deselected.
Writing to the device is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW. Data on the four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ )
is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking chip enable (CE) LOW (and OE LOW for 7B166) while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.
The I/O pins stay in high-impedance state when chip enable (CE) is HIGH, or write enable (WE) is LOW (or output enable (OE) is HIGH for 7B166).


Selection Guide

\left.|  |  | 7B164-8 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 7B166-8 |  |  |$\right)$

Shaded area contains preliminary information.

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum ratedconditionsforextended periodsmay affect device reliability. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]} \ldots \ldots \ldots \ldots \ldots . . .$.
Output Current into Outputs (LOW)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |  |
| :---: | :---: | :---: | :---: |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -8 | $5 \mathrm{~V} \pm 5 \%$ |
|  |  | $-10,-12$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |  |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  |  | $\begin{aligned} & 7 \mathrm{~B} 164-8 \\ & 7 \mathrm{~B} 166-8 \end{aligned}$ |  | $\begin{aligned} & \text { 7B164-10 } \\ & \text { 7B166-10 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min. | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | Com'l | 2.4 |  | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | Mil |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f} \text { max. } \end{aligned}$ |  | Com'l |  | 140 |  | 130 | mA |
|  |  |  |  | Mil |  |  |  | 145 |  |
| ISB | CE Power-DownCurrent | $\begin{aligned} & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | Com'l |  | 50 |  | 40 | mA |
|  |  |  |  | Mil |  |  |  | 60 |  |



Shaded area contains preliminary information.

## Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width $<20 \mathrm{~ns}$.
2. See the last page of this specification for Group A subgroup testing in-
formation.
3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

CY7B166

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. ${ }^{[5]}$ | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 6 | pF |

## AC Test Loads and Waveforms




(a)
(b)
B164-7

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O—— ${ }^{167 \Omega}$ 1.73V
Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | $\begin{aligned} & \hline 7 \mathrm{B164-8} \\ & 7 \mathrm{~B} 166-8 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B164-10 } \\ & \text { 7B166-10 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B164-12 } \\ & \text { 7B166-12 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B164-15 } \\ & \text { 7B166-15 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}^{\text {OHA }}$ | Output Hold from AddressChange | 2.5 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 4.2 |  | 5 |  | 5 |  | 6 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\overline{\mathrm{OE}} \text { LOW to Low } \mathrm{Z}^{[8]}} \mathrm{P}$ | 1.5 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE }}$ HIGH to High Z  <br>   <br>   <br>   <br> 7$]$ $7 B 166$ |  | 4 |  | 5 |  | 6 |  | 7 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 4 |  | 5 |  | 6 |  | 7 | ns |
| WRITECYCLE ${ }^{19}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 7 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 7 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 6.5 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 4 |  | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low }{ }^{[8]}}$ | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High ${ }^{\text {[7] }}$ |  | 4 | 0 | 5 | 0 | 6 | 0 | 7 | ns |

## Notes:

4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except CERDIP (D10, D14), which has maximums of $\mathrm{C}_{\mathrm{IN}}=9.5 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=8 \mathrm{pF}$.
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / /_{\mathrm{OH}}$, and $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$.
7. ${ }^{\text {t }} \mathrm{HZCE}, \mathrm{t}_{\mathrm{HZWE}}$, and $\mathrm{t}_{\mathrm{HZOE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) in AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage. This parameter is guaranteed and not $100 \%$ tested.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than ${ }^{t_{\text {LZCE }}}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setupand hold timing should be referenced to the rising edge of the signal that terminates the write.

Read Cycle No. 2[10, 12]


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9,13,14]}$


## Notes:

10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \cdot\left(7 \mathrm{~B} 166: \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right.$ also $)$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. 7B166 only: Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.
15. During this period the $I / O$ pins are in the output state, and input signals should not be applied.

CY7B164

SEMICONDUCTOR
Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[9,13,14,16]}$


B164-12
Note:
16. If the CE LOW transition occurs after the WE transition, the output remains in a high-impedance state.

## 7B164 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :--- | :--- | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 8 | CY7B164-8DC | D10 | Commercial |
|  | CY7B164-8PC | P9 |  |
|  | CY7B164-8VC | V13 |  |
|  | CY7B164-10DC | D10 | Commercial |
|  | CY7B164-10PC | P9 |  |
|  | CY7B164-10VC | V13 |  |
|  | CY7B164-10DMB | D10 | Military |
|  | CY7B164-10LMB | L52 |  |
| 12 | CY7B164-12DC | D10 | Commercial |
|  | CY7B164-12PC | P9 |  |
|  | CY7B164-12VC | V13 |  |
|  | CY7B164-12DMB | D10 | Military |
|  | CY7B164-12LMB | L52 |  |
| 15 | CY7B164-15DMB | D10 | Military |
|  | CY7B164-15LMB | L52 |  |

[^14]
## 7B166 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :--- | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 8 | CY7B166-8DC | D14 | Commercial |
|  | CY7B166-8PC | P13 |  |
|  | CY7B166-8VC | V13 |  |
| 10 | CY7B166-10DC | D14 | Commercial |
|  | CY7B166-10PC | P13 |  |
|  | CY7B166-10VC | V13 |  |
|  | CY7B166-10DMB | D14 | Military |
|  | CY7B166-10LMB | L54 |  |
| 12 | CY7B166-12DC | D14 | Commercial |
|  | CY7B166-12PC | P13 |  |
|  | CY7B166-12VC | V13 |  |
|  | CY7B166-12DMB | D14 | Military |
|  | CY7B166-12LMB | L54 |  |
| 15 | CY7B166-15DMB | D14 | Military |
|  | CY7B166-15LMB | L54 |  |

[^15]
## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}{ }^{[17]}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{SCE}}$ |  |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ |  |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ |  |

Note:
17. 7B166 only.

Document \# 38-A-00015-F

CYPRESS
SEMICONDUCTOR

## Features

- Automatic power-down when deselected
- Output Enable ( $\overline{\mathrm{OE}})$ feature (7C166)
- CMOS for optimum speed/power
- High speed $-\mathbf{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- Low active power $-880 \mathrm{~mW}$
- Low standby power
$-220 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C164 andCY7C166 are high-performance CMOS static RAMs organized as 16,384 by 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C166 has an active low output enable ( $\overline{\mathrm{OE}}$ ) feature. Both devices have an automatic power-down feature, reducing the power consumption by $65 \%$ when deselected.
Writingto the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW (and the output enable ( $\overline{\mathrm{OE}}$ ) is LOW for the 7C166).

Data on the four input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW (and $\overline{\mathrm{OE}} \mathrm{LOW}$ for 7C166), while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.
The I/O pins stay in high-impedance state when chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH, or write enable (OE) is HIGH for 7C166). A die coat is used to insure alpha immunity.


Selection Guide ${ }^{[1]}$

|  | 7C164-10 | 7C164-12 | 7C164-15 | 7C164-20 | 7C164-25 | 7C164-35 | 7C164-45 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7C166-10 | 7C166-12 | 7C166-15 | 7C166-20 | 7C166-25 | 7C166- 35 | 7C166-45 |  |
| Maximum Access Time (ns) | 10 | 12 | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 160 | 160 | 115 | 80 | 70 | 70 | 50 |
| Maximum Standby Current $(\mathrm{mA})$ | $40 / 20$ | $40 / 20$ | $40 / 20$ | $40 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ |

Shaded area contains preliminary information.

## Note:

1. For military specifications, see the CY6C164A/CY7C166A datasheet.

CY7C164 CY7C166

| Output Current into Outputs (Low) | 20 mA |
| :---: | :---: |
| Static Discharge Voltage . . . . . . . . (per MIL-STD-883, Method 3015) | >2001V |

Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\qquad$
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage ......................... -3.0 V to +7.0 V

$$
-3.0 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{aligned} & \hline 7 \mathrm{C} 164-10 \\ & 7 \mathrm{C} 166-10 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 164-12 \\ & 7 \mathrm{C} 166-12 \end{aligned}$ |  | $\begin{aligned} & \text { 7C164-15 } \\ & 7 \mathrm{C} 166-15 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  | -3.0 | 0.8 | $-3.0$ | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled | -10 | +10 | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short CircuitCurrent ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | $-350$ |  | $-350$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 160 |  | 160 |  | 115 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-DownCurrent ${ }^{[4]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 40 |  | 40 |  | 40 | mA |
| ISB2 | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CE}} \\ & \text { Power-DownCurrent }{ }^{[4]} \end{aligned}$ | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \overline{C E} \geq V_{C C}-0.3 \mathrm{~V}, \\ & V_{\text {IN }} \geq V_{C C}-0.3 \mathrm{~V} \\ & \text { or } V_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

Shaded area contains advanced information.

Electrical Characteristics Over the Operating Range(continued)

| Parameters | Description | Test Conditions | $\begin{aligned} & \hline 7 \mathrm{C164-20} \\ & \text { 7C166-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C164-25,35 } \\ & 7 \mathrm{C} 166-25,35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C164-45 } \\ & \text { 7C166-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[3]}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 80 |  | 70 |  | 50 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CE}} \\ & \text { Power-DownCurrent }{ }^{[4]} \end{aligned}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 40 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CE}} \\ & \text { Power-DownCurrent }[4] \end{aligned}$ | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 10 |
|  |  | pF |  |  |

Notes:
2. $\mathrm{V}_{\mathrm{IL}} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C164-10 } \\ & 7 \mathrm{C166-10} \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C164-12 } \\ & \text { 7C166-12 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C164-15 } \\ & 7 \mathrm{C} 166-15 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C164-20 } \\ & 7 \mathrm{C} 166-20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time |  | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Change | Address | 3 |  | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\overline{C E}}$ LOW to Data Valid |  |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid | 7C166 |  | 5 |  | 6 |  | 10 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE }}$ LOW to Low Z | 7 C 166 | 0 |  | 0 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE }}$ HIGH to High Z | 7C166 |  | 5 |  | 7 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{C E}}$ LOW to Low $\mathrm{Z}^{[7]}$ |  | 2 |  | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\overline{C E}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  |  | 5 |  | 7 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{\mathrm{CE}}} \mathrm{HIGH}$ to Power-Down |  |  | 10 |  | 12 |  | 15 |  | 20 | ns |

WRITE CYCLE ${ }^{[9]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW to Write End }}$ | 8 |  | 8 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 9 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\mathrm{WE}}$ Pulse Width | 8 |  | 8 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 5 |  | 6 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 2 |  | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 6 |  | 6 |  | 7 |  | 7 | ns |

[^16]CY7C164 CY7C166

Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameters | Description | $\begin{aligned} & 7 \mathrm{C} 164-25 \\ & 7 \mathrm{C} 166-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C164-35 } \\ & 7 \mathrm{C} 166-35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C164-45 } \\ & 7 \mathrm{C} 166-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }} 70 \mathrm{C} 166$ |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | (\%E LOW to Low Z $\quad 7 \mathrm{C} 166$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low ${ }^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 20 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low ${ }^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 7 |  | 10 |  | 15 | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\text {LZCE }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
8. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) in AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. $2\left[{ }^{[10,12]}\right.$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9,13]}$


Notes:
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \cdot\left(7 \mathrm{C} 166: \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right.$ also $)$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. 7 C 166 only: Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[9,13,14]}$


## Typical DC and AC Characteristics





NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE


CY7C164

SEMICONDUCTOR

## CY7C166

Typical DC and AC Characteristics (continued)



NORMALIZED I CC vs. CYCLE TIME


CY7C164 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

CY7C166 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :--- | :--- | :--- | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | H | Data In | Write |
| L | H | H | High Z | Write |

Address Designators

| Address <br> Name | Address <br> Function | CY 7C164 Pin <br> Number | CY7C166 Pin <br> Number |
| :---: | :---: | :---: | :---: |
| A5 | X3 | 1 | 1 |
| A6 | X4 | 2 | 2 |
| A7 | X5 | 3 | 3 |
| A8 | X6 | 4 | 4 |
| A9 | X7 | 5 | 5 |
| A10 | Y5 | 6 | 6 |
| A11 | Y4 | 7 | 7 |
| A12 | Y0 | 8 | 8 |
| A13 | Y1 | 9 | 9 |
| A0 | Y2 | 17 | 19 |
| A1 | Y3 | 18 | 20 |
| A2 | X0 | 19 | 21 |
| A3 | X1 | 20 | 22 |
| A4 | X2 | 21 | 23 |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 10 | CY7C164-10DC | D10 | Commercial |
|  | CY7C164-10LC | L52 |  |
|  | CY7C164-10PC | P9 |  |
|  | CY7C164-10VC | V13 |  |
| 12 | CY7C164-12DC | D10 | Commercial |
|  | CY7C164-12LC | L52 |  |
|  | CY7C164-12PC | P9 |  |
|  | CY7C164-12VC | V13 |  |
| 15 | CY7C164-15DC | D10 | Commercial |
|  | CY7C164-15LC | L52 |  |
|  | CY7C164-15PC | P9 |  |
|  | CY7C164-15VC | V13 |  |
| 20 | CY7C164-20DC | D10 | Commercial |
|  | CY7C164-20LC | L52 |  |
|  | CY7C164-20PC | P9 |  |
|  | CY7C164-20VC | V13 |  |
| 25 | CY7C164-25DC | D10 | Commercial |
|  | CY7C164-25LC | L52 |  |
|  | CY7C164-25PC | P9 |  |
|  | CY7C164-25VC | V13 |  |
| 35 | CY7C164-35DC | D10 | Commercial |
|  | CY7C164-35LC | L52 |  |
|  | CY7C164-35PC | P9 |  |
|  | CY7C164-35VC | V13 |  |
| 45 | CY7C164-45DC | D10 | Commercial |
|  | CY7C164-45LC | L52 |  |
|  | CY7C164-45PC | P9 |  |
|  | CY7C164-45VC | V13 |  |

Shaded area contains advanced information.
Document \#: 38-00032-G

| Speed (ns) | Ordering Code | Package Type | Operating Range Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7C166-10DC | D14 | Commercial |
|  | CY7C166-10LC | L54 |  |
|  | CY7C166-10PC | P13 |  |
|  | CY7C166-10VC | V13 |  |
| 12 | CY7C166-12DC | D14 | Commercial |
|  | CY7C166-12LC | L54 |  |
|  | CY7C166-12PC | P13 |  |
|  | CY7C166-12VC | V13 |  |
| 15 | CY7C166-15DC | D14 | Commercial |
|  | CY7C166-15LC | L54 |  |
|  | CY7C166-15PC | P13 |  |
|  | CY7C166-15VC | V13 |  |
| 20 | CY7C166-20DC | D14 | Commercial |
|  | CY7C166-20LC | L54 |  |
|  | CY7C166-20PC | P13 |  |
|  | CY7C166-20VC | V13 |  |
| 25 | CY7C166-25DC | D14 | Commercial |
|  | CY7C166-25LC | L54 |  |
|  | CY7C166-25PC | P13 |  |
|  | CY7C166-25VC | V13 |  |
| 35 | CY7C166-35DC | D14 | Commercial |
|  | CY7C166-35LC | L54 |  |
|  | CY7C166-35PC | P13 |  |
|  | CY7C166-35VC | V13 |  |
| 45 | CY7C166-45DC | D14 | Commercial |
|  | CY7C166-45LC | L54 |  |
|  | CY7C166-45PC | P13 |  |
|  | CY7C166-45VC | V13 |  |

Shaded area contains advanced information.

## Features

- Automatic power-down when deselected
- Output Enable ( $\overline{\mathbf{O E}}$ ) feature (7C166A)
- CMOS for optimum speed/power
- High speed
$-\mathrm{t}_{\mathrm{AA}}=12 \mathrm{~ns}$
- Low active power
$-935 \mathrm{~mW}$
- Low standby power


## $-220 \mathrm{~mW}$

- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


Selection Guide ${ }^{[1]}$

|  |  | $\text { TC164 } 16$ | $\begin{aligned} & 7616 A=15 \\ & 16166 \mathrm{~A}=15 \% \end{aligned}$ | $\begin{aligned} & \text { 7C164A-20 } \\ & \text { 7C164A-20 } \end{aligned}$ | $\begin{aligned} & \text { 7C164A-25 } \\ & \text { 7C166A-25 } \end{aligned}$ | $\begin{aligned} & \text { 7C164A-35 } \\ & \text { 7C166A-35 } \end{aligned}$ | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 164 \mathrm{~A}-45 \\ \text { 7C166A-45 } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | IS | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Military | 170 | 160 | 100 | 100 | 100 | 100 |
| Maximum Standby Current (mA) | Military | 40\%20 | 35120 | 40/20 | 40/20 | 30/20 | 30/20 |

Shaded area contains advanced information.
Note:

1. For commercial specifications, see the CY7C164/CY7C166 datasheet.

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ}{ }^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . ...... -0.5 V to +7.0 V
DC Voltage Applied to Outputs



Output Current into Outputs (Low) .................... 20 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-upCurrent..................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Rangee ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 164 \mathrm{~A}-12 \\ & 7 \mathrm{C166A}-12 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 164 \mathrm{~A}-15 \\ 7 \mathrm{C} 166 \mathrm{~A}-15 \end{array}$ |  | $\begin{array}{\|l\|} \hline \text { 7C164A-20 } \\ \text { 7C166A-20 } \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[4]}$ |  |  | $-3.0$ | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | $-10$ | +10 | $-10$ | $+10$ | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | OutputShort CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GN}$ |  |  | $-350$ |  | $-350$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Military |  | 170 |  | 160 |  | 100 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}{ }^{[6]}$ Power Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | Military |  | 40 |  | 35 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}{ }^{[6]}$ Power Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ | Military |  | 20 |  | 20 |  | 20 | mA |

Shaded area contains advanced information.

## Notes:

2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. $\quad \mathrm{V}_{\mathrm{IL}} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
5. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
6. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $V_{C C}$ power-up,otherwise $I_{S B}$ will exceedvalues given.

Electrical Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 164 \mathrm{~A}-25 \\ & 7 \mathrm{C} 166 \mathrm{~A}-25 \end{aligned}$ |  | $\begin{aligned} & \text { 7C164A-35,45 } \\ & 7 \mathrm{C} 166 \mathrm{~A}-35,45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~m}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{\text {[4] }}$ |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | OutputShort CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Military |  | 100 |  | 100 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}{ }^{[6]}$ Power Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | Military |  | 40 |  | 30 | mA |
| ISB2 | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CE}}[6] \\ & \text { Power Down Current } \end{aligned}$ | $\begin{aligned} & \mathrm{Max} \mathrm{~V}_{\mathrm{CC}}, \\ & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ | Military |  | 20 |  | 20 | mA |

Capacitance ${ }^{[7]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Note:
7. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



(b) C164A-6

C164A-7
Equivalent to: THÉVENIN EQUIVALENT
$167 \Omega$
OUTPUT 0 O 1.73 V

Switching Characteristics Over the Operating Range ${ }^{[3,8]}$

| Parameters | Description | $\begin{array}{\|l\|l\|} \hline 7 \mathrm{C} 164 \mathrm{~A}-12 \\ 7 \mathrm{Cl} 166 \mathrm{~A}-12 \end{array}$ |  | $\begin{aligned} & 7 \mathrm{C164A}-15 \\ & 7 \mathrm{C166A}-15 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 164 \mathrm{~A}-20 \\ & 7 \mathrm{C} 166 \mathrm{~A}-20 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 164 \mathrm{~A}-25 \\ 7 \mathrm{C} 166 \mathrm{~A}-25 \\ \hline \end{array}$ |  | $\begin{aligned} & \text { 7C164A-35 } \\ & \text { 7C166A-35 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 164 \mathrm{~A}-45 \\ 7 \mathrm{C} 166 \mathrm{~A}-45 \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid (7C166A) |  | 6 |  | 7 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\begin{aligned} & \hline \overline{\mathrm{OE}} \text { LOW to Low Z } \\ & (7 \mathrm{C} 166 \mathrm{~A}) \end{aligned}$ | 0 |  | 0 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {thzoe }}$ | $\begin{aligned} & \overline{\text { OE HIGH to High Z }} \\ & \text { (7C166A) } \end{aligned}$ |  | 7 |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| ${ }^{\text {t }}$ LZCE | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[9]}$ | 3 |  | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\begin{aligned} & \overline{\mathrm{CE}} \text { HIGH to } \\ & \text { High Z }{ }^{9,10]} \end{aligned}$ |  | 7 |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE LOW }}$ to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpD | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 12 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| WRITECYCLE ${ }^{[11]}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {twC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| ${ }^{\text {t }}$ SCE | $\overline{\text { CE }}$ LOW to Write End | 8 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 9 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ A | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | WE Pulse Width | 8 |  | 10 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\overline{\mathrm{WE}} \text { HIGH }}$ to Low $\mathrm{Z}^{[9]}$ | 3 |  | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WELOW to High }}{ }^{[9,10]}$ |  | 6 |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |

Shaded area contains advanced information.

## Notes:

8. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OV}} \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
9. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\text {LZCE }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
10. $t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) in AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
11. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. 1 ${ }^{[12,13]}$


Read Cycle No. $2^{[12,14]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[11,15]}$


Notes:
12. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
14. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \cdot\left(7 \mathrm{C} 166 \mathrm{~A} \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right.$ also $)$.
15. 7C166A only: Data $I / O$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.

Switching Waveforms (continued)


C164A-11
Note:
16. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Typical DC and AC Characteristics



## Typical DC and AC Characteristics (continued)




NORMALIZED ICC vs. CYCLE TIME


CY7C164A Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

CY7C166A Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Address Designators

| Address <br> Name | Address <br> Function | CY7C164A <br> Pin Number | CY7C166A <br> Pin Number |
| :---: | :---: | :---: | :---: |
| A5 | X3 | 1 | 1 |
| A6 | X4 | 2 | 2 |
| A7 | X5 | 3 | 3 |
| A8 | X6 | 4 | 4 |
| A9 | X7 | 5 | 5 |
| A10 | Y5 | 6 | 6 |
| A11 | Y4 | 7 | 7 |
| A12 | Y0 | 8 | 8 |
| A13 | Y1 | 9 | 9 |
| A0 | Y2 | 17 | 19 |
| A1 | Y3 | 18 | 20 |
| A2 | X0 | 19 | 21 |
| A3 | X1 | 20 | 22 |
| A4 | X2 | 21 | 23 |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 12 | CY7C164A - 12DMB | D10 | Military |
|  | CY7C164A-12KMB | K73 |  |
|  | CY7C164A-12LMB | L52 |  |
| 15 | CY7C164A-15DMB | D10 | Military |
|  | CY7C164A-15KMB | K73 |  |
|  | CY7C164A-15LMB | L52 |  |
| 20 | CY7C164A-20DMB | D10 | Military |
|  | CY7C164A-20KMB | K73 |  |
|  | CY7C164A-20LMB | L52 |  |
| 25 | CY7C164A-25DMB | D10 | Military |
|  | CY7C164A-25KMB | K73 |  |
|  | CY7C164A-25LMB | L52 |  |
| 35 | CY7C164A-35DMB | D10 | Military |
|  | CY7C164A-35KMB | K73 |  |
|  | CY7C164A-35LMB | L52 |  |
| 45 | CY7C164A-45DMB | D10 | Military |
|  | CY7C164A-45KMB | K73 |  |
|  | CY7C164A-45LMB | L52 |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |

Document \#: 38-00113-A

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7C166A-15DMB | D14 | Military |
|  | CY7C166A-15KMB | K73 |  |
|  | CY7C166A-15LMB | L54 |  |
| 15 | CY7C166A-15DMB | D14 | Military |
|  | CY7C166A-15KMB | K73 |  |
|  | CY7C166A-15LMB | L54 |  |
|  | CY7C166A-20DMB | D14 | Military |
|  | CY7C166A-20KMB | K73 |  |
|  | CY7C166A-20LMB | L54 |  |
| 25 | CY7C166A-25DMB | D14 | Military |
|  | CY7C166A-25KMB | K73 |  |
|  | CY7C166A-25LMB | L54 |  |
| 35 | CY7C166A-35DMB | D14 | Military |
|  | CY7C166A-35KMB | K73 |  |
|  | CY7C166A-35LMB | L54 |  |
| 45 | CY7C166A-45DMB | D14 | Military |
|  | CY7C166A-45KMB | K73 |  |
|  | CY7C166A-45LMB | L54 |  |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{OHA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{DOE}}{ }^{[17]}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $t_{\text {WC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCE }}$ | 7,8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7,8, 9, 10, 11 |
| tpwe | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SD }}$ | 7, 8, 9, 10, 11 |
| ${ }^{\text {thD }}$ | 7, 8, 9, 10, 11 |

Note:
17. 7C166A only.

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}$
- Low active power
$-275 \mathrm{~mW}$
- Low standby power
$-83 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C167 is a high-performance CMOS static RAM organized as 16,384 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable $(\overline{\mathrm{CE}})$ and three-state drivers. The CY7C167 has an automatic power-down feature, reducing the power consumption by $67 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable $(\overline{\mathrm{WE}})$ inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through A 13 $^{\prime}$ ).

## Logic Block Diagram



## Selection Guide

|  |  | 7C167-25 | 7C167-35 | 7C167-45 |
| :--- | :--- | :---: | :---: | :---: |
| MaximumAccess Time(ns) | 25 | 35 | 45 |  |
| MaximumOperating <br> Current(mA) | Commercial | 60 | 60 | 50 |
|  | Military |  | 60 | 50 |


|  |  |
| :---: | :---: |
| (Abovewhich the useful life may be impaired. Foruserguidelines not tested.) |  |
| 隹 Temperatur |  |
| Ambient Temperaturewith PowerApplied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potentia (Pin 26 to Pin 10) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |


Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C167-25 |  | 7C167-35 |  | 7C167-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} .$ | $\mathrm{I}_{\text {OL }}=12.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | $-3.0$ | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LoadCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  |  | -50 | +50 | -50 | +50 | -50 | +50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  |  | $-350$ |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | Com'l |  | 60 |  | 60 |  | 50 | mA |
|  |  |  |  | Mil |  |  |  |  |  | 50 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic CE ${ }^{[4]}$ Power Down Current | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | Com'l |  | 20 |  | 20 |  | 15 | mA |
|  |  |  |  | Mil |  |  |  |  |  | 20 |  |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| C $_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |
| C |  |  | 5 | pF |
|  |  |  |  |  |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is requited to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

## C167-4

THÉVENIN EQUIVALENT


ALL INPUT PULSES


C167-5

Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description |  | 7C167-25 |  | 7C167-35 |  | 7C167-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | Com'l | 25 |  | 30 |  | 40 |  | ns |
|  |  | Mil | 25 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid | Com'l |  | 25 |  | 30 |  | 40 | ns |
|  |  | Mil |  |  |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  |  | 25 |  | 35 |  | 45 | ns |
| t ${ }_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\text { CE HIGH to High }} \mathbf{}$ [7,8] |  |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power Up |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\text { CE HIGH to Power Down }}$ |  |  | 20 |  | 25 |  | 30 | ns |

WRITE CYCLE ${ }^{[9]}$

| twc | Write Cycle Time | 25 |  | 30 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW }}$ to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ |  |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 0 |  | 0 |  | 0 |  | ns |

Notes:
6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{L Z C E}$ for any given device.
8. $t_{\text {HZCE }}$ and $t_{\text {HZwE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. WE is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with CE transition LOW.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneouslywith $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


Read Cycle No. $2{ }^{[10,12]}$


C167-7
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[9]}$


Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,13]}$


## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)




## Ordering Information

| Speed (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 25 | 60 | CY7C167-25PC | P5 | Commercial |
|  |  | CY7C167-25DC | D16 |  |
|  |  | CY7C167-25LC | L51 |  |
|  |  | CY7C167-25VC | V5 |  |
| 35 | 60 | CY7C167-35PC | P5 | Commercial |
|  |  | CY7C167-35DC | D6 |  |
|  |  | CY7C167-35LC | L51 |  |
|  |  | CY7C167-35VC | V5 |  |
| 45 | 50 | CY7C167-45PC | P5 | Commercial |
|  |  | CY7C167-45DC | D6 |  |
|  |  | CY7C167-45LC | L51 |  |
|  |  | CY7C167-45VC | V5 |  |
|  |  | CY7C167-45DMB | D6 | Military |
|  |  | CY7C167-45LMB | L51 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ |  |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ |  |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00033-D

## CY7C167A

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}$
- Low active power
$-275 \mathrm{~mW}$
- Low standby power


## $-83 \mathrm{~mW}$

- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001 V electrostatic discharge
- $\mathrm{V}_{\mathrm{IH}}$ of $\mathbf{2 . 2 V}$


## Functional Description

The CY7C167A is a high-performance CMOS static RAM organized as 16,384 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C167A has an automatic power-down feature, reducing the power consumption by $67 \%$ when deselected.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CE}}$ ) andwrite enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input $\operatorname{pin}$ (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through A13).

Readingthe device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while (WE) remains HIGH. Under these condintions, the contents of the locationspecified on the address pins will appear on the data output (DO) pin.
The output pin remains in a high-impedance state when chip enable is HIGH, or write enable ( $\overline{\mathrm{WE}})$ is LOW.
A die coat is used to insure alpha immunity.


Selection Guide

|  |  | 7C167A-15 | 7C167A-20 | 7C167A-25 | 7C167A-35 | 7C167A-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| MaximumAccess Time(ns) | 15 | 20 | 25 | 35 | 45 |  |
| MaximumOperating <br> Current (mA) | Commercial | 90 | 80 | 60 | 60 | 50 |
|  | Military |  | 80 | 70 | 60 | 50 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 20 to Pin 10)
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V

Output Current into Outputs (LOW) .................. 20 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
Operating Range

| Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |  |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 7C167A-15 |  | 7C167A-20 |  | 7C167A-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | $2 . .4$ |  | $2 . .4$ |  | $2 . .4$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}, 8.0 \mathrm{~mA} \mathrm{Mil} \end{aligned}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage ${ }^{[3]}$ |  |  | $-0.5$ | 0.8 | $-0.5$ | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LoadCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ OutputDisabled |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 90 |  | 80 |  | 60 | mA |
|  |  |  | Mil |  |  |  | 80 |  | 70 |  |
| $\mathrm{I}_{\text {SB }}$ | $\begin{aligned} & \text { AutomaticCE } \\ & \text { Power-DownCurrent }{ }^{[5]} \end{aligned}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ | Com'l |  | 40 |  | 40 |  | 20 | mA |
|  |  |  | Mil |  |  |  | 40 |  | 20 |  |


| Parameters | Description | Test Conditions |  | 7C167A-35 |  | 7C167A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | $2 . .4$ |  | $2 . .4$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}, 8.0 \mathrm{~mA} \text { Mil } \end{aligned}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage ${ }^{[3]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 60 |  | 50 | mA |
|  |  |  | Mil |  | 60 |  | 50 |  |
| $\mathrm{I}_{\text {SB }}$ | $\begin{aligned} & \text { AutomaticCE } \\ & \text { Power-DownCurrent }{ }^{[5]} \end{aligned}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ | Com'l |  | 20 |  | 15 | mA |
|  |  |  | Mil |  | 20 |  | 20 |  |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\quad \mathrm{V}_{\mathrm{IL}} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Duration of the short circuit should not exceed 30 seconds.
5. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the devicedeselected during $\mathrm{V}_{\text {CC }}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.

## =

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 10 | pF |
| Cout | OutputCapacitance |  | 10 | pF |
| $\mathrm{C}_{\text {CE }}$ | Chip Enable Capacitance |  | 6 | pF |

## AC Test Loads and Waveforms



THÉVENIN EQUIVALENT
OUTPUT 0 Commercial 01.9 V
OUTPUT O—— 1.73 V
Military

Switching Characteristics Over the Operating Range ${ }^{[2,7]}$

| Parameters | Description | 7C167A-15 |  | 7C167A-20 |  | 7C167A-25 |  | 7C167A-35 |  | 7C167A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
|  |  |  |  | 20 |  | 25 |  | 35 |  | 40 |  | ns |
| ${ }^{\text {taA }}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 |  | 40 | ns |
|  |  |  |  |  | 20 |  | 25 |  | 35 |  | 40 | ns |
| toha | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\overline{\mathrm{CE}}}$ HIGH to High $\mathrm{Z}^{[8,9]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{\text {[10] }}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW }}$ to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpwe | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8,9]}$ |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\overline{W E}}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

## Notes:

6. Tested initially and after any design or process changes that may affect these parameters.
7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
9. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signal must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms



Read Cycle No. 2 ${ }^{[11,13]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


Notes:
11. $\overline{\mathrm{WE}}$ is high for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{II}}$.
13. Address valid prior to or coincident with CE transition LOW.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[10,14]}$


## Typical DC and AC Characteristics








SEMICONDUCTOR
Typical DC and AC Characteristics (continued)


Ordering Information

| Speed (ns) | $\begin{array}{\|l\|} \hline \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{array}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | 80 | CY7C167A-15PC | P5 | Commercial |
|  |  | CY7C167A-15DC | D6 |  |
|  |  | CY7C167A-15VC | V5 |  |
| 20 | 80 | CY7C167A-20PC | P5 | Commercial |
|  |  | CY7C167A-20DC | D6 |  |
|  |  | CY7C167A-20LC | L51 |  |
|  |  | CY7C167A-20VC | V5 |  |
|  |  | CY7C167A-20DMB | D6 | Military |
|  |  | CY7C167A-20LMB | L51 |  |
|  |  | CY7C167A-20KMB | K71 |  |
| 25 | 60 | CY7C167A-25PC | P5 | Commercial |
|  |  | CY7C167A-25DC | D6 |  |
|  |  | CY7C167A-25LC | L51 |  |
|  |  | CY7C167A-25VC | V5 |  |
|  |  | CY7C167A-25DMB | D6 | Military |
|  |  | CY7C167A-25LMB | L51 |  |
|  |  | CY7C167A-25KMB | K71 |  |


| Speed (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 35 | 60 | CY7C167A-35PC | P5 | Commercial |
|  |  | CY7C167A-35DC | D6 |  |
|  |  | CY7C167A-35LC | L51 |  |
|  |  | CY7C167A-35VC | V5 |  |
|  |  | CY7C167A-35DMB | D6 | Military |
|  |  | CY7C167A-35LMB | L51 |  |
|  |  | CY7C167A-35KMB | K71 |  |
| 45 | 50 | CY7C167A-45PC | P5 | Commercial |
|  |  | CY7C167A-45DC | D6 |  |
|  |  | CY7C167A-45LC | L51 |  |
|  |  | CY7C167A-45VC | V5 |  |
|  |  | CY7C167A-45DMB | D6 | Military |
|  |  | CY7C167A-45LMB | L51 |  |
|  |  | CY7C167A-45KMB | K71 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{OHA}}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {ACE }}$ | 7,8,9,10,11 |
| WRITE CYCLE |  |
| ${ }_{\text {twC }}$ | 7,8,9,10,11 |
| ${ }_{\text {tSE }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {AW }}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7,8,9,10,11 |
| $\mathrm{t}_{\text {SA }}$ | 7,8,9,10,11 |
| tPWE | 7,8,9,10,11 |
| ${ }_{\text {t }}$ S | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7,8,9,10,11 |

Document \#: 38-00093-B


## SEMICONDUCTOR

## Features

- Automatic power-down when deselected (7C168)
- CMOS for optimum speed/power
- High speed
$-\mathrm{t}_{\mathrm{AA}}=25 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{ACE}}=15 \mathrm{~ns}$ (7C169)
- Low active power
$-385 \mathrm{~mW}$
- Low standby power (7C168)
$-83 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C168 and CY7C169 arehigh-performance CMOS static RAMs organized as 4096 by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}})$ and three-state drivers. The CY7C168 has an automatic power-down feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chip select $(\overline{\mathrm{CE}})$ andwrite enable $(\overline{\mathrm{WE}})$ inputs are both LOW. Data on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

## 4096 x 4 Static RAM

Reading the device is accomplished by taking the chipenable ( $\overline{\mathrm{CE}}$ ) LOW while ( $\overline{\mathrm{WE}}$ ) remainsHIGH. Under these condintions, the contents of the location specified on the address pins will appear on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ).


## Selection Guide

|  |  | 7C168-25 <br> $\mathbf{7 C 1 6 9 - 2 5}$ | $\mathbf{7 C 1 6 8 - 3 5}$ <br> $\mathbf{7 C 1 6 9 - 3 5}$ | $\mathbf{7 C 1 6 9 - 4 0}$ | $\mathbf{7 C 1 6 8 - 4 5}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 25 | 35 | 40 | 45 |
| MaximumOperating <br> Current (mA) | Commercial | 90 | 90 | 70 | 70 |
|  | Military |  | 90 | 70 | 70 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


Output Current into Outputs (Low) .................. 20 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)


Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | $\begin{aligned} & \text { 7C168-25 } \\ & \text { 7C169-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C168-35 } \\ & \text { 7C169-35 } \end{aligned}$ |  | 7C169-40 |  | 7C168-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 40 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\overline{C E}}$ LOW to Data Valid $\quad 7 \mathrm{C} 168$ |  | 25 |  | 35 |  |  |  | 45 | ns |
|  | 7C169 |  | 15 |  | 25 |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{\mathrm{CE}}} \text { LOW to Low } \mathrm{Z}^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE LOW to Power-Up(7C168) }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down(7C168) }}$ |  | 25 |  | 25 |  |  |  | 30 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Read CommandSet-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| WRITECYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {W }}$ WC | Write Cycle Time | 25 |  | 35 |  | 40 |  | 40 |  | ns |
| ${ }_{\text {t }}$ SCE | $\overline{\text { CE }}$ LOW to Write End | 25 |  | 30 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 40 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 30 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}} \text { HIGH to Low } \mathrm{Z}^{[6]}$ | 6 |  | 6 |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ |  | 10 |  | 15 |  | 20 |  | 20 | ns |

Notes:
5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
7. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


Read Cycle ${ }^{[9,11]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[8]}$


## Notes:

9. $\overline{\mathrm{WE}}$ is high for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[8,12]}$


Typical DC and AC Characteristics


## Typical DC and AC Characteristics (continued)



## Ordering Information

| Speed <br> (ns) | $\begin{aligned} & \mathrm{I}_{\mathbf{C C}} \\ & (\mathrm{mA}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 25 | 90 | CY7C168-25PC | P5 | Commercial |
|  |  | CY7C168-25DC | D6 |  |
|  |  | CY7C168-25LC | L51 |  |
|  |  | CY7C168-25VC | V5 |  |
| 35 | 90 | CY7C168-35PC | P5 | Commercial |
|  |  | CY7C168-35DC | D6 |  |
|  |  | CY7C168-35LC | L51 |  |
|  |  | CY7C168-35VC | V5 |  |
|  |  | CY7C168-35DMB | D6 | Military |
|  |  | CY7C168-35LMB | L51 |  |
| 45 | 70 | CY7C168-45PC | P5 | Commercial |
|  |  | CY7C168-45DC | D6 |  |
|  |  | CY7C168-45LC | L51 |  |
|  |  | CY7C168-45VC | V5 |  |
|  |  | CY7C168-45DMB | D6 | Military |
|  |  | CY7C168-45LMB | L51 |  |


| Speed (ns) | $\underset{(\mathbf{m A})}{\mathbf{I}_{\mathbf{C C}}}$ | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 25 | 90 | CY7C169-25PC | P5 | Commercial |
|  |  | CY7C169-25DC | D6 |  |
|  |  | CY7C169-25LC | L51 |  |
|  |  | CY7C169-25VC | V5 |  |
| 35 | 90 | CY7C169-35PC | P5 | Commercial |
|  |  | CY7C169-35DC | D6 |  |
|  |  | CY7C169-35LC | L51 |  |
|  |  | CY7C169-35VC | V5 |  |
|  |  | CY7C169-35DMB | D6 | Military |
|  |  | CY7C169-35LMB | L51 |  |
| 40 | 70 | CY7C169-40PC | P5 | Commercial |
|  |  | CY7C169-40DC | D6 |  |
|  |  | CY7C169-40LC | L51 |  |
|  |  | CY7C169-40VC | V5 |  |
|  |  | CY7C169-40DMB | D6 | Military |
|  |  | CY7C169-40LMB | L51 |  |

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}[13]$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}{ }^{[13]}$ | $1,2,3$ |

Notes:
13. 7C168 only.

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
|  |  |

Document \#: 38-00034-D

## $4096 \times 4$ R/W RAM

## Features

- Automatic power-down when deselected (7C168A)
- CMOS for optimum speed/power
- High speed
$-t_{\mathrm{AA}}=15 \mathrm{~ns}$
$-\mathbf{t}_{\mathrm{ACE}}=10 \mathrm{~ns}(7 \mathrm{C169A})$
- Low active power
- 385 mW
- Low standby power (7C168)
$-83 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- $\mathrm{V}_{\mathrm{IH}}$ of $\mathbf{2 . 2 V}$
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C168A and CY7C169A are highperformance CMOS static RAMs organized as 4096 by 4 bits. Easy memory expansionis provided by an active LOW chip enable ( $\overline{\mathrm{CE}})$ and three-state drivers. The CY7C168A has an automatic power-down feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chipselect ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ )
is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ). Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while (WE) remains HIGH. Under these conditions, the contents of the location specified on the address pins will appear on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ).
The input/output pins remain in a high-impedance state when chip enable is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.
A die coat is used to insure alpha immunity.


## Selection Guide

|  |  | 7C168A-15 <br> 7C169A-15 | 7C168A-20 <br> 7C169A-20 | 7C168A-25 <br> 7C169A-25 | 7C168A-35 <br> 7C169A-35 | 7C169A-40 | 7C168A-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 20 | 25 | 35 | 40 | 45 |  |
| MaximumOperating <br> Current(mA) | Commercial | 115 | 90 | 70 | 70 | 50 | 50 |
|  | Military |  | 90 | 80 | 70 | 70 | 70 |

$\qquad$

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$
Ambient Temperaturewith
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 20 to Pin 10) ......................... $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V

Output Current into Outputs (Low) .................. 20 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $\quad>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature
2. See the last page of this specification for Group A subgroup testing information.
3. $\quad \mathrm{V}_{\mathrm{IL}} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)


Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms



Notes:
5. Tested initially and after any design or process changes that may affect these parameters.
6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.

CYPRESS
SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | $\begin{aligned} & \text { 7C168A-15 } \\ & \text { 7C169A-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C168A-20 } \\ & \text { 7C169A-20 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 168 \mathrm{~A}-25 \\ & \text { 7C169A-25 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | Power Supply Current 7C168A |  | 15 |  | 20 |  | 25 | ns |
|  | 7C169A |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low ${ }^{[7.8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,9]}$ |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE LOW }}$ to Power Up (7C168) | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down(7C168) }}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {RCS }}$ | ReadCommandSet-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 7 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,9]}$ |  | 5 |  | 5 |  | 5 | ns |

## Notes:

7. At any given temperature and voltage condition, $\mathrm{T}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for all devices. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in part (b) of AC Test Loads and Waveforms.
8. 3-ns minimum for the CY7C169A.
9. $t_{H Z C E}$ and $t_{H Z W E}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (a) of Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signal must be LOW to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
14. If CE goes HIGH simultaneously with WEHIGH, the output remains in a high-impedance state.

Switching Characteristics Over the Operating Range ${ }^{[3,6]}$ (continued)

| Parameters | Description | $\begin{aligned} & \text { 7C168A-35 } \\ & \text { 7C169A-35 } \end{aligned}$ |  | 7C169A-40 |  | 7C168A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 40 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | PowerSupply Current ${ }^{\text {a }}$ 年168A |  | 35 |  | 40 |  | 45 | ns |
|  | 7C169A |  | 25 |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[7.8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\overline{C E}}$ HIGH to High ${ }^{[7,9]}$ |  | 15 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power Up(7C168) | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down(7C168) |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{RCS}}$ | ReadCommandSet-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | ns |
| WRITECYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 25 |  | 35 |  | 40 |  | ns |
| ${ }_{\text {t }}$ SCE | $\overline{\overline{C E}}$ LOW to Write End | 25 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\overline{W E}}$ Pulse Width | 20 |  | 20 |  | 20 |  | ns |
| tsD | Data Set-Up to Write End | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,9]}$ |  | 10 |  | 15 |  | 15 | ns |

## Switching Waveforms



Switching Waveforms (continued)
Read Cycle ${ }^{[11,13]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[10]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[10,14]}$


CY7C168A
CY7C169A

## Typical DC and AC Characteristics








TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


NORMALIZED ICC vs. CYCLE TIME


CYPRESS
SEMICONDUCTOR $\qquad$
Ordering Information

| $\begin{array}{\|c} \hline \text { Speed } \\ \text { (ns) } \end{array}$ | $\begin{array}{\|l\|l} \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{array}$ | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ | Speed (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 115 | CY7C168A-15PC | P5 | Commercial | 15 | 115 | CY7C169A-15PC | P5 | Commercial |
|  |  | CY7C168A-15DC | D6 |  |  |  | CY7C169A-15DC | D6 |  |
|  |  | CY7C168A-15VC | V5 |  |  |  | CY7C169A-15VC | V5 |  |
| 20 | 90 | CY7C168A-20PC | P5 | Commercial | 20 | 90 | CY7C169A-20PC | P5 | Commercial |
|  |  | CY7C168A-20DC | D6 |  |  |  | CY7C169A-20DC | D6 |  |
|  |  | CY7C168A-20VC | V5 |  |  |  | CY7C169A-20VC | V5 |  |
|  |  | CY7C168A-20DMB | D6 | Military |  |  | CY7C169A-20DMB | D6 | Military |
|  |  | CY7C168A-20LMB | L51 |  |  |  | CY7C169A-20LMB | L51 |  |
|  |  | CY7C168A-20FMB | F71 |  |  |  | CY7C169A-20FMB | F71 |  |
|  |  | CY7C168A-20KMB | K71 |  |  |  | CY7C169A-20KMB | K71 |  |
| 25 | 70 | CY7C168A-25PC | P5 | Commercial | 25 | 70 | CY7C169A-25PC | P5 | Commercial |
|  |  | CY7C168A-25DC | D6 |  |  |  | CY7C169A-25DC | D6 |  |
|  |  | CY7C168A-25LC | L51 |  |  |  | CY7C169A-25LC | L51 |  |
|  |  | CY7C168A-25VC | V5 |  |  |  | CY7C169A-25VC | V5 |  |
|  | 80 | CY7C168A-25DMB | D6 | Military |  | 80 | CY7C169A-25DMB | D6 | Military |
|  |  | CY7C168A-25LMB | L51 |  |  |  | CY7C169A-25LMB | L51 |  |
|  |  | CY7C168A-25FMB | F71 |  |  |  | CY7C169A-25FMB | F71 |  |
|  |  | CY7C168A-25KMB | K71 |  |  |  | CY7C169A-25KMB | K71 |  |
| 35 | 70 | CY7C168A-35PC | P5 | Commercial | 35 | 70 | CY7C169A-35PC | P5 | Commercial |
|  |  | CY7C168A-35DC | D6 |  |  |  | CY7C169A-35DC | D6 |  |
|  |  | CY7C168A-35LC | L51 |  |  |  | CY7C169A-35LC | L51 |  |
|  |  | CY7C168A-35VC | V5 |  |  |  | CY7C169A-35VC | V5 |  |
|  |  | CY7C168A-35DMB | D6 | Military |  |  | CY7C169A-35DMB | D6 | Military |
|  |  | CY7C168A-35LMB | L51 |  |  |  | CY7C169A-35LMB | L51 |  |
|  |  | CY7C168A-35FMB | F71 |  |  |  | CY7C169A-35FMB | F71 |  |
|  |  | CY7C168A-35KMB | K71 |  |  |  | CY7C169A-35KMB | K71 |  |
| 45 | 50 | CY7C168A-45PC | P5 | Commercial | 45 | 50 | CY7C169A-45PC | P5 | Commercial |
|  |  | CY7C168A-45DC | D6 |  |  |  | CY7C169A-45DC | D6 |  |
|  |  | CY7C168A-45LC | L51 |  |  |  | CY7C169A-45LC | L51 |  |
|  |  | CY7C168A-45VC | V5 |  |  |  | CY7C169A-45VC | V5 |  |
|  | 70 | CY7C168A-45DMB | D6 | Military |  | 70 | CY7C169A-45DMB | D6 | Military |
|  |  | CY7C168A-45LMB | L51 |  |  |  | CY7C169A-45LMB | L51 |  |
|  |  | CY7C168A-45FMB | F71 |  |  |  | CY7C169A-45FMB | F71 |  |
|  |  | CY7C168A-45KMB | K71 |  |  |  | CY7C169A-45KMB | K71 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}{ }^{[15]}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}{ }^{[15]}$ | $1,2,3$ |

Note:
15. 7C168 only.

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RCH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00095-D

## Features

- CMOS for optimum speed/power
- High speed
$-\mathrm{t}_{\mathrm{AA}}=25 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{ACS}}=15 \mathrm{~ns}$
- Low active power
- 495 mW (commercial)
- 660 mW (military)
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- Output enable


## Functional Description

The CY7C170 is a high-performance CMOS static RAM organized as 4096 words by 4 bits. Easy memory expansion is provided by an active LOW chip select ( $\overline{\mathrm{CS}}$ ), an active LOW output enable ( $\overline{\mathrm{OE}}$ ), and three-state drivers.
Writing to the device is accomplished when the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four I/O pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location specified on the address pins $\left(\mathrm{A}_{0}\right.$ through $\left.\mathrm{A}_{11}\right)$.

Readingthe device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE})}$ LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the I/O pins.
The I/O pins stay in high-impedance state when chip select $(\overline{\mathrm{CS}})$ or output enable $(\overline{\mathrm{OE}})$ is HIGH, or write enable ( $\widehat{\mathrm{WE}}$ ) is LOW.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



Pin Configurations


## Selection Guide

|  |  | $\mathbf{7 C 1 7 0} \mathbf{- 2 5}$ | 7C170-35 | 7C170-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) | 25 | 35 | 45 |  |
| MaximumOperating <br> Current (mA) | Commercial | 90 | 90 | 90 |
|  | Military |  | 120 | 120 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. For userguidelines,
nottested.)
Storage Temperature $\ldots \ldots . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential

| (Pin 22 to Pin 11) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | -0.5 V to +7.0 V |
| :--- | :--- |
| DC Voltage Applied to Outputs |  |
| in High ZState $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | -0.5 V to +7.0 V |
| DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots$ | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) $\ldots \ldots \ldots \ldots \ldots \ldots .20 \mathrm{~mA}$ |  |

Static Discharge Voltage . ............................ . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{2]}$

| Parameters | Description | Test Conditions |  | $7 \mathrm{C170}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -50 | +50 | $\mu \mathrm{A}$ |
| IOS | OutputShort Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 90 | mA |
|  |  |  | Mil |  | 120 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| C $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 10 | pF |  |

## Notes

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms


(a)

(b)
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.


CY7C170
Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | 7C170-25 |  | 7C170-35 |  | 7C170-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| toHA | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS LOW to Data Valid }}$ |  | 15 |  | 25 |  | 30 | ns |
| ${ }^{\text {t }}$ DOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 15 |  | 15 |  | 15 | ns |
| tızCS | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\overline{C E}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 20 |  | 25 | ns |
| WRITECYCLE ${ }^{\text {[8] }}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 35 |  | 40 |  | ns |
| ${ }^{\text {t }}$ SCS | $\overline{\text { CS LOW to Write End }}$ | 25 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {t }}$ S | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE HIGH to High Z }}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 6 |  | 6 |  | 6 |  | ns |

Notes:
5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
6. ${ }^{\mathrm{t}} \mathrm{HZOE},{ }^{\mathrm{t}} \mathrm{HZCS}$, and $\mathrm{t}_{\text {HZWE }}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZCS }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. ${ }^{[9,10]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[9,11]}$


C170-7
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8,12]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[8,12,13]}$


## _ _ _ _ _ _ _

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C170-25PC | P9 | Commercial |
|  | CY7C170-25DC | D10 |  |
|  | CY7C170-25VC | V13 |  |
|  | CY7C170-35PC | P9 | Commercial |
|  | CY7C170-35DC | D10 |  |
|  | CY7C170-35VC | V13 |  |
|  | CY7C170-35DMB | D10 | Military |
| 45 | CY7C170-45PC | P9 | Commercial |
|  | CY7C170-45DC | D10 |  |
|  | CY7C170-45VC | V13 |  |
|  | CY7C170-45DMB | D10 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00035-E

## Features

- CMOS for optimum speed/power
- High speed
$-t_{\mathrm{AA}}=15 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{ACS}}=10 \mathrm{~ns}$
- Low active power
-495 mW (commercial)
-660 mW (military)
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- Output enable
- $\mathrm{V}_{\text {IH }}$ of $\mathbf{2 . 2 V}$


## Functional Description

The CY7C170A is a high-performance CMOS static RAM organized as 4096 words by 4 bits. Easy memory expansion is provided by an active LOW chip select (CS), an active LOW output enable (OE) and three-state drivers.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input/output pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{3}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

Reading the device is accomplishedbytaking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four data I/O pins.
The I/O pins stay in high-impedance state when chip select (CS) or output enable ( $\overline{\mathrm{OE} \text { ) }}$ is HIGH, or write enable ( $\overline{\mathrm{WE}}$ ) is LOW. A die coat is used to insure alpha immunity.

## Logic Block Diagram



C170A-1

## Pin Configurations



C170A-2


## Selection Guide

|  |  | 7C170A-15 | 7C170A-20 | 7C170A-25 | 7C170A-35 | 7C170A-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating <br> Current (mA) | Commercial | 115 | 90 | 90 | 90 | 90 |
|  | Military |  | 120 | 120 | 120 | 120 |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . $\quad>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-upCurrent.................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms



(a)
(b)
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.


C170A-4

SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[1,5]}$

| Parameters | Description | 7C170A-15 |  | 7C170A-20 |  | 7C170A-25 |  | 7C170A-35 |  | 7C170A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| toha | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 10 |  | 15 |  | 15 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 10 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| ${ }^{\text {t }}$ LZOE | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| WRITECYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WEPulse Width }}$ | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE HIGH to High } \mathrm{Z}}$ |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low Z }}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

Notes:
5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {HZCE }}$ and $t_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $\mathrm{t}_{\text {LZCS }}$ for any given device. These parameters are sampled and not $100 \%$ tested.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Data $\mathrm{I} / \mathrm{O}$ will be high-impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
13. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. ${ }^{[9,10]}$

ADDRESS

DATA OUT


Switching Waveforms (continued)
Read Cycle No. 2 ${ }^{[9,11]}$


Write Cycle No. $1^{[8,12]}$


Write Cycle No. ${ }^{[8,12,13]}$


Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C170A-15PC | P9 | Commercial |
|  | CY7C170A-15DC | D10 |  |
|  | CY7C170A-15VC | V13 |  |
| 20 | CY7C170A-20PC | P9 | Commercial |
|  | CY7C170A-20DC | D10 |  |
|  | CY7C170A-20VC | V13 |  |
|  | CY7C170A-20DMB | D10 | Military |
|  | CY7C170A-20KMB | K73 |  |
| 25 | CY7C170A-25PC | P9 | Commercial |
|  | CY7C170A-25DC | D10 |  |
|  | CY7C170A-25VC | V13 |  |
|  | CY7C170A-25DMB | D10 | Military |
|  | CY7C170A-25KMB | K73 |  |
| 35 | CY7C170A-35PC | P9 | Commercial |
|  | CY7C170A-35DC | D10 |  |
|  | CY7C170A-35VC | V13 |  |
|  | CY7C170A - 35DMB | D10 | Military |
|  | CY7C170A-35KMB | K73 |  |
| 45 | CY7C170A-45PC | P9 | Commercial |
|  | CY7C170A - 45DC | D10 |  |
|  | CY7C170A-45VC | V13 |  |
|  | CY7C170A-45DMB | D10 | Military |
|  | CY7C170A-45KMB | K73 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\text {RC }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{OHA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{ACS}}$ | 7, 8, 9, 10, 11 |
| tooe | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | 7, 8, 9, 10, 11 |
| ${ }_{\text {tscs }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| tpwe | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |

Document \#: 38-00096-B

## 4096 x 4 Static R/W RAM Separate I/O

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-\mathrm{t}_{\mathrm{AA}}=\mathbf{2 5} \mathbf{n s}$
- Transparent Write (7C171)
- Low active power
- $\mathbf{3 8 5} \mathrm{mW}$
- Low standby power
$-83 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C171 and CY7C172 are highperformance CMOS static RAMs organized as 4096 by 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable (CE) and threestate drivers. They have an automatic pow-er-down feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input pins ( $I_{0}$ through $\mathrm{I}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four data output pins $\left(\mathrm{O}_{0}\right.$ through $\left.\mathrm{O}_{3}\right)$.
The output pins stay in high-impedance state when write enable ( $\overline{\mathrm{WE}}$ ) is LOW (7C171 only), or chip enable (CE) is HIGH.
A die coat is used to insure alpha immunity.

Logic Block Diagram


## Pin Configurations

C171-2


C171-3

## Selection Guide

|  |  | 7C171-25 <br> 7C172-25 | 7C171-35 <br> 7C172-35 | 7C171-45 <br> 7C172-45 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 35 | 45 |
| Maximum Operating <br> Current (mA) | Commercial | 90 | 90 | 70 |
|  | Military |  | 90 | 70 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines,
not tested.)

| Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Power Applied .................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | . -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| Output Current into Outputs (Low) | 20 mA |

Static Discharge Voltage .......................... . >2001V (per MIL-STD-883, Method 3015)
Latch-Up Current $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & 7 \mathrm{C} 171-25 \\ & 7 \mathrm{C} 172-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C171-35 } \\ & 7 \mathrm{C} 172-35 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C171-45 } \\ & \text { 7C172-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 |  | 2.2 |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled |  | - 50 | +50 | - 50 | +50 | - 50 | +50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | - 350 |  | - 350 |  | - 350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 90 |  | 90 |  | 70 | mA |
|  |  |  | Mil |  | 90 |  | 90 |  | 70 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-Down Current | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ | Com'l |  | 20 |  | 20 |  | 15 | mA |
|  |  |  | Mil |  | 40 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power-Down Current | $\frac{M a x}{C E} \geq V_{C C},-0.3 V$ | Com'l |  | 15 |  | 15 |  | 15 | mA |
|  |  |  | Mil |  | 40 |  | 20 |  | 20 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms

3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters

(a)

(b)

THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

|  | Description | $\begin{aligned} & \hline \text { 7C171-25 } \\ & 7 \mathrm{C} 172-25 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C171-35} \\ & 7 \mathrm{C} 172-35 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C171-45 } \\ & 7 \mathrm{C} 172-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{LZCE}}$ | $\overline{\mathrm{CE}}$ LOW to Low Z[6] | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}$ HIGH to High Z[6,7] |  | 10 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 25 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{RCS}}$ | Read Command Set-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | ns |

WRITE CYCLE ${ }^{[8]}$

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 25 |  | 35 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW to Write End }}$ | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low }{ }^{[6]} \text { (7C172) }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE L }}$ LOW to High $\mathrm{Z}^{[6,7]}$ (7C172) |  | 10 |  | 5 |  | 20 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\mathrm{WE}}$ LOW to Data Valid (7C171) |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ADV}}$ | Data Valid to Output Valid (7C171) |  | 25 |  | 30 |  | 35 | ns |

Notes:
5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathbf{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
7. $t_{\text {HZCE }}$ and tHZWE are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referencd to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.

## Switching Waveforms




Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8]}$


Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[8,12]}$


CYPRESS
CY7C171

## Typical DC and AC Characteristics






TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE




NORMALIZED ICC vs. CYCLE TIME


## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C171-25PC | P13 | Commercial |
|  | CY7C171-25DC | D14 |  |
|  | CY7C171-25LC | L64 |  |
|  | CY7C171-25VC | V13 |  |
| 35 | CY7C171-35PC | P13 | Commercial |
|  | CY7C171-35DC | D14 |  |
|  | CY7C171-35LC | L64 |  |
|  | CY7C171-35VC | V13 |  |
|  | CY7C171-35DMB | D14 | Military |
|  | CY7C171-35LMB | L64 |  |
| 45 | CY7C171-45PC | P13 | Commercial |
|  | CY7C171-45DC | D14 |  |
|  | CY7C171-45LC | L64 |  |
|  | CY7C171-45VC | V13 |  |
|  | CY7C171-45DMB | D14 | Military |
|  | CY7C171-45LMB | L64 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C172-25PC | P13 | Commercial |
|  | CY7C172-25DC | D14 |  |
|  | CY7C172-25LC | L64 |  |
|  | CY7C172-25VC | V13 |  |
| 35 | CY7C172-35PC | P13 | Commercial |
|  | CY7C172-35DC | D14 |  |
|  | CY7C172-35LC | L64 |  |
|  | CY7C172-35VC | V13 |  |
|  | CY7C172-35DMB | D14 | Military |
|  | CY7C172-35LMB | L64 |  |
| 45 | CY7C172-45PC | P13 | Commercial |
|  | CY7C172-45DC | D14 |  |
|  | CY7C172-45LC | L64 |  |
|  | CY7C172-45VC | V13 |  |
|  | CY7C172-45DMB | D14 | Military |
|  | CY7C172-45LMB | L64 |  |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| toha | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE }}$ | 7, 8, 9, 10,11 |
| trcs | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{RCH}}$ | 7, 8, 9, 10,11 |
| WRITE CYCLE |  |
| $t_{\text {w }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {SCE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| ${ }_{\text {t }}$ A | 7, 8, 9, 10, 11 |
| tPWE | 7, 8, 9, 10, 11 |
| ${ }_{\text {t }}$ D | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |
| $t_{\text {AWE }}{ }^{[13]}$ | 7, 8, 9, 10, 11 |
| $t_{\text {ADV }}{ }^{[13]}$ | 7, 8, 9, 10, 11 |

Note:
13. 7 C 171 only.

Document \#: 38-00036-E

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-\mathrm{t}_{\mathrm{AA}}=\mathbf{1 5} \mathrm{ns}$
- Transparent write (7C171A)
- Low active power
$-\mathbf{3 7 5} \mathrm{mW}$
- Low standby power
- 93 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C171A and CY7C172A are highperformance CMOS static RAMs organized as 4096 by 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ) and threestate drivers. They have an automatic pow-er-down feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable $(\overline{\mathrm{WE}})$ inputs are both LOW. Data on the four input/output pins ( $\mathrm{I}_{0}$ through $\mathrm{I}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).

## 4096 x 4 Static R/W RAM Separate I/O

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.
The output pins remain in a high-impedance state when write enable ( $\overline{\mathrm{WE}}$ ) is LOW (7C172A only), or chip enable is HIGH.
A die coat is used to insure alpha immunity.

## Pin Configurations



C171A-2


## Selection Guide

|  |  | 7C171A-15 <br> 7C172A-15 | 7C171A-20 <br> 7C172A-20 | 7C171A-25 <br> 7C172A-25 | 7C171A-35 <br> 7C172A-35 | 7C171A-45 <br> 7C172A-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | MaximumAccess Time(ns) |  |  | 15 | 20 | 25 | 35 |
| MaximumOperating <br> Current $(\mathrm{mA})$ | Commercial | 115 | 80 | 70 | 70 | 50 |
|  | Military |  | 90 | 80 | 70 | 70 |

Maximum Ratings
(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ}{ }^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Supply Voltage to Ground Potential....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage $\qquad$ -3.0 V to +7.0 V
Output Current into Outputs (Low)
20 mA

Static Discharge Voltage ............................. . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters SEMICONDUCTOR

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |  |  |

## AC Test Loads and Waveforms



(b) C171A-4


C171A-5

Equivalent to: THÉVENIN EQUIVALENT


## Switching Characteristics Over the Operating Range ${ }^{2,5]}$

| Parameters | Description | $\begin{aligned} & \text { 7C171A-15 } \\ & \text { 7C172A-15 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C171A}-20 \\ \text { 7C172A-20 } \end{array}$ |  | $\begin{aligned} & \hline 7 \mathrm{C171A-25} \\ & \text { 7C172A-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C171A-35 } \\ & \text { 7C172A-35 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{Cl71A}-45 \\ \text { 7C172A-45 } \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| toHA | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to LOW ${ }^{[6]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\text { CE }}$ HIGH to HIGH Z ${ }^{[6,7]}$ |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE LOW to Power Up }}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power Down |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{RCS}}$ | ReadCommandSet-up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {RCH }}$ | Read Command Hold | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

WRITECYCLE ${ }^{[8]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW }}$ to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $1 / 118$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{I}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low }}{ }^{[6]}$ (7C172A) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WELOW }}$ to High ${ }^{[6,7]}$ (7C172A) |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WEL }}$ LOW to Data Valid(7C171A) |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ADV}}$ | Data Valid to Output Valid (7C171A) |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |

## Notes:

5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZ}}$ is less than $\mathrm{t}_{\mathrm{LZ}}$ for any given device.
7. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH . The data input setup and hold timing should be referencd to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a bigh-impedance state (7C172A).

## Switching Waveforms

Read Cycle No. 1 ${ }^{[9,10]}$


## Switching Waveforms

Read Cycle No. 2 ${ }^{[9,11]}$


Write Cycle No. 1 (产 Controlled) ${ }^{[8]}$


Write Cycle No. $2(\overline{\mathbf{C E}} \text { Controlled) })^{[8,12]}$











## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C171A-15PC | P13 | Commercial |
|  | CY7C171A-15DC | D14 |  |
|  | CY7C171A-15LC | L64 |  |
|  | CY7C171A-15VC | V13 |  |
| 20 | CY7C171A-20PC | P13 | Commercial |
|  | CY7C171A-20DC | D14 |  |
|  | CY7C171A-20LC | L64 |  |
|  | CY7C171A-20VC | V13 |  |
|  | CY7C171A-DMB | D14 | Military |
|  | CY7C171A-LMB | L64 |  |
|  | CY7C171A-KMB | K73 |  |
| 25 | CY7C171A-25PC | P13 | Commercial |
|  | CY7C171A-25DC | D14 |  |
|  | CY7C171A-25LC | L64 |  |
|  | CY7C171A-25CC | V13 |  |
|  | CY7C171A-25DMB | D14 | Military |
|  | CY7C171A-25LMB | L64 |  |
|  | CY7C171A-25KMB | K73 |  |
| 35 | CY7C171A-35PC | P13 | Commercial |
|  | CY7C171A-35DC | D14 |  |
|  | CY7C171A-35LC | L64 |  |
|  | CY7C171A-35VC | V13 |  |
|  | CY7C171A-35DMB | D14 | Military |
|  | CY7C171A-35LMB | L64 |  |
|  | CY7C171A-35KMB | K73 |  |
| 45 | CY7C171A-45PC | P13 | Commercial |
|  | CY7C171A-45DC | D14 |  |
|  | CY7C171A-45LC | L64 |  |
|  | CY7C171A-45VC | V13 |  |
|  | CY7C171A-45DMB | D14 | Military |
|  | CY7C171A-45LMB | L64 |  |
|  | CY7C171A-45KMB | K73 |  |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C172A-15PC | P13 | Commercial |
|  | CY7C172A-15DC | D14 |  |
|  | CY7C172A-15LC | L64 |  |
|  | CY7C172A-15VC | V13 |  |
| 20 | CY7C172A-20PC | P13 | Commercial |
|  | CY7C172A-20DC | D14 |  |
|  | CY7C172A-20LC | L64 |  |
|  | CY7C172A-20VC | V13 |  |
|  | CY7C172A-20DMB | D14 | Military |
|  | CY7C172A-20LMB | L64 |  |
|  | CY7C172A-20KMB | K73 |  |
| 25 | CY7C172A-25PC | P13 | Commercial |
|  | CY7C172A-25DC | D14 |  |
|  | CY7C172A-25LC | L64 |  |
|  | CY7C172A-25VC | V13 |  |
|  | CY7C172A-25DMB | D14 | Military |
|  | CY7C172A-25LMB | L64 |  |
|  | CY7C172A-25KMB | K73 |  |
| 35 | CY7C172A-35PC | P13 | Commercial |
|  | CY7C172A-35DC | D14 |  |
|  | CY7C172A-35LC | L64 |  |
|  | CY7C172A-35VC | V13 |  |
|  | CY7C172A-35DMB | D14 | Military |
|  | CY7C172A-35LMB | L64 |  |
|  | CY7C172A-35KMB | K73 |  |
| 45 | CY7C172A-45PC | P13 | Commercial |
|  | CY7C172A-45DC | D14 |  |
|  | CY7C172A-45LC | L64 |  |
|  | CY7C172A-45VC | V13 |  |
|  | CY7C172A-45DMB | D14 | Military |
|  | CY7C172A-45LMB | L64 |  |
|  | CY7C172A-45KMB | K73 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathbf{t}_{\text {RC }}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{RCS}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{RCH}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathbf{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathbf{S A}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{AWE}}{ }^{[13]}$ | $7,8,9,10,11$ |
| $\mathbf{t}_{\mathrm{ADV}}{ }^{[13]}$ | $7,8,9,10,11$ |

Note:
13. 7C171A only.

Document \#: 38-00104-B

## Features

- Supports $\mathbf{5 0 - M H z}$ cache systems
- 32K by 9 common I/O
- BiCMOS for optimum speed/power
- 14-ns access delay (clock to output)
- Two-bit wraparound counter supporting the 486 burst sequence (7B173)
- Two-bit wraparound counter supporting the linear burst sequence (7B174)
- Separate address strobes from processor and from cache controller
- Synchronous self-timed write
- Direct interface with the processor and external cache controller
- Two complementary synchronous chip selects
- Asynchronous output enable


## Functional Description

The CY7B173 and CY7B174 are 32K by 9 synchronous cache RAMs designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 14 ns . A 2-bit onchip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.
The CY7B173 is designed for Intel i486-based systems; its counter follows the burst sequence of the i486. The CY7B174
is architected for other processors with linear burst sequences. Burst accesses can be initiated with the processor address strobe ( $\overline{\mathrm{ADSP}}$ ) or the cache controller address strobe ( $\overline{\mathrm{ADSC}}$ ) inputs. Address advancement is controlled by the address advancement ( $\overline{\mathrm{ADV}}$ ) input.
A synchronous self-timed write mechanismis provided to simplify the write interface. Two complementary synchronous chip select inputs are provided to support two banks of memory ( 256 Kbytes ) with no external logic. These signals, in conjunction with the asynchronous output enable (OE) signal, greatly simplify memory bank selection.


## Selector Guide

|  |  | $\begin{aligned} & \hline 7 B 173-14 \\ & \text { 7B174-14 } \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{~B} 173-18 \\ & \text { 7B174-18 } \end{aligned}$ | $\begin{aligned} & \text { 7B173-21 } \\ & 7 \mathrm{~B} 174-21 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 14 | 18 | 21 |
| Maximum Operating Current (mA) | Commercial | 210 | 210 | 210 |
|  | Military |  | 230 | 230 |

PRELIMINARY

## Functional Description (continued)

Single Write Accesses Initiated by ADSP
This access is initiated when the following conditions are satisfied at clock rise: (1) $\mathrm{CS}_{0}=1$ and $\overline{\mathrm{CS}}_{1}=0$ and (2) $\overline{\mathrm{ADSP}}$ is LOW. $\overline{\mathrm{ADSP}}$ triggered write cycles are completed in two clock periods. The address at $A_{0}$ through $A_{14}$ is loaded into the address advancement logic and delivered to the RAM core. The write signal is ignored in this cycle because the cache tag or other external logic use this clock period to perform address comparisons or protection checks. If the write is allowed to proceed, the write input to the CY7B173 and CY7B174 will be pulled LOW before the next clock rise.
If WE is LOW at the next clock rise, information presented at $D_{0}$ through $\mathrm{D}_{8}$ will be stored into the location specified by the address advancement logic. Because the CY7B173 and CY7B174 are common I/O devices, the outputenable signal( OE ) mustbe deasserted before data from the CPU is delivered to $\mathrm{D}_{0}$ through $\mathrm{D}_{8}$. As a safety precaution, the data lines ( $\mathrm{D}_{0}$ through $\mathrm{D}_{8}$ ) are three-stated in the cycle where WE is sampled LOW, regardless of the state of the $\overline{O E}$ input.

## Single Write Accesses Initiated by $\overline{\text { ADSC }}$

This write access is initiated when the following conditions are satisfied at rising edge of the clock: (1) $\mathrm{CS}_{0}=1$ and $\mathrm{CS}_{1}=0$, (2) $\overline{\text { ADSC }}$ is LOW, and (3) $\overline{\text { WE }}$ is LOW. $\overline{\text { ADSC trigger accesses are }}$ completed in a single clock cycle.
The address at $A_{0}$ through $\mathrm{A}_{14}$ is loaded into the address advancement logic and delivered to the RAM core. Information presented at $D_{0}$ through $D_{8}$ will be stored into the location specified by the address advancement logic. Since the CY7B173 and CY7B174 are common I/O devices, the output enable signal (OE) must be deasserted before data from the cache controller is delivered to $D_{0}$ through $\mathrm{D}_{8}$. As a safety precaution, the data lines $\left(\mathrm{D}_{0}\right.$ through $\mathrm{D}_{8}$ ) are three-statedin the cycle where WE is sampledLOW regardless of the state of the $\overline{O E}$ input.

## Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) $\mathrm{CS}_{0}=1$ and $\overline{\mathrm{CS}}_{1}=0$, (2) $\overline{\mathrm{ADSP}}$ or ADSC is LOW, and (3) WE is HIGH. The address at $A_{0}$ through
$\mathrm{A}_{14}$ is stored into the address advancement logic and delivered to the RAM core. If the output enable ( $\overline{\mathrm{OE} \text { ) signal is asserted }}$ (LOW), data will be available at $D_{0}$ through $D_{8}$ a maximum of 14 ns after clock rise.

## Burst Sequences

The CY7B173 provides a 2-bit wraparound counter implementing the Intel 80486 sequence (see Table 1). Note that the burst sequence depends on the location of the first burst address.
Table 1. Counter Implementation for the Intel 80486 Sequence

| First <br> Address |  | Second <br> Address |  | Third <br> Address |  | Fourth <br> Address |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A X X}_{\mathbf{X}}$ | $\mathbf{A}_{\mathbf{X}}$ | $\mathbf{A X X}_{\mathbf{X}}$ | $\mathbf{A}_{\mathbf{X}}$ | $\mathbf{A X X}_{\mathbf{X}}$ | $\mathbf{A}_{\mathbf{X}}$ | $\mathbf{A}_{\mathbf{X}}+\mathbf{1}$ | $\mathbf{A}_{\mathbf{X}}$ |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

The CY7B174 provides a two-bit wraparound counter implementing a linear sequence (see Table 2).

Table 2. Counter Implementation for a Linear Sequence

| First <br> Address |  | Second <br> Address |  | Third <br> Address |  | Fourth <br> Address |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A X X}_{\mathbf{X}}+\mathbf{1}$ | $\mathbf{A}_{\mathbf{X}}$ | $\mathbf{A}_{\mathbf{X}}+\mathbf{1}$ | $\mathbf{A}_{\mathbf{X}}$ | $\mathbf{A}_{\mathbf{X}}+\mathbf{1}$ | $\mathbf{A}_{\mathbf{X}}$ | $\mathbf{A}_{\mathbf{X}}+\mathbf{1}$ | $\mathbf{A}_{\mathbf{X}}$ |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

## Application Example

Figure 1 shows a 128 -Kbyte secondary cache for the 1486 using four CY7B173 cache RAMs and a CY7B181 cache tag. Address from the i486 is checked by the cache tag at the beginning of each access. Match reset is delivered to the cache controller after 12 ns .


Figure 1. Cache Using Four CY7B173s

CYPRESS
SEMICONDUCTOR

## Pin Definitions

| Signal Name | I/O | Description |
| :--- | :---: | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{14}$ | I | AddressInputs |
| CLK | I | llock |
| $\overline{\mathrm{WE}}$ | I | Write Enable |
| $\overline{\mathrm{OE}}$ | I | Output Enable |
| $\mathrm{CS}_{0}, \overline{\mathrm{C}}_{1}$ | I | ChipSelect |
| $\overline{\mathrm{ADV}}$ | I | Address Advance |
| $\overline{\mathrm{ADSP}}$ | I | Processor AddressStrobe |
| $\overline{\mathrm{ADSC}}$ | I | Cache Controller AddressStrobe |
| $\mathrm{D}_{0}-\mathrm{D}_{8}$ | $\mathrm{I} / \mathrm{O}$ | Data I/O |
| $\mathrm{V}_{\mathrm{CC}}$ | - | +5V Power Supply |
| $\mathrm{V}_{\mathrm{SS}}$ | - | Ground |
| $\mathrm{V}_{\mathrm{CCO}}$ | - | Output Buffer (Driver) Power Supply |
| $\mathrm{V}_{\mathrm{SSQ}}$ | - | Output Buffer (Driver) Ground |
| RESV | - | Reserved |

## Pin Descriptions

| Input Sign |  |
| :---: | :---: |
| CLK | Clock signal used as the reference for most on-chip operations. |
| $\overline{\text { ADSP }}$ | Address strobe signal from the processor: $\overline{\text { ADSP }}$ is asserted when the processor address is valid. If $\overline{\text { ADSP }}$ is LOW at clock rise, the address at $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ will be loaded into the address register and the address advancement logic. The write signal, $\bar{W} E$, is ignored in the clock cycle where ADSP is asserted. If both ADSP or ADSC are active at clock rise, only ADSP will be recognized. |
| $\overline{\text { ADSC }}$ | Address strobe signal from the cache controller: $\overline{\text { ADSC }}$ is asserted when a new address generated by the cache controller is ready to be strobed into the CY7B173/4. The write signal, $\overline{\mathrm{WE}}$, is recognized in the clock cycle where $\overline{\mathrm{ADSC}}$ is asserted. If both ADSP and ADSC are active at clock rise, only ADSP will be recognized. |
| $\mathrm{A}_{0}-\mathrm{A}_{14}$ | Address lines: These address inputs are loaded into the address register and the address advancement logic at clock rise if $\overline{\mathrm{ADSP}}$ or $\overline{\mathrm{ADSC}}$ is LOW. They are used to select one of the 32 K locations. |
| $\overline{\text { WE }}$ | Write Enable: This signal is sampled at the rising edge of the clock signal. If $\overline{\mathrm{WE}}=0$, a self-timed write operation will be initiated and data on $\mathrm{D}_{0}-\mathrm{D}_{8}$ will be stored into the selected memory location. The only exception occurs if both $\overline{\mathrm{ADSP}}$ and $\overline{\mathrm{WE}}$ are LOW at clock rise. In this case, the write signal is ignored. |
| $\overline{\text { ADV }}$ | Address Advance input: $\overline{\mathrm{ADV}}$ is sampled at the rising edge of the clock. In the case of the CY7B173, LOW at this input will advance the address in the advancement logic according to the Intel 80486 burst sequence. In the case of the CY7B174, the addresses will be advanced linearly. This input is ignored if ADSP or ADSC is active (LOW). |
| $\mathrm{CS}_{0}-\overline{\mathrm{CS}}_{1}$ | Chip Select inputs: $\mathrm{CS}_{0}$ is active HIGH and $\overline{\mathrm{CS}}_{1}$ is active LOW. Both inputs are sampled at clock rise if $\overline{\mathrm{ADSP}}$ or $\overline{\text { ADSC }}$ is LOW. The RAM is selected if $\mathrm{CS}_{0}=1$ and $\overline{\mathrm{CS}}_{1}=0$. |
| $\overline{\mathrm{OE}}$ | Output Enable - $\overline{\mathrm{OE}}$ is an asynchronous signal that disables all output drivers $\left(\mathrm{D}_{0}-\mathrm{D}_{8}\right)$ when it is deasserted. $\overline{\mathrm{OE}}$ should be deasserted during write cycles because the CY7B173,/4 is a common I/O device and three-state conflict may occur at the data pins. |
| RESV | Reserved |
| Bidirectional Signals |  |
| $\mathrm{D}_{0}-\mathrm{D}_{8}$ | Data I/O lines: During a read cycle, if $\overline{\mathrm{OE}}$ is asserted, data in the selected location will appear at these pins. During a write cycle, data presented at these pins is captured at clock rise and stored into the selected RAM location if $\overline{\mathrm{WE}}$ is LOW. All nine outputs will be placed in a three-state condition when $\overline{\mathrm{OE}}$ is deasserted, when the RAM is deselected via the chip select inputs, or during a write cycle. |

## Maximum Ratings

(Above which the useful life may be impaired. For userguidelines, not tested.)
Storage Temperature $\ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . . $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to GND $\ldots .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Input Voltage ${ }^{[1]} \ldots \ldots . . . . . . . .$.
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature ${ }^{[2]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Current into Outputs (LOW)
20 mA
Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 B 173-14 \\ & \text { 7B174-14 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 173-18,21 \\ & 7 \mathrm{~B} 174-18,21 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | -100 | +100 | $-100$ | +100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | $-300$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 210 |  | 210 | mA |
|  |  |  | Mil |  |  |  | 230 |  |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ : Addresses | InputCapacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 4.5 | pF |
| $\mathrm{C}_{\text {IN }}$ : Other Inputs |  |  | 6 | pF |
| Cout | OutputCapacitance |  | 13 | pF |

## Notes:

1. $\mathrm{V}_{\text {IL (min.) }}=-1.5 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters (PLCC package).

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


## CY7B173

PRELIMINARY
CY7B174

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7B173-14 } \\ & \text { 7B174-14 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 B 173-18 \\ & \text { 7B174-18 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 173-21 \\ & \text { 7B173-21 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency |  | 50 |  | 40 |  | 33 | MHz |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | ClockLOW | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set-Up Before CLK Rise | 2 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold After CLK Rise | 2 |  | 3 |  | 4 |  | ns |
| $\mathrm{t}_{\text {CDV }}$ | Data Output Valid After CLK Rise |  | 14 |  | 18 |  | 21 | ns |
| $\mathrm{t}_{\text {DOH }}$ | Data Output Hold After CLK Rise | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ADS }}$ | $\overline{\text { ADSP}}$, $\overline{\text { ADSC }}$ Set-Up Before CLK Rise | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | $\overline{\text { ADSP, }} \overline{\text { ADSC }}$ Hold After CLK Rise | 2 |  | 3 |  | 4 |  | ns |
| $t_{\text {WES }}$ | $\overline{\text { WE Set-Up Before CLK Rise }}$ | 3 |  | 4 |  | 5 |  | ns |
| $t_{\text {WEH }}$ | $\overline{\text { WE }}$ Hold After CLK Rise | 2 |  | 3 |  | 4 |  | ns |
| $\mathrm{t}_{\text {ADVS }}$ | $\overline{\overline{A D V}}$ Set-Up Before CLK Rise | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ADVH }}$ | $\overline{\text { ADV }}$ Hold After CLK Rise | 2 |  | 3 |  | 4 |  | ns |
| $\mathrm{t}_{\text {DS }}$ | Data Input Set-Up Before CLK Rise | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Input Hold After CLK Rise | 2 |  | 3 |  | 4 |  | ns |
| ${ }^{\text {t }}$ CSS | Chip Select Set-Up | 3 |  | 4 |  | 5 |  | ns |
| ${ }^{\text {t }}$ CSH | Chip Select Hold After CLK Rise | 2 |  | 3 |  | 4 |  | ns |
| ${ }^{\text {t }}$ csoz | Chip Select Sampled to Output High Z ${ }^{[6,7]}$ |  | 10 |  | 12 |  | 14 | ns |
| ${ }^{\text {t }} \mathrm{CSOV}$ | Chip Select Sampled to Output Valid | 3 | 14 | 3 | 18 | 3 | 21 | ns |
| $\mathrm{t}_{\text {EOZ }}$ | $\overline{\text { OE }}$ HIGH to Output High Z ${ }^{[6]}$ |  | 7 |  | 9 |  | 11 | ns |
| $\mathrm{t}_{\text {EOV }}$ | $\overline{\text { OE LOW to Output Valid }}$ |  | 7 |  | 9 |  | 11 | ns |
| tweoz | $\overline{\text { WE Sampled I.OW }}$ to Output High $\mathrm{Z}^{[6]}$ |  | 10 |  | 12 |  | 14 | ns |
| tweov | $\overline{\text { WE Sampled HIG iH to Output Valid }}$ | 3 | 14 | 3 | 18 | 3 | 21 | ns |

## Notes:

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , in put pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $85-\mathrm{pl}$ load capacitance.
6. $t_{\mathrm{CSOZ}}, \mathrm{t}_{\mathrm{EOZ}}$, and $\mathrm{t}_{\mathrm{WEOZ}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given voltage and temperature, $\mathrm{t}_{\mathrm{CSOZ}}(\mathrm{tWEOZ}) \mathrm{min}$. is less than t CSOV (tWEOV) min.

## Switching Waveforms

## Single Read



B173-6

Single 486 Write


Switching Waveforms (continued)
Single Cache Controller Write


Burst Read Sequence with Four Accesses


## Switching Waveforms (continued)

Cache Controller Burst Write Sequence with Four Accesses Followed by a Single Read Cycle


## Output (Controlled by $\overline{\mathrm{OE}}$ )



Switching Waveforms (continued)
Output Timing (Controlled by CS)


Output Timing (Controlled by $\overline{\mathbf{W E}}$ )


Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 14 | CY7B173-14JC | J67 | Commercial |
|  | CY7B173-14LC | L67 |  |
|  | CY7B173-14YC | Y67 |  |
|  | CY7B173-18JC | J67 | Commercial |
|  | CY7B173-18LC | L67 |  |
|  | CY7B173-18YC | Y67 |  |
|  | CY7B173-18LMB | L67 | Military |
|  | CY7B173-18YMB | Y67 |  |
| 21 | CY7B173-21JC | J67 |  |
|  | CY7B173-21LC | L67 |  |
|  | CY7B173-21YC | Y67 |  |
|  | CY7B173-21LMB | L67 | Military |
|  | CY7B173-21YMB | Y67 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 14 | CY7B174-14JC | J67 | Commercial |
|  | CY7B174-14LC | L67 |  |
|  | CY7B174-14YC | Y67 |  |
| 18 | CY7B174-18JC | J67 | Commercial |
|  | CY7B174-18LC | L67 |  |
|  | CY7B174-18YC | Y67 |  |
|  | CY7B174-18LMB | L67 | Military |
|  | CY7B174-18YMB | Y67 |  |
| 21 | CY7B174-21JC | J67 | Commercial |
|  | CY7B174-21LC | L67 |  |
|  | CY7B174-21YC | Y67 |  |
|  | CY7B174-21LMB | L67 | Military |
|  | CY7B174-21YMB | Y67 |  |

Document \#: 38-00154-A

## SEMICONDUCTOR

## Features

- Supports $\mathbf{5 0 - M H z}$ cache for all major high-speed processors
- $4 \mathrm{~K} \times 18$ tag organization
- BiCMOS for optimum speed/power
- High speed
- 12-ns match delay
- 15-ns tag SRAM access
- Selectable clock and latch modes
- Input address and data latches
- Supports multiprocessing (CY7B180) with two cache status bits per entry
- Supports dirty and valid bits (CY7B181)
-Dirty-bit set on write hit
-Two cycles to invalidate entire tag array
- Match qualified by valid bit
- Write output to cache RAM asserted during write hit
- Cascadeable
- up to four cache tags with no external logic
- Can be used as $4 \mathrm{~K} \times 18$ SRAM


## Functional Description

The CY7B180 and CY7B181 are high-performance BiCMOS cache tag RAMs organized as 4096 words by 18 bits. Each word contains a 16 -bit address tag field and a 2-bit status field. Because the CY7B180 is optimized for multiprocessor applications where cache coherency is important, the two status bits are unassigned and can be used to store multiprocessing cache status information. Uniprocessor applications implementing write-through or copy-back cache policies are best supported by the CY7B181. The two status bits are assigned as the valid bit and the dirty bit. To simplify the cache controller logic, the dirty bit is set automatically during a write hit. The tag field and the status field can be loaded separately via a dedicated I/O data port.
The twelve address lines select one of the 4096 words in the tag RAM. The 16 -bit tag address is matched against data presented at the Compare Data inputs. In the CY7B181, the match output is qualified by the valid bit of the chosen word. Match is

## $4 \mathrm{~K} \times 18$ Cache Tag

asserted only if the comparison is successful and the valid bit is set. The contents of the tag and status fields in the selected entry are available to external logic as direct output pins.
In many cache systems, generating the write signal to the cache RAMs is a timeconsuming process because the write signal must be qualified with the match signal from the cache tag. The CY7B180/ CY7B181 incorporates this function on-chip by asserting the write output (WO) whenever a write hit is detected.
Tag invalidation in the CY7B181 is controlled by the INVAL input. Holding this input LOW for two consecutive cycles will invalidate the entire tag RAM. Individual entries can be invalidated by writing a zero into the valid bit of that entry.
With a match delay of 12 ns and selectable clock or latch mode, the CY7B180 and CY7B181 can be used with all major high-speed microprocessors currently offered. The $15-\mathrm{ns}$ address access of these parts also allows them to be used as 4 K by 18 cache data RAMs.

## Logic Block Diagrams



PRELIMINARY

## Pin Configurations



PGA
Top View

|  | PGA Top View |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [ $\begin{array}{r}51 \\ C D_{12}\end{array}$ | [ $\begin{array}{r}50 \\ C D_{13}\end{array}$ | [ $\begin{array}{r}48 \\ C D_{15}\end{array}$ | MODE | $\stackrel{44}{\text { TS }}$ | 42 $V_{C c}$ | SWR | 38 $D_{15}$ | 36 <br> $D_{13}$ |  |
| $\begin{array}{r} 53 \\ \mathrm{CD}_{10} \end{array}$ | $\begin{gathered} 52 \\ C D_{11} \end{gathered}$ | 49 $\mathrm{CD}_{14}$ | CLK/LE | $\frac{45}{\text { NVAL }}$ | ( ${ }_{\text {43 }}$ | TWR | ${\stackrel{39}{ }{ }^{\text {OE }}}^{\text {¢ }}$ | 37 $D_{14}$ | 35 $\mathrm{~V}_{\text {SS }}$ | $\begin{array}{r} 34 \\ \mathrm{D}_{12} \end{array}$ |
| $\begin{array}{r} 55 \\ C D_{8} \end{array}$ | $\begin{array}{r} 54 \\ \mathrm{CD}_{9} \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{r} 32 \\ \mathrm{D}_{10} \end{array}$ | $\begin{gathered} 33 \\ \mathrm{D}_{11} \end{gathered}$ |
| $\begin{array}{r} 57 \\ C D_{6} \end{array}$ | $\begin{array}{r} 56 \\ C D_{7} \end{array}$ |  |  |  |  |  |  |  | $\begin{gathered} 30 \\ D_{8} \end{gathered}$ | $\begin{gathered} 31 \\ \mathrm{D}_{9} \end{gathered}$ |
| $\begin{array}{r} 59 \\ \mathrm{CD}_{4} \end{array}$ | $\begin{array}{r} 58 \\ \mathrm{CD}_{5} \end{array}$ |  |  |  |  |  |  |  | WO ${ }^{28}$ | $\begin{gathered} 29 \\ \text { VALID/ } \\ S_{0} \end{gathered}$ |
| $\begin{array}{r} 61 \\ C D_{2} \end{array}$ | $\begin{array}{r} 60 \\ \mathrm{CD}_{3} \end{array}$ |  |  |  | $\begin{aligned} & \text { B180/1 } \\ & \text { CPGA } \end{aligned}$ |  |  |  | $\begin{array}{r} 26 \\ v_{S S} \end{array}$ | $\begin{array}{r} 27 \\ \mathrm{~V}_{\mathrm{SS}} \end{array}$ |
| $\begin{array}{r} 63 \\ \mathrm{CD}_{0} \\ \hline \end{array}$ | $\begin{array}{r} 62 \\ C D_{1} \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 24 \\ \hline \mathrm{DIRTY/} \\ \mathrm{~S}_{1} \\ \hline \end{array}$ | $\begin{gathered} 25 \\ \text { MATCH } \end{gathered}$ |
| $\begin{array}{r} 65 \\ A_{10} \end{array}$ | $\begin{array}{r} 64 \\ A_{11} \end{array}$ |  |  |  |  |  |  |  | $\begin{gathered} 22 \\ D_{6} \end{gathered}$ | $\begin{array}{r} 23 \\ \mathrm{D}_{7} \end{array}$ |
| $\begin{gathered} 67 \\ A_{8} \end{gathered}$ | $\begin{gathered} 66 \\ A_{9} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 20 \\ \mathrm{D}_{4} \end{gathered}$ | $\begin{gathered} 21 \\ D_{5} \end{gathered}$ |
| $\begin{gathered} 68 \\ A_{7} \end{gathered}$ | $\begin{aligned} & 137 \\ & A_{6} \end{aligned}$ | $\begin{aligned} & 139 \\ & \mathrm{~A}_{4} \end{aligned}$ | $\begin{aligned} & 141 \\ & A_{2} \end{aligned}$ | $\begin{gathered} 143 \\ A_{0} \end{gathered}$ | $\begin{gathered} 145 \\ v_{S S} \end{gathered}$ | $\begin{gathered} 147 \\ \mathrm{CS}_{2} \end{gathered}$ | $\begin{gathered} \frac{149}{\mathrm{CS}_{0}} \end{gathered}$ | $\begin{aligned} & 151 \\ & D_{0} \end{aligned}$ | $\begin{gathered} 18 \\ \mathrm{D}_{2} \end{gathered}$ | $\begin{gathered} 19 \\ D_{3} \end{gathered}$ |
| - | $\begin{aligned} & 138 \\ & A_{5} \end{aligned}$ | $\begin{aligned} & 140 \\ & \text { A3 } \end{aligned}$ | $\begin{gathered} 142 \\ \mathrm{~A}_{1} \end{gathered}$ | $\begin{gathered} 144 \\ v_{c c} \end{gathered}$ | $\begin{aligned} & 146 \\ & \mathrm{CS}_{3} \end{aligned}$ | $\begin{gathered} 148 \\ \mathrm{CS}_{1} \end{gathered}$ | $\begin{gathered} 150 \\ v_{\mathrm{Cc}} \end{gathered}$ | $\begin{aligned} & 152 \\ & \mathrm{D}_{1} \end{aligned}$ | $\begin{array}{r} 17 \\ \mathrm{v}_{\mathrm{SS}} \end{array}$ |  |

7B180-4

* Note: The $\overline{\text { NVAL }}$ input is only available on the CY7B181

Selection Guide

|  |  | $\mathbf{7 B 1 8 0 - 1 2}$ <br> $\mathbf{7 B 1 8 1 - 1 2}$ | $\mathbf{7 B 1 8 0 - 1 5}$ <br> $\mathbf{7 B 1 8 1 - 1 5}$ | $\mathbf{7 B 1 8 0 - 2 0}$ <br> $\mathbf{7 B 1 8 1 - 2 0}$ |
| :--- | :--- | :---: | :---: | :---: |
| Match Time(ns) | 12 | 15 | 20 |  |
| Maximum Operating Current (mA) | Commercial | 275 | 275 | 275 |
|  | Military |  | 290 | 290 |

## Functional Description (continued)

## Clock Mode

TheCLOCK mode is selected when the MODE input is LOW. The address, compare data, chip select, and tag select are sampled at the rising edge of CLK. Write data is sampled on the falling edge of CLK. The tag write and statuswrite inputs are different in that they arelevelsampled by CLK. If CLK is HIGH, the input latches associated with the tag write and status write inputs are transparent, and these inputs are allowed to ripple into the CY7B180/ CY7B181. These inputs are latched when CLK goes LOW.

## Latch Mode

The LATCH mode is selected when the MODE input is HIGH. All inputs are level sampled by LE. If LE is high, the input latches are transparent and the inputs are allowed to ripple into the CY7B180/CY7B181. When LE goes LOW, the inputs are latched and are no longer sampled.

## Tag Storage

The CY7B180/CY7B181 provides 4096 cache tag entries. Each 7B181 entry contains a 16-bit cache tag address, a valid (V) bit, and a dirty (D) bit. The same two bits in the CY7B180 are generic status bits, and their meanings must be interpreted and controlled by the external processor.
On the CY7B181, the valid bit specifies the validity of the tagentry. A match is detected only when the 16-bit tag of the selected entry matchesthe 16 compare inputs and the valid bit is set. The dirty bit on the CY7B181 indicates whether the cache line associated with the tag entry has been modified and itsvalue is available to external logic as the DIRTY output. The D bit in a selected entry on the CY7B181 is set if the current access is a write and a hit is detected. The valid bit in the selected entry is also available as the VALID output so that external logic can determine the cause of a miss:

- If the $V$ bit is HIGH, then the miss is caused by tag mismatch.
- If the V bit is LOW, then the miss is caused by either a tag mismatch or an invalid, or both.
The cache tag entry format is shown in Figure 1.


## Tag Compare

A tag compare cycle is initiated if tag select ( $\overline{\mathrm{TS}}$ ) is HIGH. $\overline{\mathrm{TS}}$ is sampledat the rising edge of CLK (in the clock mode) or captured by the positive level of LE (in the latch mode). Once a tag entry is selected by $A_{0}$ through $A_{11}$, its 16-bit tag address is compared against $\mathrm{CD}_{0}$ through $\mathrm{CD}_{15}$. The compare result is delivered to the matchlogic.
The match output of the CY7B180 is driven HIGH if the compare is successful. For the CY7B181, the compare result is qualified by


Figure 1. Cache Tag Entry Format
the state of the valid $(\mathrm{V})$ bit in the selected entry. MATCHis driven HIGH only when the compare is successful and the valid bit is set.
In addition, the write output ( $\overline{\mathrm{WO}})$ of the CY7B180/CY7B181 is assertedwhenever a match is detected in a CPU write cycle ( $\overline{\mathrm{TS}}=$ 1 and TWR $=0$ ). In some applications, this signal may be connected directly to the write input of the cache RAM.

## Tag Access

The tag access cycle is initiated by asserting the tag select ( $\overline{\mathrm{TS}}$ ) input. Reading and writing is controlled by the tag write (TWR) and statuswrite (SWR) inputs. In both clock and latch modes, the state of TWR and SWR are captured by the positive level of the CLK/ LE input. The MATCH and $\overline{\text { WO}}$ outputs remain HIGH during tag accesscycles.
If $\overline{T W R}$ is HIGH, the tag address field of the selected entry is driven onto data lines $\mathrm{D}_{0}$ through $\mathrm{D}_{15}$ provided output enable $(\overline{\mathrm{OE}})$ is LOW. For the CY7B180, the state of the two generic status bits are available at the $S_{0}$ and $S_{1}$ outputs if SWR is HIGH. For the CY7B181, the valid and dirty bits of the chosen entry are driven onto the valid and dirty outputs if SWR is HIGH.
Changing the tag content is accomplished by asserting the TWR and $\overline{S W R}$ inputs. TWR controls the loading of the tag address field while $\overline{\text { SWR }}$ controls the loading of the status field ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ in the CY7B180, valid and dirty in the CY7B181). Because the CY7B180/CY7B181 are common I/O devices, $\overline{\mathrm{OE}}$ must be driven HIGH before data is placed on the data inputs and the status inputs.

## Cascade Operation

Up to four CY7B180/CY7B181s can be used in a system by connecting appropriate address lines to the four chip select inputs. A cache tag is selected only if $\overline{\mathrm{CS}}_{0}=\overline{\mathrm{CS}}_{1}=0$ and $\mathrm{CS}_{2}=\mathrm{CS}_{3}=1$. Once selected, the CY7B180/CY7B181 will either execute a tag comparison cycle or a tag access cycle (depending on the state of the TS input). If a cache tag is deselected, it disables the comparisonlogic and three-states match, valid, dirty, $\overline{\mathrm{WO}}$, and $\mathrm{D}_{15}$ through $\mathrm{D}_{0}$ outputs.
The four chip selects are sampled at the positive edge of CLK (in clock mode) or sampled by the positive level of LE (inlatch mode). By connecting the chip selects to the appropriate address bits or logiclevels (see Table 1 and Figure 2), four CY7B180/1s can be cascaded to provide 16,384 tag entries with no external logic.

## Pin Descriptions

The cache tag RAM is packaged in a 68-pin PGA, PLCC, andLCC. The following sections are brief descriptions of the pin functions:

## Supplies

$\mathrm{V}_{\mathrm{CC}}-3$ pins, connected to the +5 V power supply.
GND-6 pins, connected to ground.

## Input Signals

$\mathbf{A}_{11}-\mathbf{A}_{\mathbf{0}}$-Address from the processor, 12 pins. These inputs are registered/latched and are controlled by CLK/LE. In the clock mode, the register is positive-edge triggered. In the LATCH mode, the latch is positive-level triggered. While in LATCH mode, if the LE input is HIGH, the latch is transparent and the addresses are allowed to ripple into the CY7B180/CY7B181 to start a new access. These 12 address inputs are used to select one of the 4096 cache tag entries.

Table 1. Chip Select Connections for Cascading Four Cache Tags

| Tag 1 |  |  |  | Tag 2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{C S}}_{1}$ | $\overline{\mathbf{C S}} \mathbf{0}$ | $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\overline{\mathrm{CS}}_{1}$ | $\overline{\mathbf{C S}} \mathbf{0}$ |
| H | H | $\overline{\mathrm{Adr}}$ | $\begin{gathered} \text { Adr } \\ \text { X } \end{gathered}$ | H | $\begin{gathered} \text { Adr } \\ \text { X } \end{gathered}$ | L | $\begin{aligned} & \text { Adr } \\ & \mathrm{X}+1 \end{aligned}$ |
| Tag 3 |  |  |  | Tag 4 |  |  |  |
| $\mathrm{CSS}_{3}$ | $\mathrm{CS}_{2}$ | $\overline{C S}_{1}$ | $\overline{\mathrm{CS}} \mathbf{0}$ | $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\overline{C S}_{1}$ | $\mathrm{CS}_{0}$ |
| H | $\overline{\mathrm{Adr}}$ | L | $\begin{gathered} \mathrm{Adr} \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \overline{\mathrm{Adr}} \\ & \mathrm{X}+1 \end{aligned}$ | $\begin{gathered} \text { Adr } \\ \text { X } \end{gathered}$ | L | L |

Tag 1 is selected when Adr $\mathbf{X}+1, \operatorname{Adr} \mathbf{X}=\mathrm{LL}$ Tag 2 is selected when Adr $\mathbf{X}+1$, Adr $\mathbf{X}=\mathrm{LH}$ Tag 3 is selected when Adr $\mathbf{X}+1$, Adr $\mathbf{X}=\mathrm{HL}$
Tag 4 is selected when Adr $\mathbf{X}+1$, Adr $\mathbf{X}=\mathrm{HH}$


Figure 2. Cascading the CY7B180 and CY7B181

Pin Summary

| Signal | Dir. | $\begin{aligned} & \text { \# of } \\ & \text { Pins } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: |
| VCC |  | 3 | $+5 \mathrm{~V}$ |
| GND |  | 6 | Ground |
| $\mathrm{A}_{11}-\mathrm{A}_{0}$ | I | 12 | Tag Address |
| CLK/LE | I | 1 | Clock/Latch |
| MODE | I | 1 | Mode Select |
| $\mathrm{CD}_{15}-\mathrm{CD}_{0}$ | I | 16 | Compare Data |
| $\overline{\mathrm{CS}}_{1}-\overline{\mathrm{CS}}_{0}$ | I | 2 | Chip Selects 1 \& 0 |
| $\mathrm{CS}_{3}-\mathrm{CS}_{2}$ | I | 2 | Chip Selects 3 \& 2 |
| $\overline{\mathrm{TS}}$ | I | 1 | Tag Select |
| TWR | I | 1 | Tag Write Signal |
| $\overline{\text { SWR }}$ | I | 1 | Status Write Signal |
| $\overline{\overline{\text { INVAL }}}$ | I | 1 | Tag Invalidate (CY7B181 only) |
| MATCH | 0 | 1 | Cache Match |
| $\overline{\text { WO }}$ | 0 | 1 | Cache Write Match |
| VALID/S ${ }_{0}$ | I/O | 1 | Valid/Status Bit 0 |
| DIRTY/S ${ }_{1}$ | I/O | 1 | Dirty/Status Bit 1 |
| $\mathrm{D}_{15}-\mathrm{D}_{0}$ | I/O | 16 | Processor Data |
| $\overline{\mathrm{OE}}$ | I | 1 | Output Enable |

## Pin Descriptions (continued)

MODE-Mode select, 1 pin. The clock mode is selected by strapping the MODE input LOW. The latch mode is selected by strapping this input HIGH.
CLK/LE-Clock/Latch input, 1 pin. This input controls all input registers and latches.
$\mathrm{CD}_{15}-\mathrm{CD}_{0}$-Compare data, 16 pins. These inputs are registered/latched by CLK/LE. In the clock mode, the register is posi-tive-edge triggered. In the latch mode, the latch is positive-level triggered. While in the latch mode, if the LE input is HIGH, the latch is transparent and the compare data is allowed to ripple into the CY7B180/CY7B181 to the comparison logic. The contents of the compare register/latch are compared with the 16 -bit tag address in the selected tag entry.
$\mathbf{C S}_{\mathbf{0}}-\overline{\mathrm{CS}}_{1}$-Chip select $0-1$, active LOW, 2 pins. These inputs are registered/latched by CLK/LE. In the clock mode, the register is positive-edge triggered. In the LATCH mode, the latch is posi-tive-level triggered. While in the LATCH mode, if the LE input is HIGII, the latch is transparent and the chip select inputs are allowed to ripple into the $\mathrm{CY} 7 \mathrm{~B} 180 / \mathrm{CY} 7 \mathrm{~B} 181$. If $\mathrm{CS}_{1}, \mathrm{CS}_{0}$ are LOW and $\mathrm{CS}_{2}, \mathrm{CS}_{3}$ are HIGH, the comparison logic and output drivers are enabled, otherwise, the comparison logic will be disabled and all output drivers will be three-stated.
$\mathbf{C S}_{2}, \mathbf{C S}_{3}$-Chip select $2-3$, active HIGH, 2 pins. These inputs are registered/latched CLK/LE. In the clock mode, the register is positive-edge triggered. In the latch mode, the latch is positive-level triggered. While in the latch mode, if the LE input is HIGH, the latch is transparent and the chip select inputs are allowed to ripple into the $\mathrm{CY} 7 \mathrm{~B} 180 / \mathrm{CY} 7 \mathrm{~B} 181$. If $\mathrm{CS}_{2}, \mathrm{CS}_{3}$ are HIGH and $\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{0}$
are LOW, the comparison logic and output drivers are enabled, otherwise, the comparison logic will be disabled and all output drivers will be three-stated.
TS-Tagselect, active LOW, 1 pin. This input is registered/latched by CLK/LE. In the clock mode, the register is positive-edge triggered. In the latch mode, the latch is positive-level triggered. While in the latch mode, if LE is HIGH, the latch is transparent and the TS is allowed to ripple into the CY7B180/CY7B181. If TS is LOW, external logic is allowed to modify (read or write) the tag entries. If TS is HIGH, the tag entries are available only for address comparisons.
TWR-Tagwrite indicator, active LOW, 1 pin. This input is latched and is controlled by CLK/LE. In both the clock and latch modes, the latch is positive-level triggered. While CLK/LE is HIGH, the latch is transparent and TWR is allowed to ripple into the CY7B180/CY7B181. TWR is handled according to the access mode: tag access mode or tag compare mode. In the tag access mode ( $\mathrm{TS}=0$ ), TWR controls the access direction of the tag: a HIGH indicates a read while a LOW indicates a write. Assertion of TWR will store data on $\mathrm{D}_{15}$ through $\mathrm{D}_{0}$ into the 16-bit tag address field of the selected entry. In the tag compare mode $(T S=1)$ of the CY7B181, TWR determines the setting of the dirty bit in the selected tag entry; the D bit is set if a tag match is detected and TWR is LOW. The TWR input of the CY7B180 is ignored in the tag compare mode; the status bits $S_{0}$ and $S_{1}$ are not modified.
$\overline{\text { SWR}}-S t a t u s$ write indicator, active LOW, 1 pin. This input is latched by CLK/LE. In both the clock and latch modes, the latch is positive-level triggered. While CLK/LE is HIGH, the latch is transparent and SWR is allowed to ripple into the CY7B180/CY7B181. SWR is handled according to the access mode: tag access mode or tag compare mode. In the tag access mode ( $\mathrm{TS}=0$ ), SWR controls the access direction of the status bits in the selected tag: a HIGH indicates a read while a LOW indicates a write. Assertion of SWR will store the data presented at the status inputs into the status bits of the selected entry. In the tag compare mode ( $\mathrm{TS}=1$ ), the state of SWR is ignored.
INVAL-Tag invalidate input, active LOW, 1 pin. This input is only available in the CY7B181. It is registered at the rising edge of CLK/LE. Assertion of INVAL overrides all other operations and clears all of the valid bits in the tag storage. The CY7B181 does not have to be selected to do an invalidation. An invalidation requires two cycles to complete; therefore, the INVAL input must be held for two rising edges of the CLK or LE signal. If the INVAL input is asserted, MATCH is forced LOW, $\overline{\text { WO }}$ is forced HIGH, VALID is forced LOW, DIRTY goes to an unknown state, and the data outputs ( $\mathrm{D}_{0}$ through $\mathrm{D}_{15}$ ) go to an unknown state. The $\overline{\mathrm{IN}}$ VAL input must be asserted during power-up to ensure that all of the valid bits in the tag are cleared. The contents of the tag may be modified as a result of invalidation.
$\overline{\mathrm{OE}}$-Output enable, 1 pin. When $\overline{\mathrm{OE}}$ is HIGH, all outputs except match will be placed in a three-state condition. This pin must be asserted before the beginning of a tagwrite cycle to allow the external processor to drive data into the CY7B180/CY7B181.
Output Signals
MATCH-Cache match signal, active HIGH, 1 pin. A HIGH at this pin indicates a cache hit while a LOW indicates a cache miss.

This output is HIGH during all tag access cycles $(\overline{\mathrm{TS}}=0)$, except on the CY7B181 when the INVAL input is asserted. If the INVAL input on the CY7B181 is asserted, the match output is forced LOW. Match is placed in a three-state condition when the tag is deselected via the chip select signals. $\overline{\mathrm{OE}}$ has no effect on the match output.
WO-Cache write match signal, active LOW, one pin. A LOW at this pin indicates a cache hit during a memory write. A HIGH indicates a cache miss during a memory write. If the INVAL input on the CY7B181 is asserted, the WO output is forced HIGH. This output is HIGH during all tag access cycles $(\overline{\mathrm{TS}}=0) . \overline{\text { WO }}$ is placed in a three-state condition when the tag is deselected via the chip select signals or when $\overline{O E}$ is HIGH.

## Input/Output Signals

$\mathbf{D}_{15}-\mathrm{D}_{\mathbf{0}}$-Data lines to/from the processor, 16 pins. These pins are used during both tag access $(\overline{\mathrm{TS}}=0)$ and tag compare ( $\overline{\mathrm{TS}}=$ 1) cycles. During tag reads or tag compares, the tag address field of the selected tag entry is driven onto these lines. If the INVAL input on the CY7B181 is asserted, the data outputs will go to an unknown state. During tag writes, the $\overline{\mathrm{OE}}$ input must be deasserted to three-state the output drivers so that these pins may be driven by the external processor. The data inputs are registered/latched by the CY7B180/CY7B181. In the clock mode, the register is neg-ative-edge triggered. In the latch mode, the latch is positive-level triggered. While in the latch mode, if LE is HIGH, the latch is transparent and the data is allowed to ripple into the CY7B180/ CY7B181. All 16 outputs will be placed in a three-state condition if the OE input is deasserted (HIGH) or when the cache tag is deselected via the four chip select inputs.
VALID/ $\mathbf{S}_{0}$ - Valid bit (active HIGH) in CY7B181, status bit $\mathrm{S}_{0}$ in CY7B180, 1 pin. During tag comparison and status read cycles, this pin reflects the state of the Valid bit (in CY7B181) or status bit $\mathrm{S}_{0}$ (in CY7B180) of the selected entry. During status write cycles (TS andSWRLOW), datapresentedat thispin is registered/latched.In the clock mode, the register is negative-edge triggered. In the latch mode, the latch is positive-level triggered. This pin can be placed in a three-state condition via the chip select and output enable signals. If the INVAL input of the CY7B181 is asserted, the VALID output is forced LOW.
DIRTY/S $\mathbf{S}_{1}$-Dirty bit (active HIGH) in CY7B181, status bit $\mathrm{S}_{1}$ in CY7B180, 1 pin. During tag comparison and status read cycles, this pin reflects the state of the Dirty bit (in CY7B181) or status bit $\mathrm{S}_{1}$ (in CY7B180) of the selected entry. In copy-back caches using the CY7B181, the cache controller can examine this output to determine whether the cache line to be replaced should be copied back to the main memory. During status write cycles (TS and SWR LOW), data presented at this pin is registered/latched. In the clock mode, the register is negative-edge triggered. In the latch mode, the latch is positive-level triggered. This pin can be placed in a three-state condition via the chip select and output enable signals. If the INVAL input of the CY7B181 is asserted, the Dirty output will enter an unknown state.

SEMICONDUCTOR

## Application Examples



Figure 3
A 128-Kbyte cache for a single 68040 using four CY7B174 cache RAMs and a CY7B181 cachetag. The complexity of the cache controller is reduced because the CY7B181 generates the write enable signal to the RAMautomatically during write hits.

## Figure 4

A 128-Kbyte secondary cache for a single 1486 using four CY7B173 cache RAMs and a CY7B181 Cache Tag. Address from the 1486 is checked by the cache tag at the beginning of each access. Match result is delivered to the cache controller after 12 ns .

## Maximum Ratings

| (Above which the useful life may be impaired. For user guidelines, not tested.) | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Storage Temperature . .............. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Latch-UpCu |  | $>200 \mathrm{~mA}$ |
| Ambient Temperaturewith | Operating Range |  |  |
| Power Applied . . . . . . . . . . . . . . . $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to GND ... -0.5 V to +7.0 V | Range | Ambient Temperature ${ }^{[2]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| DC Voltage Applied to Outputs <br>  | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |


Operating Range

Current into Outputs (LOW) . . . . . . . . . . . . . . . . . . . . . 20 mA

## Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \hline \text { 7B180-12 } \\ & \text { 7B181-12 } \end{aligned}$ |  | $\begin{aligned} & \text { 7B180-15,20 } \\ & 7 \mathrm{~B} 181-15,20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{OH}}$ | Output HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | -2.0 |  | -2.0 |  | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | +10 | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | $-300$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current ${ }^{[4]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \\ & \text { IOUT }_{\text {OUATCH }}=0 \mathrm{~mA}, \\ & \text { OE HIGH, } \mathrm{f}=\mathrm{f}_{\text {MAX }}=1 / \mathrm{t} \text { CYC } \end{aligned}$ | Com'l |  | 275 |  | 275 | mA |
|  |  |  | Mil |  |  |  | 290 |  |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 6.5 | pF |
| C $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 10 | pF |  |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-1.5 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not exceed 30 seconds.
4. Assumes $67 \%$ read cycles and $33 \%$ write cycles ( $50 \%$ cache hit rate).
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b) Three-State Delay Load


Equivalent to: THÉVENIN EQUIVALENT
OUTPUT 0 - 1.73 V
Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameters | Description | $\begin{aligned} & \hline 7 \mathrm{~B} 180-12 \\ & 7 \mathrm{~B} 181-12 \end{aligned}$ |  | $\begin{aligned} & \text { 7B180-15 } \\ & 7 \mathrm{~B} 181-15 \end{aligned}$ |  | $\begin{aligned} & 7 B 180-20 \\ & 7 B 181-20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 20 |  | 24 |  | 33 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 8 |  | 10 |  | 13 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 8 |  | 10 |  | 13 |  | ns |
| $\mathrm{t}_{\text {OEDZ }}$ | $\overline{\mathrm{OE}}$ HIGH to Output High $\mathrm{Z}^{[7]}$ |  | 7 |  | 9 |  | 12 | ns |
| toedv | $\overline{\mathrm{OE}}$ LOW to Output Valid ${ }^{[8]}$ |  | 9 |  | 11 |  | 13 | ns |
| CLOCK MODE (RE = Rising Edge, FE = FallingEdge) |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {MCH }}$ | Match Valid After CLK RE |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {MHLD }}$ | Match Hold After CLK RE | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {CSD }}$ | Status Valid After CLK RE |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {SHLD }}$ | Status Hold After CLK RE | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {TWRWO }}$ | Write Output Valid After TWR LOW |  | 9 |  | 11 |  | 13 | ns |
| $t_{\text {wo }}$ | Write Output Valid After CLK RE |  | 12 |  | 15 |  | 20 | ns |
| $t_{\text {WOHLD }}$ | Write Match Hold After CLK RE | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {AD }}$ | Access Delay from CLK RE |  | 15 |  | 18 |  | 25 | ns |
| $t_{\text {DOH }}$ | Output Data Hold After CLK RE | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {DIS }}$ | Input Data Set-Up Before CLK FE | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {DIH }}$ | Input Data Hold After CLK FE | 2 |  | 3 |  | 4 |  | ns |
| ${ }^{\text {t }}$ TSS | $\overline{\text { TS Set-Up Before CLK RE }}$ | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {TSH }}$ | $\overline{\text { TS }}$ Hold After CLK RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set-Up Before CLK RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold After CLK RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CDS }}$ | Compare Data Set-Up Before CLK RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{CDH}}$ | Compare Data Hold After CLK RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CSS }}$ | Chip Select Set-Up Before CLK RE | 3 |  | 4 |  | 5 |  | ns |
| ${ }^{\text {t }}$ CSH | Chip Select Hold After CLK RE | 3 |  | 4 |  | 5 |  | ns |
| ${ }^{\text {t }}$ CSHZ | Output High Z After CLK RE <br> (chip deselected via CS inputs) ${ }^{[7,9]}$ |  | 9 |  | 11 |  | 13 | ns |
| $\mathrm{t}_{\text {CSLZ }}$ | Output Low Z After CLK RE (chip deselected via CS inputs) ${ }^{[8,9]}$ | 2 |  | 2 |  | 2 |  | ns |

CYPRESS

Switching Characteristics Over the Operating Range ${ }^{[6]}$ (continued)

| Parameters | Description | $\begin{aligned} & 7 \mathrm{~B} 180-12 \\ & \text { 7B181-12 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 180-15 \\ & 7 \mathrm{~B} 181-15 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B180-20 } \\ & 7 \mathrm{~B} 181-20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {WRS }}$ | $\overline{\text { WR Set-Up Before CLK FE }}$ | 3 |  | 4 |  | 5 |  | ns |
| $t_{\text {WRH }}$ | $\overline{\text { WR }}$ Hold After CLK FE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {INVS1 }}$ | $\overline{\overline{I N V A L}}$ Set-Up Before CLK RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {INVH1 }}$ | İNVAL Hold After CLK RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {MCHL1 }}$ | MATCH LOW After CLK RE Due to INVAL LOW |  | 9 |  | 11 |  | 13 | ns |
| twoh1 | WO HIGH After CLK RE Due to INVAL LOW |  | 9 |  | 11 |  | 13 | ns |
| $\mathrm{t}_{\text {VALL1 }}$ | VALID LOW After CLK RE Due to INVAL LOW |  | 9 |  | 11 |  | 13 | ns |
| LATCH MODE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {LRLR }}$ | LE Rise to Next LE Rise | 20 |  | 24 |  | 33 |  | ns |
| $\mathrm{t}_{\text {LW }}$ | Width of LE Pulse | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\text {LFLR }}$ | LE Fall to LE Rise | 8 |  | 10 |  | 13 |  | ns |
| $\mathrm{t}_{\text {ASLC }}$ | Address Set-Up Before Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {AHLC }}$ | Address Hold After Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CSLC }}$ | Chip Select Set-Up Before Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CHLC }}$ | Chip Select Hold After Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {TSLC }}$ | Tag Select Set-Up Before Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {THLC }}$ | Tag Select Hold After Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WSLC }}$ | Write Set-Up Before Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WHLC }}$ | Write Hold After Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CDSLC }}$ | Comp Data Set-Up Before Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CDHLC }}$ | Comp Data Hold After Latch Close | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {DSLC }}$ | Data In Set-Up Before Latch Close | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {DHLC }}$ | Data In Hold After Latch Close | 2 |  | 3 |  | 4 |  | ns |
| $\mathrm{t}_{\text {CDMCH }}$ | Comp Data Valid to Match Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {TSMCH }}$ | Tag Select Valid to Match Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {CSMCH }}$ | Chip Select Valid to Match Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {AMCH }}$ | Address Valid to Match Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LOMCH }}$ | Latch Open to Match Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LOMX }}$ | Latch Open to Match Change | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {TSSV }}$ | Tag Select Valid to Status Valid |  | 12 |  | 15 |  | 20 | ns |
| tcssV | Chip Select Valid to Status Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {ASV }}$ | Address Valid to Status Valid |  | 12 |  | 15 |  | 20 | ns |
| t LoSV | Latch Open to Status Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LosX }}$ | Latch Open to Status Change | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {TWRWO }}$ | $\overline{\text { TWR }}$ VALID to $\overline{\mathrm{WO}}$ Valid |  | 9 |  | 11 |  | 13 | ns |

CYPRESS
SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[6]}$ (continued)

| Parameters | Description | $\begin{aligned} & \hline \text { 7B180-12 } \\ & \text { 7B181-12 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 B 180-15 \\ & 7 B 181-15 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{7B180-20} \\ & 7 \mathrm{~B} 181-20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {CDWO }}$ | Comp Data Valid to $\overline{\mathrm{WO}}$ Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {TSWO }}$ | Tag Select Valid to $\overline{\mathrm{WO}}$ Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {CSWo }}$ | Chip Select Valid to $\overline{\mathrm{WO}}$ Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {AWO }}$ | Address Valid to $\overline{\text { WO }}$ Valid |  | 12 |  | 15 |  | 20 | ns |
| towo | Latch Open to $\overline{\mathrm{WO}}$ Valid |  | 12 |  | 15 |  | 20 | ns |
| t Lowox | Latch Open to $\overline{\mathrm{WO}}$ Change | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {CSDV }}$ | Chip Select Valid to Data Out Valid |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Address Valid to Data Out Valid |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\text {LODV }}$ | Latch Open to Data Out Valid |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\text {LODX }}$ | Latch Open to Data Out Change | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {TSLMH }}$ | Tag Select LOW to Match HIGH |  | 9 |  | 11 |  | 13 | ns |
| $\mathrm{t}_{\text {TSLWOH }}$ | Tag Select LOW to $\overline{\text { WO }}$ HIGH |  | 9 |  | 11 |  | 13 | ns |
| ${ }^{\text {t }}$ CSHZ | Output High Z After the Tag is Deselected via Chip Select Inputs ${ }^{[7, ~ 9]}$ |  | 9 |  | 11 |  | 13 | ns |
| ${ }^{\text {t CSLZ }}$ | Output Low Z After the Tag is Selected via Chip Select Inputs ${ }^{8,9]}$ | 2 |  | 2 |  | 2 |  | ns |
| tinvS2 | $\overline{\text { INVAL }}$ Set-Up Before LE RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {INVH2 }}$ | $\overline{\text { INVAL }}$ Hold After LE RE | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{MCHL} 2}$ | MATCH LOW After LE RE Due to INVALLOW |  | 8 |  | 10 |  | 13 | ns |
| $\mathrm{t}_{\mathrm{WOH} 2}$ | $\overline{\text { WO }}$ HIGH After LE RE Due to INVAL LOW |  | 8 |  | 10 |  | 13 | ns |
| tVALL2 | VALID LOW After LE RE Due to INVAL LOW |  | 8 |  | 10 |  | 13 | ns |

Notes:
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $35-\mathrm{pF}$ load capacitance, as in part (a) of AC Test Loads and Waveforms, unless otherwise specified.
7. $t_{\text {OEDZ }}$ and $\mathrm{t}_{\mathrm{CSHZ}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured at $\pm 500 \mathrm{mV}$ from steady-state voltage.
8. toEDV and $\mathrm{t}_{\mathrm{CSLZ}}$ are tested using part (a) of AC Test Loads and Waveforms.
9. At any voltage and temperature combination, $\mathrm{t}_{\mathrm{CSHZ}}$ max. is guaranteed to be smaller than $\mathrm{t}_{\mathrm{CSLZ}}$ min. for a given device.

## Switching Waveforms

Tag Match Timing in Clock Mode (Showing a Hit)


Switching Waveforms (continued)
Tag Read Timing in Clock Mode


7B180-12

Switching Waveforms (continued)
Tag Write Timing in Clock Mode


PRELIMINARY

Switching Waveforms (continued)


Chip Select Timing in Clock Mode


Chip Deselect Timing in Clock Mode


7B181 Tag Invalidation in Clock Mode


CY7B180

Switching Waveforms (continued)


## Switching Waveforms (continued)

Tag Read Timing in Latch Mode


## n

## Switching Waveforms (continued)



CYPRESS
Switching Waveforms (continued)

## Chip Select Timing in Latch Mode



Chip Deselect Timing in Latch Mode


SEMICONDUCTOR
Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 12 | CY7B180-12GC | G68 | Commercial |
|  | CY7B180-12JC | J81 |  |
|  | CY7B180-12LC | L81 |  |
|  | CY7B180-12YC | Y71 |  |
| 15 | CY7B180-15GC | G68 | Commercial |
|  | CY7B180-15JC | J81 |  |
|  | CY7B180-15LC | L81 |  |
|  | CY7B180-15YC | Y71 |  |
|  | CY7B180-15GMB | G68 | Military |
|  | CY7B180-15LMB | L81 |  |
|  | CY7B180-15YMB | Y71 |  |
| 20 | CY7B180-20GC | G68 | Commercial |
|  | CY7B180-20JC | J81 |  |
|  | CY7B180-20LC | L81 |  |
|  | CY7B180-20YC | Y71 |  |
|  | CY7B180-20GMB | G68 | Military |
|  | CY7B180-20LMB | L81 |  |
|  | CY7B180-20YMB | Y71 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7B181-12GC | G68 | Commercial |
|  | CY7B181-12JC | J81 |  |
|  | CY7B181-12LC | L81 |  |
|  | CY7B181-12YC | Y71 |  |
| 15 | CY7B181-15GC | G68 | Commercial |
|  | CY7B181-15JC | J81 |  |
|  | CY7B181-15LC | L81 |  |
|  | CY7B181-15YC | Y71 |  |
|  | CY7B181-15GC | G68 | Military |
|  | CY7B181-15LC | L81 |  |
|  | CY7B181-15YC | Y71 |  |
| 20 | CY7B181-20GC | G68 | Commercial |
|  | CY7B181-20JC | J81 |  |
|  | CY7B181-20LC | L81 |  |
|  | CY7B181-20YC | Y71 |  |
|  | CY7B181-20GC | G68 | Military |
|  | CY7B181-20LC | L81 |  |
|  | CY7B181-20YC | Y71 |  |

Document \#: 38-00155-B

## Features

- Fast access time
-Commercial: 25/35/45 ns (max.)
-Military: 35/45/55 ns (max.)
- Low power consumption
-Active: 770 mW (max.)
- 300-mil-width package
- Low standby power
$-193 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Asynchronous
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C182 is a high-speed CMOS static RAM organized as 8,192 by 9 bits and it is manufactured using Cypress's high-performance CMOS technology. Access times as fast as 25 ns are available with maximum power consumption of only 770 mW .
The CY7C182, which is oriented toward cache memory applications, features fully static operation requiring no external clocks or timing strobes. The automatic power-down feature reduces the power consumption by more than $70 \%$ when the circuit is deselected. Easy memory expansion is provided by an active LOW chip enable ( $\mathrm{CE}_{1}$ ), an active HIGH chip enable $\left(\mathrm{CE}_{2}\right)$, an active LOW output enable $(\overline{\mathrm{OE}})$, and three-state drivers.

## 8,192 x 9 Static R/W RAM

## Selection Guide

|  |  | 7C182-12 | 18182.15 | 10182 20 | 7C182-25 | 7C182-35 | 7C182-45 | 7C182-55 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | 15 | 20 | 25 | 35 | 45 | 55 |
| Maximum OperatingCurrent (mA) | Com'l | 170 | 160 | 50 | 140 | 140 | 140 | 140 |
|  | Mil | 180 | 170 | 160 |  |  |  |  |
| Maximum Standby Current (mA) |  | 40. | 35 | 35 | 35 | 35 | 35 | 35 |

Shaded area contains advanced information.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When $\mathrm{CE}_{1}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the nine data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{8}$ ) is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{C E}_{1}$ and $\overline{O E}$ active LOW and $\mathrm{CE}_{2}$ active HIGH), while (WE) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the nine data input/output pins.
The input/outputpins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.
A die coat is used to insure alpha immunity.


CY7C182

## Maximum Ratings

(Abovewhich the usefullife may be impaired. Foruserguidelines, not tested.)
Storage Temperature .................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith

Supply Voltage to Ground Potential ${ }^{[1]} \ldots . . . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage ${ }^{[1]} \ldots . . . . . . . . . . . . . . .$.
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015.2)
Latch-UpCurrent ................................... $>200 \mathrm{~mA}$
Operating Range

| Range <br> Ambient <br> Temperature ${ }^{[2]}$ | $\mathbf{V}_{\mathbf{C C}}$ |  |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Output Current into Outputs (Low) 20 mA

Electrical Characteristics Over the Operating Range


Shaded area contains advanced information.

## Notes:

1. $\mathrm{V}_{\mathrm{IL}(\min .)}=-3.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. Duration of the short circuit should not exceed 30 seconds. Not more than one output should be shorted at one time.

Electrical Characteristics Over the Operating Range(continued)


Shaded area contains advanced information.
Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| COUT | OutputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance |  | 10 | pF |

Note:
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0-1.73 \mathrm{C}
$$

## Switching Characteristics Over the Operating Range

| Parameters | Description | 7C182-12 |  | 7C182-15 |  | 7C182-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE ${ }^{[5]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| toha | Address Valid to Low Z | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE1 }}$ | $\overline{\mathrm{CE}}_{1}$ Access Time |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {ACE2 }}$ | $\mathrm{CE}_{2}$ Access Time |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 7 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\mathrm{HZCE} 2}$ | $\mathrm{CE}_{2}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 7 |  | 8 |  | 8 |  |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| ted | $\overline{\mathrm{CE}}_{1} \mathrm{HIGH}$ to Power-Down |  | 12 |  | 15 |  | 20 | ns |
| $t_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ Access Time |  | 6 |  | 7 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 7 |  | 8 |  | 8 | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 6 |  | 7 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 8 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 8 |  | 10 |  | 15 |  | ns |
| tPWE | $\overline{\overline{W E}}$ Pulse Width | 8 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from End of Write | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | Write HIGH to Low $\mathrm{Z}^{[8]}$ | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | Write LOW to High $\mathrm{Z}^{[6,8,9]}$ |  | 6 |  | 7 |  | 7 | ns |

Shaded area contains advanced information.

## Notes:

5. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
6. ${ }^{t_{H Z C E}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, CE 2 HIGH, and WE LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deas-
serted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. At any given temperature and voltage condition, $\mathrm{t}_{\text {LZWE }}$ is less than $\mathrm{t}_{\text {HZWE }}$ for any given device. These parameters are sampled and not $100 \%$ tested.
9. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH.

Switching Characteristics Over the Operating Range(continued)

| Parameters | Description | 7C182-25 |  | 7C182-35 |  | 7C182-45 |  | 7C182-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE ${ }^{[5]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}^{\text {OHA }}$ | Address Valid to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE1 }}$ | $\overline{\mathrm{CE}}_{1}$ Access Time |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{ACE} 2}$ | $\mathrm{CE}_{2}$ Access Time |  | 25 |  | 25 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| ${ }_{\text {t }}$ LZCE2 | $\mathrm{CE}_{2}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZCE} 2}$ | $\mathrm{CE}_{2}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 20 |  | 20 |  | 25 |  | 25 |  |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ Access Time |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[6]}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\text { WRITE CYCLE }{ }^{[7]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 18 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from End of Write | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | Write HIGH to Low $\mathrm{Z}^{[8]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | Write LOW to High $\mathrm{Z}^{[6,8,9]}$ |  | 13 |  | 15 |  | 20 |  | 25 | ns |

## Switching Waveforms



Read Cycle No. $2^{[5,11]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[7]}$


## Notes:

10. Device is continuously selected. $\mathrm{O} \overline{\mathrm{E}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}} \cdot \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
11. If $\overline{\mathrm{CE}}_{1}$ goes HIGH and $\mathrm{CE}_{2}$ goes LOW simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.


Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathbf{C E}_{\mathbf{2}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Data-In | Data-Out | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| H | X | X | X | Z | Z | Deselect/Power-Down |
| L | H | L | H | Z | Valid | Read |
| L | H | X | L | Valid | Z | Write |
| L | H | H | H | Z | Z | OutputDisable |
| X | L | X | X | Z | Z | Deselect |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7C182-12DC | D22 | Commercial |
|  | CY7C182-12PC | P21 |  |
|  | CY7C182-12VC | V21 |  |
|  | CY7C182-12DMB | D22 | Military |
|  | CY7C182-12LMB | L54 |  |
| 15 | CY7C182-15DC | D22 | Commercial |
|  | CY7C182-15PC | P21 |  |
|  | CY7C182-15VC | V21 |  |
|  | CY7C182-15DMB | D22 | Military |
|  | CY7C182-15LMB | L54 |  |
| 20 | CY7C182-20DC | D22 | Commercial |
|  | CY7C182-20PC | P21 |  |
|  | CY7C182-20VC | V21 |  |
|  | CY7C182-20DMB | D22 | Military |
|  | CY7C182-20LMB | L54 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C182-25DC | D22 | Commercial |
|  | CY7C182-25PC | P21 |  |
|  | CY7C182-25VC | V21 |  |
| 35 | CY7C182-35DC | D22 | Commercial |
|  | CY7C182-35PC | P21 |  |
|  | CY7C182-35VC | V21 |  |
| 45 | CY7C182-45DC | D22 | Com |
|  | CY7C182-45PC | P21 |  |
|  | CY7C182-45VC | V21 |  |

Shaded area contains advanced information.
Document \#: 38-00110-C

## Features

- Pin-programmable into directmapped or two-way set-associative format
- CMOS for optimum speed/power
- High speed
$-20 \mathrm{~ns}$
- Common I/O
- Internal address latch
- TTL-compatible inputs and outputs
- Compatible with Intel 82385 Cache Controller


## Functional Description

The CY7C183 andCY7C184 arehigh-performance monolithic CMOS static RAMs that contain 128 Kbits organized into either two two-way set-associative blocks of $4 \mathrm{~K} \times 16$ RAM or one directly mapped 8 Kx 16-bit RAM.

They are designed specifically for use with the Intel 82385 Cache Controller, and their addresses are latched on the falling edge of the Address Latch Enable (ALE) signal. When ALE is HIGH, the latch is transparent. The CY7C183 has all address bits latched by the ALE signal except $\mathrm{A}_{12}$. This signal bypasses the latch and has a faster access time. All address bits are latchedby the ALE signal in the CY7C184. The mode pin controls whether the device is configured as a direct-mapped $8 \mathrm{~K} \times 16$ RAM or a two-way set-associative $2 \times 4 \mathrm{Kx}$ 16 RAM. When mode is HIGH, the device is placed in the two-way mode. In this mode, the upper address bit, $A_{12}$, is a "don't care" and is externally wired to ground. When mode is LOW, the device is placed in the direct mode.
Writing is accomplished in the two-way mode by taking $\overline{\mathrm{CE}}$ LOW and by driving the respective $\mathrm{CS}_{\mathrm{x}}$ and $\overline{\mathrm{WE}}_{\mathrm{x}}$ signals LOW.
$\overline{\mathrm{CS}}_{0}$ enables bits $\mathrm{D}_{0}-\mathrm{D}_{7}$ while $\overline{\mathrm{CS}}_{1}$ enables bits $\mathrm{D}_{8}-\mathrm{D}_{15} . \overline{\mathrm{WE}}_{\mathrm{A}}$ and $\overline{W E}_{B}$ enable cache banks $A$ and $B$, respectively, to receive the data present on the data bus. $\overline{\mathrm{OE}}_{\mathrm{A}}$ and $\overline{\mathrm{OE}}_{\mathrm{B}}$ similarly enable cache banks $A$ and $B$, respectively, to drive the data bus.
Writing is accomplished in the direct mode by tying $\overline{W E}_{A}$ and $\overline{W E}_{B}$ together externally , and using them as a single write enable.
Reading is accomplished in the two-way mode by taking $\overline{\mathrm{CE}}$ LOW, forcing the appropriate $\overline{\mathrm{OE}}_{\mathrm{x}}$ and $\overline{\mathrm{CS}}_{\mathrm{x}}$ signals LOW and the $\mathrm{WE}_{x}$ signal HIGH. The contents of the memory location specified on the address pins will appear on the 16 outputs. Activation of $\overline{\mathrm{OE}}_{\mathrm{A}}$ and $\overline{\mathrm{OE}}_{\mathrm{B}}$ simultaneously will cause both banks to be deselected.
Reading is accomplished in the direct mode by tying $\overline{\mathrm{OE}}_{\mathrm{A}}$ and $\overline{\mathrm{OE}}_{\mathrm{B}}$ together externally and using them as a single output enable.

## Logic Block Diagrams



## Pin Diagrams



## Selection Guide

|  |  | 7C183-20 <br> 7C184-20 | 7C183-25 <br> 7C184-25 | 7C183-35 <br> 7C184-35 | 7C183-45 <br> 7C184-45 |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | 20 | 25 | 35 | 45 |
|  | Military |  |  | 35 | 45 |
| Maximum Output Enable Access Time(ns) | Commercial | 8 | 10 | 14 | 16 |
|  | Military |  |  | 14 | 16 |
| Maximum OperatingCurrent(mA) | Commercial | 250 | 220 | 170 | 140 |
|  | Military |  |  | 200 | 160 |

Shaded area contains preliminary information.

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .$.
Ambient Temperaturewith
Power Applied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . ........ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$
$+7.0 \mathrm{~V}$
Output Current into Outputs (LOW)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $\left.{ }^{[ }\right]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Notes

1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-3.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

CYPRESS
SEMICONDUCTOR
Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & 7 \mathrm{C} 183-20 \\ & 7 \mathrm{C} 184-20 \end{aligned}$ |  | $\begin{aligned} & \text { 7C183-25 } \\ & \text { 7C184-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C183-35 } \\ & 7 \mathrm{C} 184-35 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 183-45 \\ & 7 \mathrm{C} 184-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=$ | -4.0mA | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}$ | 0 mA |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | InputLOW Voltage ${ }^{[1]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}},$ <br> OutputDisabled |  | -10 | +10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $\begin{aligned} & \text { OutputShort } \\ & \text { CircuitCurrent }{ }^{[4]} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}$ | GND |  | $-350$ |  | $-350$ |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \text { Read Cycle }{ }^{[5]} \\ & \text { Duty Cycle }=45 \% \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Com'l } \\ \hline \text { Mil } \\ \hline \end{array}$ |  | 250 |  | 220 |  | 170 200 |  | 140 | mA |

Shaded area contains preliminary information.
Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| C $_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0 \longrightarrow 1.73 \mathrm{~V}
$$

Notes:
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. At a given duty cycle, Write Cycle $\mathrm{I}_{\mathrm{CC}}$ is equal to 1.4 times Read Cycle $I_{C C}$.
6. Tested initially and after any design or process changes that may affect these parameters.
7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.

Switching Characteristics Over the Operating Range ${ }^{[3,7]}$

| Parameters | Description | $\begin{aligned} & 7 \mathrm{C} 183-20 \\ & 7 \mathrm{C} 184-20 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 183-25 \\ & 7 \mathrm{C} 184-25 \end{aligned}$ |  | $\begin{aligned} & \text { 7C183-35 } \\ & \text { 7C184-35 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 183-45 \\ & 7 \mathrm{C} 184-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{AA}} \mathrm{A}_{12}{ }^{[9]}$ | Address to Data Valid A12 |  | 15 |  | 17 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | Chip Enable to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\mathrm{OE}}_{\mathrm{x}}$ LOW to Data Valid |  | 8 |  | 10 |  | 14 |  | 16 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {toHL }}$ | Output Hold from ALE HIGH | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }}$ LZCE | $\overline{\mathrm{CE}}, \overline{\mathrm{CS}}_{\mathrm{x}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}_{\mathrm{x}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}, \overline{\mathrm{CS}}_{\mathrm{x}}$ HIGH to High Z |  | 12 |  | 15 |  | 25 |  | 30 | ns |
| ${ }^{\text {t }} \mathrm{HZOE}$ | $\overline{\mathrm{OE}}_{\mathrm{x}} \mathrm{HIGH}$ to High Z |  | 8 |  | 9 |  | 10 |  | 12 | ns |
| $t_{\text {PaLE }}$ | ALE Pulse Width | 8 |  | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SALE }}$ | Address Set-Up to ALE Low | 3 |  | 4 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\text {HALE }}$ | Address Hold from ALE Low | 4 |  | 4 |  | 4 |  | 4 |  | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {twC }}$ | Write Cycle Time | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {t SCE }}$ | Chip Enable to Write End | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {t }}$ SCS | Chip Select to Write End | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| ${ }^{\text {tSD }}$ | Data Set-Up to Write End | 8 |  | 10 |  | 10 |  | 10 |  | ns |
| thD | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | Write Enable Pulse Width | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| ${ }^{\text {t }}$ SA | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{W E}_{x}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW }}$ to High Z |  | 12 |  | 15 |  | 15 |  | 20 | ns |
| tPALE | ALE Pulse Width | 8 |  | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SALE }}$ | Address Set-Up to ALE Low | 4 |  | 4 |  | 6 |  | 8 |  | ns |
| $t_{\text {HALE }}$ | Address Hold from ALE Low | 4 |  | 4 |  | 4 |  | 4 |  | ns |

Shaded area contains preliminary information.

Notes:
8. Both $\overline{W E}_{A}$ and $\overline{W E}_{B}$ must be HIGH for read cycle.
9. CY7C183 only.
10. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$, $\overline{\mathrm{CS}}_{\mathrm{x}}$, and $\overline{W E}_{\mathrm{x}}$. All signals must be LOW to initiate a write and any signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. 1 (ALE = CLOCK) ${ }^{[11]}$


Read Cycle No. 3 (ALE $=\mathbf{H I G H}){ }^{[12,13]}$


## Notes:

11. Device is continuously selected, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are LOW.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. $\overline{\mathrm{WE}}$ is HIGH for read cycle.

Switching Waveforms (continued)
Write Cycle No. 1 (ALE = CLOCK, $\overline{\mathbf{W E}}$ Controlled) ${ }^{[14]}$


Write Cycle No. 2 (ALE = CLOCK, $\overline{\text { CE }} / \overline{\mathrm{CS}}$ Controlled) ${ }^{[14]}$


Write Cycle No. 3 (ALE $=$ HIGH, $\overline{\text { CE }} / \overline{\text { CS }}$ Controlled) ${ }^{[14]}$


Note:
14. $\overline{\mathrm{OE}}$ is deselected ( HIGH ).

## Truth Tables

Two-Way Mode $($ Mode $=$ HIGH $)$

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{C S}} \mathbf{0}$ | $\overline{\mathbf{C S}}_{1}$ | $\overline{\mathrm{OE}}_{\mathbf{A}}$ | $\overline{\mathrm{OE}}_{\mathbf{B}}$ | $\overline{\mathbf{W E}}_{\mathbf{A}}$ | $\overline{\mathbf{W E}}_{\text {B }}$ | Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | X | X | Outputs High Z, Write Disabled |  |
| L | H | H | X | X | X | X | Outputs High Z, Write Disabled |  |
| X | X | X | H | H | X | X | Outputs High Z |  |
| X | X | X | L | L | X | X | Outputs High Z |  |
| L | L | H | L | H | H | H | Read I/ $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Bank A |
| L | L | H | H | L | H | H | Read I/ $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Bank B |
| L | H | L | L | H | H | H | Read I/O $\mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Bank A |
| L | H | L | H | L | H | H | Read I/O $\mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Bank B |
| L | L | L | L | H | H | H | Read I/ $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Bank A |
| L | L | L | H | L | H | H | Read I/O $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Bank B |
| L | L | H | X | X | L | H | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Bank A |
| L | L | H | X | X | H | L | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Bank B |
| L | H | L | X | X | L | H | Write $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Bank A |
| L | H | L | X | X | H | L | Write $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Bank B |
| L | L | L | X | X | L | H | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Bank A |
| L | L | L | X | X | H | L | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Bank B |
| L | L | H | X | X | L | L | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Banks $A$ and $B$ |
| L | H | L | X | X | L | L | Write $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ | Banks A and B |
| L | L | L | X | X | L | L | Write $\mathrm{I} / \mathrm{O}_{20}-\mathrm{I} / \mathrm{O}_{15}$ | Banks A and B |

Direct Mode $($ Mode $=$ LOW)

| $\overline{\overline{C E}}$ | $\overline{\mathbf{C S}_{0}}$ | $\overline{\overline{C S}_{1}}$ | $\overline{\mathbf{O E}}_{\mathbf{A}}$ | $\overline{\mathbf{O E}}_{\mathbf{B}}$ | $\overline{\mathbf{W E}}_{\mathbf{A}}$ | $\overline{\overline{W E}_{B}}$ | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | X | X | Outputs High Z, Write Disabled |
| L | H | H | X | X | X | X | Outputs High Z, Write Disabled |
| X | X | X | H | H | X | X | Outputs High Z |
| L | L | H | L | L | H | H | Read I/O $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |
| L | H | L | L | L | H | H | Read I/O $\mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ |
| L | L | L | L | L | H | H | Read I/O $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ |
| L | L | H | X | X | L | L | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |
| L | H | L | X | X | L | L | Write $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ |
| L | L | L | X | X | L | L | Write $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 20 | CY7C183-20JC | J69 | Commercial |
| 25 | CY7C183-25JC | J69 | Commercial |
| 35 | CY7C183-35JC | J69 | Commercial |
|  | CY7C183-35LMB | L68 | Military |
| 45 | CY7C183-45JC | J69 | Commercial |
|  | CY7C183-45LMB | L68 | Military |

Shaded area contains preliminary information.

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 20 | CY7C184-20JC | J69 | Commercial |
| 25 | CY7C184-25JC | J69 | Commercial |
| 35 | CY7C184-35JC | J69 | Commercial |
|  | CY7C184-35LMB | L68 | Military |
| 45 | CY7C184-45JC | J69 | Commercial |
|  | CY7C184-45LMB | L68 | Military |

Shaded area contains preliminary information.

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00090-B


## SEMICONDUCTOR

## Features

- BiCMOS for optimum speed/power
- Ultra high speed
$-9 \mathrm{~ns}$
- Low active power
$-750 \mathrm{~mW}$
- Low standby power
$-250 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7B185 and CY7B186 are highperformance BiCMOS static RAMs organized as 8 K words by 8 bits. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Easy memory expansion is provided by an active LOW chip enable $\left(\mathrm{CE}_{1}\right)$, an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state drivers. Both devices have a power-down feature ( $\mathrm{CE}_{1}$ ) that reduces the power consumption by $67 \%$ when deselected. The CY7B185 is in the space saving 300 -mil-wide DIP and SOJ package and leadless chip carrier. The CY7B186 is in the standard 600 -milwide package.

## 8K x 8 Static RAM

An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When $\overline{C E}_{1}$ and $\overline{W E}$ inputs are both LOW, data on the eight data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location addressed by $\left(A_{0}\right.$ through $\left.A_{12}\right)$. Reading the device is accomplished by selecting the device and enabling the outputs, $\mathrm{CE}_{1}$ and OE active LOW, $\mathrm{CE}_{2}$ active HIGH , while WE remains HIGH. Under these conditions, the contents of the location addressed by the information on the address pins is present on the eight data input/ output pins.
The input/output pins remain in a highimpedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.


## Selection Guide

|  |  | 7B185-9 | 7B185-10 | $\begin{aligned} & \text { 7B185-12 } \\ & \text { 7B186-12 } \end{aligned}$ | $\begin{aligned} & \text { 7B185-15 } \\ & \text { 7B186-15 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 9 | 10 | 12 | 15 |
| Maximum Operating Current (mA) | Commercial | 150 | 145 | 140 | 135 |
|  | Military |  | 15\% | 150 | 145 |
| $\begin{aligned} & \text { Maximum Standby } \\ & \text { Current (mA) } \end{aligned}$ | Commercial | 50 | 45 | 40 | 40 |
|  | Military |  | 60 | 55 | 50 |

[^17]SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
Input Voltage ${ }^{[1]}$
-3.0 V to +7.0 V

Output Current into Outputs (Low) . ................ . 20 mA
Static Discharge Voltage ............................ . $>2001 \mathrm{~V}$
(Per MIL-STD-883 Method 3015)
Latch-Up Current
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  |  | 7B185-9 |  | 7B185-10 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min. | $\mathrm{I}_{\mathrm{OH}}=-4.0$ | Com'l | 2.4 |  | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.0$ | Mil | 2.4 |  | 2.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{11]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{f}=\mathrm{f} \text { max. } \end{aligned}$ |  | Com'l |  | 150 |  | 145 | mA |
|  |  |  |  | Mil |  |  |  | 155\% | mA |
| $\mathrm{I}_{\text {SB }}$ | $\overline{\mathrm{CE}}_{1}$ Power-Down Current | $\begin{aligned} & \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{I}_{\mathrm{OH}}=\mathrm{mA} \end{aligned}$ |  | Com'l |  | 50 |  | 45 | mA |
|  |  |  |  | Mil |  |  |  | 60 | mA |


| Parameters | Description | Test Conditions |  |  | $\begin{aligned} & \hline \text { 7B185-12 } \\ & \text { 7B186-12 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B185-15 } \\ & 7 \mathrm{~B} 186-15 \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min. | $\mathrm{I}_{\mathrm{OH}}=-4.0$ | Com'l | 2.4 |  | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.0$ | Mil | 2.4 |  | 2.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{f}=\mathrm{f} \text { max. } \end{aligned}$ |  | Com'1 |  | 140 |  | 135 | mA |
|  |  |  |  | Mil |  | 150 |  | 145 | mA |
| $\mathrm{I}_{\text {SB }}$ | $\overline{C E}_{1}$ Power-Down Current | $\begin{aligned} & \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{I}_{\mathrm{OH}}=\mathrm{mA} \end{aligned}$ |  | Com'l |  | 40 |  | 40 | mA |
|  |  |  |  | Mil |  | 55 |  | 50 | mA |

Shaded area contains preliminary information.
Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. ${ }^{[5]}$ | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 6 | pF |

## Notes:

1. $\mathrm{V}_{\text {IL }}(\min )=.-3.0 \mathrm{~V}$ for pulse width $<20 \mathrm{~ns}$.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except CERDIP (D16, D22), which has maximums of $\mathrm{C}_{\mathrm{IN}}=9.5 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=9 \mathrm{pF}$.

## AC Test Loads and Waveforms


(a)

(b)


Equivalent to: THÉVENIN EQUIVALENT
B185-5
OUTPUT O— 1.73 V
Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | 7B185-9 |  | 7B185-10 |  | $\begin{aligned} & \text { 7B185-12 } \\ & \text { 7B186-12 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{~B} 185-15 \\ & 7 \mathrm{~B} 186-15 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 9 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 9 |  | 10 |  | 12 |  | 15 | ns |
| toha | Data Hold from AddressChange | 2.5 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE1 }}$ | $\overline{\overline{\mathrm{CE}}} \overline{1}_{\text {LOW }}$ to Data Valid |  | 9 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {ACE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Data Valid |  | 9 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 4.5 |  | 5 |  | 6 |  | 8 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 1.5 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\text { OE HIGH to High }{ }^{\text {[ }}{ }^{[7]}}$ |  | 4 |  | 5 |  | 6 |  | 7 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}^{8]}$ | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\mathrm{CE}_{2}$ HIGH to Low $\mathrm{Z}^{[8]}$ | 2 |  | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}^{[7]}$ $\mathrm{CE}_{2}$ LOW to High Z |  | 4 |  | 5 |  | 6 |  | 7 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 9 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 8 |  | 8 |  | 8 |  | 10 |  | ns |
| $t_{\text {SCE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 8 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 7 |  | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 4.5 |  | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High ${ }^{\text {[ }}{ }^{[7]}$ | 0 | 4 | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}^{[6,7]}}$ | 2 |  | 2 |  | 2 |  | 3 |  | ns |

## Notes:

6. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$, and $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage. This parameter is guaranteed and not $100 \%$ tested.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device. This parameter is guaranteed and not $100 \%$ tested.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\mathrm{CE}_{2} \mathrm{HIGH}$, and WELOW. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. All three signals must be active to initiate a write, and either signal can terminate a write by going inactive.

CY7B185
CY7B186
CYPRESS
Switching Waveforms


Read Cycle No. $2{ }^{[10,11,12]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[8,13,14]}$


Notes:
10. Device is continuously selected. $\mathrm{OE}, \mathrm{CE}_{1}=\mathrm{V}_{\mathrm{IL}} \cdot \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Address valid prior to or coincident with CE transition LOW.
13. Data $\mathrm{I} / \mathrm{O}$ is HIGH impedance if $\mathrm{OE}=\mathrm{V}_{\mathrm{HH}}$.
14. When data input is applied to the device $I / O$, the device output should be in the high-impedance state.
15. During this period, the I/Os are in the output state and input signals should not be applied.
16. If CEgoes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[8,12,14,16]}$


## Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathbf{C E}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| H | X | X | X | High Z | Deselect/Power-Down |
| X | L | X | X | High Z | Deselect |
| L | H | H | L | Data Out | Read |
| L | H | L | X | Data In | Write |
| L | H | H | H | High Z | Deselect |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 9 | CY7B185-9DC | D22 | Commercial |
|  | CY7B185-9PC | P21 |  |
|  | CY7B185-9VC | V21 |  |
| 10 | CY7B185-10DC | D22 | Commercial |
|  | CY7B185-10PC | P21 |  |
|  | CY7B185-10VC: | V21 |  |
|  | CY7B185-10DMB | D22 | Military |
|  | CY7B185-10LMB | L54 |  |
| 12 | CY7B185-12D: | D22 | Commercial |
|  | CY7B185-12PC | P21 |  |
|  | CY7B185-12V( ${ }^{\text {¢ }}$ | V21 |  |
|  | CY7B185-12DMB | D22 | Military |
|  | CY7B185-12LMB | L54 |  |
| 15 | CY7B185-15D | D22 | Commercial |
|  | CY7B185-15PC | P21 |  |
|  | CY7B185-15V ${ }^{\text {¢ }}$ | V21 |  |
|  | CY7B185-15DMB | D22 | Military |
|  | CY7B185-15LMB | L54 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 12 | CY7B186-12PC | P15 | Commercial |
| 15 | CY7B186-15PC | P15 | Commercial |
|  | CY7B186-15DMB | D16 | Military |

Document \#: 38-A-00016-C

[^18]
## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-10 \mathrm{~ns}$
- Low active power
- 935 mW
- Low Standby Power
$-220 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C185 and CY7C186 are high-performanceCMOS static RAMsorganized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}_{1}$ ), an active HIGH chip enable $\left(\mathrm{CE}_{2}\right)$, and active LOW output enable $(\overline{\mathrm{OE}})$ and three-state drivers. Both devices have an automatic power-down feature $\left(\overline{\mathrm{CE}}_{1}\right)$, reducing the power consumption by over $75 \%$ when deselected. The CY7C185 is in the space-saving 300 -mil-wide DIP package and leadless chip carrier. The CY7C186 is in the standard 600 -mil-wide package.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of
the memory. When $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{WE}}$ inputs are both LOW and $\mathrm{CE}_{2}$ is HIGH, data on the eight data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through I/ $\mathrm{O}_{7}$ ) is written into the memory location addressedby the address present on the address pins $\left(\mathrm{A}_{0}\right.$ through $\left.\mathrm{A}_{12}\right)$. Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{OE}}$ active LOW, $\mathrm{CE}_{2}$ active HIGH, while $\overline{\mathrm{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH. A die coat is used to insure alpha immunity.


## Selection Guide ${ }^{[1]}$

|  | 7C185-10 | 7C185-12 | 7C185-15 | 7C185-20 | 7C186-20 | 7C185-25 | 7C185-35 | 7C185-45 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7C186-35 | 7C185-55 |  |  |  |  |  |  |  |
| 7C186-45 | 7C186-55 |  |  |  |  |  |  |  |
| MaximumAccessTime(ns) | 20 | 25 | 35 | 20 | 25 | 35 | 45 | 55 |
| Maximum Operating <br> Current (mA) | 170 | 170 | 160 | 120 | 100 | 100 | 100 | 80 |
| Maximum Standby <br> Current mA ) | $40 / 20$ | $40 / 20$ | $40 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ | $20 / 20$ |

Shaded areas contain advanced information.

## Note:

1. For military specifications, see the CY7C185A/CY7C186A datasheet.

CY7C185
CY7C186

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied ............................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs



| Output Current into Outputs (Low) | 20 mA |
| :---: | :---: |
| Static Discharge Voltage . . . . . . . . . (per MIL-STD-883, Method 3015) | >2001V |
| Latch-UpCurrent | $>200 \mathrm{~mA}$ |

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 7C185-10 |  | 7C185-12 |  | 7C185-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, OutputDisabled | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \\ & \hline \end{aligned}$ |  | -350 |  | $-350$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 170 |  | 170 |  | 160 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ <br> Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 40 |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}_{1}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

Shaded areas contain advanced information.

Electrical Characteristics Over the Operating Range(continued)

| Parameters | Description | Test Conditions | $\begin{aligned} & \hline 7 \mathrm{C} 185-20 \\ & 7 \mathrm{C} 186-20 \end{aligned}$ |  | $\begin{aligned} & \text { 7C185-25,35,45 } \\ & 7 \mathrm{C} 186-25,35,45 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 185-55 \\ & 7 \mathrm{C} 186-55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND}^{\leq} \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, OutputDisabled | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \\ & \hline \end{aligned}$ |  | -300 |  | $-300$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 120 |  | 100 |  | 80 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:
2. $\quad \mathrm{V}_{\mathrm{IL}} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT
OUTPUT $0-1.73 \mathrm{~V}$

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | 7C185-10 |  | 7C185-12 |  | 7C185-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 | ns |
| toha | Data Hold from AddressChange | 3 |  | 3 | - | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {ACE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Data Valid |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 5 |  | 6 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 5 |  | 7 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}^{[7]}$ | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Low Z | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}^{[8,9]}$ $\mathrm{CE}_{2}$ LOW to High Z |  | 5 |  | 7 |  | 8 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down |  | 10 |  | 12 |  | 15 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 8 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 8 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 8 |  | 9 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {S }}$ S | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 8 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 5 |  | 6 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8]}$ |  | 6 |  | 6 |  | 7 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 2 |  | 3 |  | 3 |  | ns |

Shaded areas contain advanced information.

## Notes:

5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than ${ }^{\mathrm{t}} \mathrm{LZCE}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\mathrm{CE}_{2} \mathrm{HIGH}$, and $\overline{\mathrm{WE}}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

CYPRESS
SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[5]}$ (continued)

| Parameters | Description | $\begin{aligned} & \hline \text { 7C185-20 } \\ & 7 \mathrm{C} 186-20 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185-25 } \\ & 7 \mathrm{C} 186-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185-35 } \\ & \text { 7C186-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C185-45 } \\ & 7 \mathrm{C} 186-45 \end{aligned}$ |  | $\begin{aligned} & \text { 7C185-55 } \\ & 7 \mathrm{C} 186-55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACE} 1}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {ACE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Data Valid |  | 20 |  | 25 |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[6]}$ |  | 8 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}_{1} \mathrm{HIGH}$ to $\mathrm{High} \mathrm{Z}^{[8,9]}$ $\mathrm{CE}_{2}$ LOW to High Z |  | 8 |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down |  | 20 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| WRITECYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 20 |  | 20 |  | 25 |  | 40 |  | 50 |  | ns |
| ${ }^{\text {tSCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {t SCE } 2}$ | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 15 |  | 20 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {tha }}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {tSA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WEPulse Width }}$ | 15 |  | 15 |  | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 15 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8]}$ |  | 7 |  | 7 |  | 10 |  | 15 |  | 20 | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

## Switching Waveforms



Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10,12]}$


## Notes:

9. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} . \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Data $\mathrm{I} / \mathrm{O}$ is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[10, ~ 12, ~ 13] ~}$


## Note:

13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Typical DC and AC Characteristics





NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE

OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE


Typical DC and AC Characteristics (continued)


Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathbf{C E}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| H | X | X | X | High Z | Deselect/Power-Down |
| X | L | X | X | High Z | Deselect |
| L | H | H | L | Data Out | Read |
| L | H | L | X | Data In | Write |
| L | H | H | H | High Z | Deselect |

Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A4 | X3 | 2 |
| A5 | X4 | 3 |
| A6 | X5 | 4 |
| A7 | X6 | 5 |
| A8 | X7 | 6 |
| A9 | Y1 | 7 |
| A10 | Y4 | 8 |
| A11 | Y3 | 9 |
| A12 | Y0 | 10 |
| A0 | Y2 | 21 |
| A1 | X0 | 23 |
| A2 | X1 | 24 |
| A3 | X2 | 25 |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7C185-10DC | D22 | Commercial |
|  | CY7C185-10PC | P21 |  |
|  | CY7C185-10VC | V21 |  |
| 12 | CY7C185-12DC | D22 | Commercial |
|  | CY7C185-12PC | P21 |  |
|  | CY7C185-12VC | V21 |  |
| 15 | CY7C185-15DC | D22 | Commercial |
|  | CY7C185-15PC | P21 |  |
|  | CY7C185-15VC | V21 |  |
| 20 | CY7C185-20DC | D22 | Commercial |
|  | CY7C185-20LC | L54 |  |
|  | CY7C185-20PC | P21 |  |
|  | CY7C185-20VC | V21 |  |
| 25 | CY7C185-25DC | D22 | Commercial |
|  | CY7C185-25LC | L54 |  |
|  | CY7C185-25PC | P21 |  |
|  | CY7C185-25VC | V21 |  |
| 35 | CY7C185-35DC | D22 | Commercial |
|  | CY7C185-35LC | L54 |  |
|  | CY7C185-35PC | P21 |  |
|  | CY7C185-35VC | V21 |  |
| 45 | CY7C185-45DC | D22 | Commercial |
|  | CY7C185-45LC | L54 |  |
|  | CY7C185-45PC | P21 |  |
|  | CY7C185-45VC | V21 |  |
| 55 | CY7C185-55DC | D22 | Commercial |
|  | CY7C185-55LC | L54 |  |
|  | CY7C185-55PC | P21 |  |
|  | CY7C185-55VC | V21 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 20 | CY7C186-20DC | D16 | Commercial |
|  | CY7C186-20PC | P15 |  |
| 25 | CY7C186-25DC | D16 | Commercial |
|  | CY7C186-25PC | P15 |  |
| 35 | CY7C186-35DC | D16 | Commercial |
|  | CY7C186-35PC | P15 |  |
| 45 | CY7C186-45DC | D16 | Commercial |
|  | CY7C186-45PC | P15 |  |
| 55 | CY7C186-55DC | D16 | Commercial |
|  | CY7C186-55PC | P15 |  |

Shaded areas contain advanced information.
Document \#: 38-00037-G

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
- 20 ns
- Low active power
- 990 mW
- Low standby Power
- 220 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C185A and CY7C186A are highperformance CMOS static RAMs organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\mathrm{CE}_{1}$ ), an active HIGH chip enable ( $\mathrm{CE}_{2}$ ), an active LOW output enable ( $\overline{\mathrm{OE} \text { ), and three-state drivers. Both }}$ devices have an automatic power-down feature ( $\mathrm{CE}_{1}$ ), reducing the power consumption by over $75 \%$ when deselected. The CY7C185A is in the space saving 300 -mil-wide DIP package and leadless chip carrier. The CY7C186A is in the standard 600 -mil-wide package.
Writing to the device is accomplished when the chip enable one $\left(\mathrm{CE}_{1}\right)$ and write
enable (WE) inputs are both LOW, and the chip enable two $\left(\mathrm{CE}_{2}\right)$ input is HIGH. Data on the eight $\mathrm{I} / \mathrm{O}$ pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through I/O $\mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ).
Reading the device is accomplished by taking chip enable one ( $\mathrm{CE}_{1}$ ) and output enable (OE) LOW, while taking write enable (WE) and chip enable two ( $\mathrm{CE}_{2}$ ) HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the I/O pins.
The I/O pins remain in high-impedance state when chip enable one ( $\mathrm{CE}_{1}$ ) or output enable ( OE ) is HIGH , or write enable (WE) or chip enable two $\left(\mathrm{CE}_{2}\right)$ is LOW.
A die coat is used to insure alpha immunity.

Logic Block Diagram


Pin Configurations




## Selection Guide ${ }^{[1]}$

|  |  | 7C185AM.12\% | \%185A I If | $\begin{aligned} & \text { 7C185A-20 } \\ & \text { 7C186A-20 } \end{aligned}$ | $\begin{aligned} & 7 \mathrm{C185A}-25 \\ & 7 \mathrm{C} 186 \mathrm{~A}-25 \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{C185A-35} \\ & \text { 7C186A-35 } \end{aligned}$ | $\begin{aligned} & 7 \mathrm{C185A}-45 \\ & 7 \mathrm{C} 186 \mathrm{~A}-45 \end{aligned}$ | $\begin{array}{\|l} 7 \mathrm{C} 185 \mathrm{~A}-55 \\ \text { 7C186A-55 } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Ti | ne (ns) | 12 | 5 | 20 | 25 | 35 | 45 | 55 |
| $\begin{aligned} & \hline \text { Maximum Operating } \\ & \text { Current (mA) } \\ & \hline \end{aligned}$ | Military | 180 | 170 | 135 | 125 | 125 | 125 | 125 |
| Maximum Standby Current (mA) | Military | 40220 | 40720 | 40/20 | 40/20 | 30/20 | 30/20 | 30/20 |

Shaded area contains advanced information.
Notes:

1. For commercial specifications, see the CY7C185/6 datasheet.
$\qquad$

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\qquad$
Ambient Temperaturewith
Power Applied

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Supply Voltage to Ground Potential (Pin 28 to Pin 14) $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage $\qquad$

$$
-3.0 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

Output Current into Outputs (Low) .................... 20 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 185 \mathrm{~A}-12 \\ & \text { 7C186A-12 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185A-15 } \\ & \text { 7C186A-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185A-20 } \\ & \text { 7C186A-20 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0$ | mA | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~m}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[4]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ OutputDisabled |  | -10 | +10 | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GN}$ |  |  | -350 |  | -350 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Military |  | 180 |  | 170 |  | 135 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH},}, \\ & \text { Min.DutyCycle }=100 \% \end{aligned}$ | Military |  | 40 |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\mathrm{CE}_{1}$ Power-DownCurrent | $\begin{array}{\|l} \text { Max. } \mathrm{V}_{\mathrm{CC}} \\ \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ \text { or } \mathrm{V}_{\mathrm{IN}} \geq 0.3 \mathrm{~V} \end{array}$ | Military |  | 20 |  | 20 |  | 20 | mA |

[^19]
## Notes:

2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperaturc.
3. See the last page of this specification for Group A subgroup testing information.
4. $\quad \mathrm{V}_{\mathrm{II}}(\min )=.-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
5. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C185A-25 } \\ & \text { 7C186A-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C185A-35,45, } 55 \\ & 7 \mathrm{C186A}-35,45,55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[4]}$ |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, Output | Disabled | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | $-300$ |  | $-300$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ OperatingSupply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Military |  | 125 |  | 125 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | Military |  | 40 |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}_{1}$ Power-DownCurrent | $\begin{aligned} & \text { Max. }^{V_{C C}} \\ & \mathrm{CE}_{1} \geq V_{C C}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \geq V_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {IN }} \geq 0.3 \mathrm{~V} \end{aligned}$ | Military |  | 20 |  | 20 | mA |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:
6. Tested initially and after may design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

Equivalent to: THÉVENIN EQUIVALENT


| Parameters | Description | $\begin{aligned} & 7 \mathrm{C} 185 \mathrm{~A}-12 \\ & \text { 7C186A-12 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C185A-15 } \\ & \text { 7C186A-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185A-20 } \\ & \text { 7C186A-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C185A-25 } \\ & \text { 7C186A-25 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ 2 | $\mathrm{CE}_{2} \mathrm{HIGH}$ to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE }}$ LOW to Data Valid |  | 6 |  | 7 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE }}$ LOW to Low Z | 0 |  | 0 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}^{[8]}}$ |  | 7 |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}^{[9]}$ | 3 |  | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High $\mathrm{Z}^{[8,9]}$ $\mathrm{CE}_{2}$ LOW to High Z |  | 7 |  | 8 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down |  | 12 |  | 15 |  | 20 |  | 20 | ns |

## WRITECYCLE ${ }^{[10]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | 20 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE } 1}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 8 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | CE $_{2}$ HIGH to Write End | 8 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 9 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 10 |  | 10 |  |
| $\mathrm{t}_{\text {SD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | $\overline{\mathrm{WE}}$ HIGH to Low $Z$ | 3 |  | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}} \mathbf{L O W}$ to High $Z^{[8]}$ |  | 6 |  | 7 |  | 7 |  | 7 | ns |
| $\mathrm{t}_{\text {HZWE }}$ |  |  |  |  |  |  |  |  |  |  |

Shaded area contains advanced information.

## Notes:

7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
8. $t_{\text {HZOE }} \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{1 / \%(1)}$ for any given device.
10. Device is continuously selected. $\overline{\mathrm{OL}}, \mathrm{CE}=\mathrm{V}_{\mathrm{IL}} \cdot \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.

Switching Characteristics Over the Operating Range ${ }^{[2,7]}$ (continued)

| Parameters | Description | $\begin{aligned} & \text { 7C185A-35 } \\ & \text { 7C186A-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C185A-45 } \\ & \text { 7C186A-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C185A-55 } \\ & \text { 7C186A-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE} 1}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{ACE} 2}$ | $\mathrm{CE}_{2}$ HIGH to Data Valid |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[8]}$ |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Low $\mathrm{Z}^{[9]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZCE2 }}$ | $\mathrm{CE}_{2}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to $\operatorname{High} \mathrm{Z}^{[8,9]}$ $\mathrm{CE}_{2}$ LOW to High Z |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1} \mathrm{HIGH}$ to Power-Down |  | 20 |  | 25 |  | 25 | ns |
| WRITE CYCLE ${ }^{[10]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 25 |  | 40 |  | 50 |  | ns |
| ${ }^{\text {tSCE1 }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SCE } 2}$ | $\mathrm{CE}_{2}$ HIGH to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\overline{W E}}$ Pulse Width | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE LOW }}$ to High $\mathrm{Z}^{[8]}$ |  | 10 |  | 15 |  | 20 | ns |

## Switching Waveforms

Read Cycle No. $1{ }^{[9,11]}$


Read Cycle No. $2[11,12]$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[13,14]}$


## Notes:

11. Address valid prior to or coincident with CE transition LOW.
12. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
13. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}$ LOW, $\mathrm{CE}_{2}$ HIGH, and $\overline{\mathrm{WE}}$ LOW. Both signals must be LOW to initi-
atc a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
14. Data $\mathrm{I} / \mathrm{O}$ is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.

SEMICONDUCTOR

## CY7C186A

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[13,14,15]}$


Notes:
15. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains
in a high-impedance state.

## Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


NORMALIZED I CC vs. CYCLE TIME


Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathbf{C E}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| H | X | X | X | High Z | Deselect/Power-Down |
| X | L | X | X | High Z | Deselect |
| L | H | H | L | Data Out | Read |
| L | H | L | X | Data In | Write |
| L | H | H | H | High Z | Deselect |

Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A4 | X3 | 2 |
| A5 | X4 | 3 |
| A6 | X5 | 4 |
| A7 | X6 | 5 |
| A8 | X7 | 6 |
| A9 | Y1 | 7 |
| A10 | Y4 | 8 |
| A11 | Y3 | 9 |
| A12 | Y0 | 10 |
| A0 | Y2 | 21 |
| A1 | X0 | 23 |
| A2 | X1 | 24 |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7C185A-12DMB | D22 | Military |
|  | CY7C185A-12KMB | K74 |  |
|  | CY7C185A-12LMB | L54 |  |
| 15 | CY7C185A-15DMB | D22 | Military |
|  | CY7C185A-15KMB | K74 |  |
|  | CY7C185A-15LMB | L54 |  |
| 20 | CY7C185A-20DMB | D22 | Military |
|  | CY7C185A-20KMB | K74 |  |
|  | CY7C185A-20LMB | L54 |  |
| 25 | CY7C185A-25DMB | D22 | Military |
|  | CY7C185A-25KMB | K74 |  |
|  | CY7C185A-25LMB | L54 |  |
| 35 | CY7C185A-35DMB | D22 | Military |
|  | CY7C185A-35KMB | K74 |  |
|  | CY7C185A-35LMB | L54 |  |
| 45 | CY7C185A-45DMB | D22 | Military |
|  | CY7C185A-45KMB | K74 |  |
|  | CY7C185A-45LMB | L54 |  |
| 55 | CY7C185A-55DMB | D22 | Military |
|  | CY7C185A-55KMB | K74 |  |
|  | CY7C185A-55LMB | L54 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :--- |
| 12 | CY7C186A-12DMB | D16 | Military |
|  | CY7C186A-12LMB | L55 |  |
| 15 | CY7C186A-15DMB | D16 | Military |
|  | CY7C186A-15LMB | L55 |  |
| 20 | CY7C186A-20DMB | D16 | Military |
|  | CY7C186A-20LMB | L55 |  |
| 25 | CY7C186A-25DMB | D16 | Military |
|  | CY7C186A-25LMB | L55 |  |
| 35 | CY7C186A-35DMB | D16 | Military |
|  | CY7C186A-35LMB | L55 |  |
| 45 | CY7C186A-45DMB | D16 | Military |
|  | CY7C186A-45LMB | L55 |  |
| 55 | CY7C186A-55DMB | D16 | Military |
|  | CY7C186A-55LMB | L55 |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

 Group A Subgroup Testing DC Characteristics| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{OHA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {ACE1 }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{ACE} 2}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DOE }}$ | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| ${ }^{\text {w }}$ c | 7, 8, 9, 10, 11 |
| ${ }^{\text {t SCE1 }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCE } 2}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SA }}$ | 7, 8, 9, 10, 11 |
| $t_{\text {PWE }}$ | 7, 8, 9, 10, 11 |
| ${ }^{\text {S }}$ D | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |

Document \#: 38-00114-A

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-15 \mathrm{~ns}$
- Low active power
$-495 \mathrm{~mW}$
- Low standby power
$-220 \mathrm{~mW}$
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C187 is a high-performance CMOS static RAM organized as 65,536 words $\times 1$ bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C187 has an automatic power-down feature, reducing the power consumption by $56 \%$ when deselected.
Writing to the device is accomplished when the chip enable (CE) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data output (DO) pin.
The output pin stays in high-impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.
The 7C187 utilizes a die coat to insure alpha immunity.


## Pin Configurations



C187-5

## Selection Guide ${ }^{[1]}$

|  | 7C187\% 10 | 7C187\% 12 | 7C187-15 | 7C187-20 | 7C187-25 | 7C187-35 | 7C187-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 10 | 1\% | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | 180 | 160 | 90 | 80 | 70 | 70 | 50 |
| Maximum Standby Current (mA) | 40/40 | 40460 | 40/20 | 40/20 | 20/20 | 20/20 | 20/20 |

[^20]Note:

1. For military specifications, see the CY7C187A datasheet.

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Ambient Temperaturewith |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential <br> (Pin 22 to Pin 11) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |

Output Current into Outputs (LOW) ................. 20 mA
Static Discharge Voltage ............................ $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 7C187-10 |  | 7C187-12 |  | 7C187-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\text {CC }}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  | $-3.0$ | 0.8 | $-3.0$ | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled | -10 | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| Ios | OutputShort CircuitCurrent ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  | $-350$ |  | $-350$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 160 |  | 160 |  | 90 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ PowerDownCurrent ${ }^{4]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ |  | 40 |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-DownCurrent | $\begin{aligned} & \text { Max. } V_{C C}, \\ & \overline{C E} \geq V_{C C}-0.3 V, \\ & V_{\text {IN }} \geq V_{C C}-0.3 \mathrm{~V} \\ & \text { or } V_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

[^21]Electrical Characteristics Over the Operating Range(continued)

| Parameters | Description | Test Conditions | 7C187-20 |  | 7C187-25,35 |  | 7C187-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}},$ <br> OutputDisabled | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \\ & \mathrm{V}_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  | -350 |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 80 |  | 70 |  | 50 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ PowerDownCurrent ${ }^{4]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ |  | 40 |  | 20 |  | 20 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-DownCurrent | $\begin{aligned} & \mathrm{Max} . \mathrm{V}_{\mathrm{CC}}, \\ & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 20 |  | 20 |  | 20 | mA |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:
2. $\quad \mathrm{V}_{\text {IL }} \min .=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the (E input is required to keep the device deselected during $\mathrm{V}_{\mathbf{C C}}$ power-up, otherwise $\mathrm{I}_{\text {SB }}$ will exceedvalues given.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

C187-6

Equivalent to: THEVENIN EQUIVALENT



Commercial

Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameters | Description | 7C187-10 |  | 7C187-12 |  | 7C187-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE LOW to Data Valid }}$ |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{C E}}$ LOW to Low ${ }^{[7]}$ | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\text { CE HIGH }}$ to High $\mathrm{Z}^{[8,9]}$ |  | 5 |  | 7 |  | 8 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to PowerDown }}$ |  | 10 |  | 12 |  | 15 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| ${ }_{\text {t }}$ SCE | $\overline{\text { CE }}$ LOW to Write End | 8 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-up to Write End | 8 |  | 9 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 8 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-up to Write End | 5 |  | 6 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[9]}$ | 2 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[9,10]}$ |  | 6 |  | 6 |  | 7 | ns |

[^22]Switching Characteristics Over the Operating Range ${ }^{[6]}$ (continued)

| Parameters | Description | 7C187-20 |  | 7C187-25 |  | 7C187-35 |  | 7C187-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{C E}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCE}}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[8,9]}$ |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE LOW to Power Up }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to PowerDown |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| ${ }_{\text {t }}$ SCE | $\overline{\text { CE }}$ LOW to Write End | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low ${ }^{[9]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[9,10]}$ |  | 7 |  | 7 |  | 10 |  | 15 | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and outputloading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $t_{\mathrm{HZCE}}$ is less than ${ }^{t}$ LZCE for any given device.
8. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


Read Cycle No. $2^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[11]}$


Notes:
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[11, ~ 13]}$


Notes:
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Typical DC and AC Characteristics




NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


Typical DC and AC Characteristics (continued)


Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A0 | X3 | 1 |
| A1 | X4 | 2 |
| A2 | X5 | 3 |
| A3 | X6 | 4 |
| A4 | X7 | 5 |
| A5 | Y7 | 6 |
| A6 | Y6 | 7 |
| A7 | Y2 | 8 |
| A8 | Y3 | 14 |
| A9 | Y1 | 15 |
| A10 | Y0 | 16 |
| A11 | Y4 | 17 |
| A12 | Y5 | 18 |
| A13 | X0 | 19 |
| A14 | X1 | 20 |
| A15 | X2 | 21 |

Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

Ordering Information ${ }^{[14]}$

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7C187-10DC | D10 | Commercial |
|  | CY7C187-10LC | L52 |  |
|  | CY7C187-10PC | P9 |  |
|  | CY7C187-10VC | V13 |  |
| 12 | CY7C187-12DC | D10 | Commercial |
|  | CY7C187-12LC | L52 |  |
|  | CY7C187-12PC | P9 |  |
|  | CY7C187-12VC | V13 |  |
| 15 | CY7C187-15DC | D10 | Commercial |
|  | CY7C187-15LC | L52 |  |
|  | CY7C187-15PC | P9 |  |
|  | CY7C187-15VC | V13 |  |
| 20 | CY7C187-20DC | D10 | Commercial |
|  | CY7C187-20LC | L52 |  |
|  | CY7C187-20PC | P9 |  |
|  | CY7C187-20VC | V13 |  |
| 25 | CY7C187-25DC | D10 | Commercial |
|  | CY7C187-25LC | L52 |  |
|  | CY7C187-25PC | P9 |  |
|  | CY7C187-25VC | V13 |  |
| 35 | CY7C187-35DC | D10 | Commercial |
|  | CY7C187-35LC | L52 |  |
|  | CY7C187-35PC | P9 |  |
|  | CY7C187-35VC | V13 |  |
| 45 | CY7C187-45DC | D10 | Commercial |
|  | CY7C187-45LC | L52 |  |
|  | CY7C187-45PC | P9 |  |
|  | CY7C187-45VC | V13 |  |

Shaded area indicates advanced information.
Notes:
14. For military variations, see the CY7C187A datasheet.

Document \#: 38-00038-H

CYPRESS
SEMICONDUCTOR

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-12 \mathrm{~ns}$
- Low active power
- 935 mW
- Low standby power
$-220 \mathrm{~mW}$
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C187A is a high-performance CMOS static RAM organized as 65,536 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C187A has an automatic power-down feature, reducing the power consumption by $50 \%$ when deselected.
Writing to the device is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $\mathbf{A}_{0}$ through $\mathbf{A}_{15}$ ).

Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data output (DO) pin.
The output pin stays in high-impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.
The 7C187A utilizes a die coat to insure alpha immunity.


## Selection Guide ${ }^{[1]}$

|  |  | 14874.1\% | T1874. 15 | 7C187A-20 | 7C187A-25 | 7C187A-35 | 7C187A-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Military | 170 | 160 | 90 | 80 | 80 | 80 |
| Maximum Standby Current (mA) | Military | 4022 | 40/2 | 40/20 | 40/20 | 30/20 | 30/20 |

Shaded area contains advanced information.
Note:

1. For commercial specifications, see CY7C187 datasheet.

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots . . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied ......................... . . $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 22 to Pin 11) ......................... 0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V


Output Current into Outputs (Low) .................. 20 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | 7C187A-12 |  | 7C187A-15 |  | 7C187A-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Mil |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{41}$ |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | $-350$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Mil |  | 170 |  | 160 |  | 90 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE PowerDown Current ${ }^{[6]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ | Mil |  | 40 |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\text { CE }}$ PowerDownCurrent ${ }^{[6]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ | Mil |  | 20 |  | 20 |  | 20 | mA |

Shaded area contains advanced information.

## Notes:

2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. $\quad \mathrm{V}_{\mathrm{IL}} \mathrm{min}$. $=-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
5. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
6. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CE input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\text {SB }}$ will exceed values given.

Electrical Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | Test Conditions |  | 7C187A-25 |  | 7C187A-35, 45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{41}$ |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disab |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| I OS | $\begin{array}{\|l\|} \hline \text { Output Short } \\ \text { CircuitCurrent } \end{array}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Mil |  | 80 |  | 80 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power Down Current ${ }^{[6]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ | Mil |  | 40 |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ <br> Power Down Current ${ }^{[6]}$ | $\begin{aligned} & \operatorname{Max.} \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \\ & 0.3 \mathrm{~V} \end{aligned}$ | Mil |  | 20 |  | 20 | mA |

## Capacitance ${ }^{[7]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Note:
7. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)


C187A-5


C187A-6

Equivalent to: THEVENIN EQUIVALENT


SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[3,8]}$

| Parameters | Description | 7C187A-12 |  | 7C187A-15 |  | 7C187A-20 |  | 7C187A-25 |  | 7C187A-35 |  | 7C187A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Addressto Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low ${ }^{[9]}$ | 3 |  | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\begin{aligned} & \overline{\overline{\mathrm{CE}} \text { HIGH to }} \\ & \text { High }{ }^{[9,10]} \end{aligned}$ |  | 7 |  | 8 |  | 8 |  | 10 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CE HIGH to }}$ Power-Down |  | 12 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |


| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | 20 |  | 25 |  | 40 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 8 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 8 |  | 10 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| ${ }^{\text {t }}$ D | Data Set-Up to Write End | 6 |  | 7 |  | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE HIGH to }}$ Low Z ${ }^{9]}$ | 3 |  | 3 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High Z ${ }^{[9,10]}$ |  | 6 |  | 7 |  | 7 |  | 7 |  | 10 |  | 15 | ns |

Shaded area contains advanced information.

Notes:
8. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and outputloading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
9. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ for any given device.
10. $\mathrm{t}_{\text {HZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
11. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. ${ }^{[12,13]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[11]}$


C187A-9

## Notes:

12. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
13. Device is continuously selected, $\mathrm{CE}=\mathrm{V}_{\mathrm{IL}}$.
14. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) [11, 15]


C187A-10
Note:
15. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Typical DC and AC Characteristics







$\qquad$

## Typical DC and AC Characteristics (continued)



Address Designators

| Address <br> Name | Address <br> Function | Pin <br> Number |
| :---: | :---: | :---: |
| A0 | X3 | 1 |
| A1 | X4 | 2 |
| A2 | X5 | 3 |
| A3 | X6 | 4 |
| A4 | X7 | 5 |
| A5 | Y7 | 6 |
| A6 | Y6 | 7 |
| A7 | Y2 | 8 |
| A8 | Y3 | 14 |
| A9 | Y1 | 15 |
| A10 | Y0 | 16 |
| A11 | Y4 | 17 |
| A12 | Y5 | 18 |
| A13 | X0 | 19 |
| A14 | X1 | 20 |
| A15 | X2 | 21 |

## Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7C187A-12DMB | D10 | Military |
|  | CY7C187A-12KMB | K73 |  |
|  | CY7C187A-12LMB | L52 |  |
| 15 | CY7C187A-15DMB | D10 | Military |
|  | CY7C187A-15KMB | K73 |  |
|  | CY7C187A-15LMB | L52 |  |
| 20 | CY7C187A-20DMB | D10 | Military |
|  | CY7C187A-20KMB | K73 |  |
|  | CY7C187A-20LMB | L52 |  |
| 25 | CY7C187A-25DMB | D10 | Military |
|  | CY7C187A-25KMB | K73 |  |
|  | CY7C187A-25LMB | L52 |  |
| 35 | CY7C187A-35DMB | D10 | Military |
|  | CY7C187A-35KMB | K73 |  |
|  | CY7C187A-35LMB | L52 |  |
| 45 | CY7C187A-45DMB | D10 | Military |
|  | CY7C187A-45KMB | K73 |  |
|  | CY7C187A-45LMB | L52 |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathbf{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HID}}$ | $7,8,9,10,11$ |

## $16 \times 4$ Static R/W RAM

## Features

- Fully decoded, 16 word $x$ 4-bit highspeed CMOS RAMs
- Inverting outputs CY7C189
- Non-inverting outputs CY7C190
- High speed
-15 ns and 25 ns (commercial)
-25 ns (military)
- Low power
-303 mW at 25 ns
- 495 mW at 15 ns
- Power supply 5V $\pm \mathbf{1 0 \%}$
- Advanced high-speed CMOS processing for optimum speed/power product
- Capable of withstanding greater than 2001V static discharge
- Three-state outputs


## - TTL-compatible interface levels

## Functional Description

The CY7C189 and CY7C190 are extremely high performance 64-bit static RAMs organized as 16 words by 4 bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The devices are provided with inverting (CY7C189) and noninverting (CY7C190) outputs.
Writing to the device is accomplished when the chip select (CS) and write enable (WE) inputs are both LOW. Data on the four data inputs ( $D_{0}$ through $D_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{3}$ ). The outputs are preconditioned such that
the correct data is present at the data outputs $\left(\mathrm{O}_{0}\right.$ through $\left.\mathrm{O}_{3}\right)$ when the write cycle is complete. This precondition operation insures minimum write recovery times by eliminating the "write recovery glitch."
Reading the device is accomplished by taking chip select (CS) LOW, while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins $\left(\mathrm{O}_{0}\right.$ through $\mathrm{O}_{3}$ ) in inverted (CY7C189) or non-inverted (CY7C190) format.
The four output pins remain in high-impedance state when chip select (CS) is HIGH or write enable (WE) is LOW.

## Logic Block Diagram



Pin Configurations

| DIP |  |  |
| :---: | :---: | :---: |
|  | Top View |  |
| $A_{0}$ | 1 16 | $\mathrm{V}_{\mathrm{cc}}$ |
| CS | 215 | $1 A_{1}$ |
| WEC | 314 | $\mathrm{A}_{2}$ |
| $\mathrm{D}_{0} \mathrm{H}$ | $47 \mathrm{C} 189{ }^{13}$ | $\mathrm{P}^{\mathrm{A}_{3}}$ |
| $\left(\mathrm{O}_{0}\right) \mathrm{O}_{0}$ | 57 7C190 12 | $\mathrm{D}_{3}$ |
| $\mathrm{D}_{1}$ | $6 \quad 11$ | $\mathrm{O}_{3}\left(\mathrm{O}_{3}\right)$ |
| ( $O_{1}$ ) $O_{1}$ | $7 \quad 10$ | $\square \mathrm{D}_{2}$ |
| GND | 8 | $\mathrm{O}_{2}\left(\mathrm{O}_{2}\right)$ |



## Selection Guide

|  | 7C189-15 <br> 7C190-15 | 7C189-25 <br> 7C190-25 |  |
| :--- | :--- | :---: | :---: |
|  | Commercial | 15 | 25 |
|  | Military |  | 25 |
| Maximum Operating Current (mA) | Commercial | 90 | 55 |
|  | Military |  | 70 |

CYPRESS

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots . . \ldots . . . .$.
Ambient Temperaturewith
Power Applied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential

| (Pin 16 to Pin 8) | -0.5 V to +7.0 V |
| :---: | :---: |
| DC Voltage Appl in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |

Output Current, into Outputs (Low) . . . . . . . . . . . . . . . . 10 mA
Static Discharge Voltage ............................. . . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 189-15 \\ & \text { 7C190-15 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 189-25 \\ & 7 \mathrm{C} 190-25 \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}$ |  |  | 0.45 |  |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | $-3.0$ | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 3 |  | Note 3 |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -90 |  | -90 | mA |
| IOS | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 90 |  | 55 | mA |
|  |  |  | Mil |  |  |  | 70 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 7 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for (Group A subgroup testing information.
3. The CMOS process does not provideaclampdiode. Howeverthesedevices are insensitive to -3 V DC input levels and -5 V undershoot pulses of less than 5 ns (measured at $50 \%$ points).
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | $\begin{aligned} & \text { 7C189-15 } \\ & 7 \mathrm{C} 190-15 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C189-25} \\ & 7 \mathrm{C} 190-25 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid ${ }^{[7]}$ |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid ${ }^{[7]}$ |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\overline{C S}}$ HIGH to High $\mathrm{Z}^{[8,9]}$ |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low Z |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 5 |  | 5 |  |  |
| WRITECYCLE ${ }^{[10, ~ 11]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8,9]}$ |  | 12 |  | 20 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ |  | 12 |  | 20 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WE }} \mathrm{HIGH}$ to Data Valid ${ }^{[7]}$ |  | 12 |  | 20 | ns |
| tpwe | $\overline{\text { WEP Pulse Width }}$ | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |

Notes:
6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the spcified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ loadcapacitance.
7. $t_{A A}, t_{A C S}$, and $t_{A W E}$ are tested with $C_{L}=30 \mathrm{pF}$ as in part (a) of AC Test Loads. Timing is referenced to 1.5 V on the inputs and outputs.
8. Transition is measured at steady state HIGH level - 500 mV or steady state LOW level +500 mV on the output from 1.5 V level on the input.
9. $t_{\text {HZCS }}$ and $t_{H Z W E}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads.
10. Output is preconditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
11. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate the write.

## Switching Waveforms

## Read Cycle



Write Cycle ${ }^{[12,13]}$


## Notes:

12. All measurements referenced to 1.5 V .
13. Timing diagram represents one solution which results in optimum cycletime. Timingmaybechanged in various applications as long as the worst case limits are not violated.
14. Transition is measured at steady state HID H level -500 mV or steady state LOW level +500 mV on the output from 1.5 V level on the input.

## Typical DC and AC Characteristics



Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CY7C189-15PC | P1 | Commercial |
|  | CY7C189-15DC | D2 |  |
|  | CY7C189-15LC | L61 |  |
|  | CY7C189-25PC | P1 |  |
|  | CY7C189-25DC | D2 |  |
|  | CY7C189-25LC | L61 |  |
|  | CY7C189-25DMB | D2 | Military |
|  | CY7C189-25LMB | L61 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CY7C190-15PC | P1 | Commercial |
|  | CY7C190-15DC | D2 |  |
|  | CY7C190-15LC | L61 |  |
|  | CY7C190-25PC | P1 | Commercial |
|  | CY7C190-25DC | D2 |  |
|  | CY7C190-25LC | L61 |  |
|  | CY7C190-25DMB | D2 |  |
|  | CY7C190-25LMB | L61 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |

Document \#: 38-00039-B

## Features

- High speed
$-10 \mathrm{~ns} \mathrm{t}_{\mathrm{AA}}$
- Automatic power-down when deselected
- Transparent write (7B191)
- BiCMOS for optimum speed/power
- Low active power
$-825 \mathrm{~mW}$
- Low standby power
- $\mathbf{3 3 0} \mathrm{mW}$
- TTL-compatible inputs and outputs


## Functional Description

The CY7B191 and CY7B192 are highperformance BiCMOS static RAMs organized as 64 K words by 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. Both devices have an automatic power-down feature, reducing the power consumption by more than $60 \%$ when deselected.
Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. Data on the four input pins ( $\mathrm{I}_{0}$ through $\mathrm{I}_{3}$ ) is written into the memory location specified on the address pins ( $A_{0}$ through $A_{15}$ ).

## 64K x 4 Static R/W RAM with Separate I/O

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW while the write enable (WE) remains HIGH. Under these conditions, the contents of the location specified on the address pins will appear on the four data output pins.
The four output pins $\left(\mathrm{O}_{0}\right.$ through $\left.\mathrm{O}_{3}\right)$ are in a high-impedance state when the device is deselected ( (CE HIGH). During a write operation ( $\overline{W E}$ and $\overline{C E} L O W$ ), the outputs of the 7B192 are in a high-impedance state and the outputs of the 7B191 track the inputs after a specified delay.
The CY7B191 and CY7B192 are available in leadless chip carriers and in space-saving 300 -mil-wide DIPs and SOJs.


## Selection Guide

|  |  | $\text { 7819\% } 10$ | $\begin{aligned} & \hline 7 B 191-12 \\ & \text { 7B192-12 } \end{aligned}$ | $\begin{aligned} & \hline 7 B 191-15 \\ & \text { 7B192-15 } \end{aligned}$ | $\begin{aligned} & \text { 7B191-20 } \\ & \text { 7B192-20 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 10 | 12 | 15 | 20 |
| Maximum Operating Current (mA) | Commercial | 19 | 160 | 150 |  |
|  | Military |  | 170 | 160 | 150 |
| Maximum Standby Current (mA) | Commercial | 30. | 30 | 30 |  |
|  | Military |  | 40 | 40 | 40 |

[^23]PRELIMINARY

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperaturewith
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to $\mathrm{GND}^{[1]} .-0.5 \mathrm{~V}$ to +7.0 V DC Voltage Applied to Outputs
in High Z State ${ }^{1]}$ $\qquad$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Input Voltage ${ }^{[1]}$
-0.5 V to +7.0 V
Current into Outputs (LOW)
20 mA

Static Discharge Voltage ............................. . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature${ }^{[2]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7B191-10 } \\ & \text { 7B192-10 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 191-12 \\ & 7 \mathrm{~B} 192-12 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 191-15,20 \\ & 7 \mathrm{~B} 192-15,20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | $-10$ | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 |  | $-300$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 170 |  | 160 |  | 150 | mA |
|  |  |  | Mil |  |  |  | 170 |  | 160 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic CE Power-DownCurrent - CMOS Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | Com'l |  | 30 |  | 30 |  | 30 | mA |
|  |  |  | Mil |  |  |  | 40 |  | 40 |  |

Shaded area contains advanced information.
Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |
|  |  |  |  |  |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}(\min .)}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)
Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0-1.73 \mathrm{~V}
$$

Switching Characteristics ${ }^{[3,6]}$ Over the Operating Range

| Parameters | Description | $\begin{aligned} & 7 \mathrm{BB} 191-10 \\ & 7 \mathrm{~B} 192-10 \end{aligned}$ |  | $\begin{aligned} & \text { 7B191-12 } \\ & 7 \mathrm{~B} 192-12 \end{aligned}$ |  | $\begin{aligned} & \text { 7B191-15 } \\ & \text { 7B192-15 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 191-20 \\ & 7 \mathrm{~B} 191-20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CEL }}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathbf{t}_{\text {HZCE }}$ | $\overline{\overline{C E}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 5 |  | 7 |  | 8 |  | 10 | ns |
| $t_{\text {PU }}$ | $\overline{\overline{\mathrm{CE}}}$ LOW to Power-Up |  | 0 |  | 0 |  | 0 |  | 0 | ns |
| ${ }^{\text {t }}$ PD | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {twC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| ${ }^{\text {t SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {t }}$ A | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $t_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathbf{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 5 |  | 7 |  | 7 |  | 10 | ns |
| $t_{\text {DWE }}$ | WELOW to Data Valid (7B191) |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $t_{\text {DCE }}$ | $\overline{\overline{C E}}$ LOW to Data Valid (7B191) |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid (7B191) |  | 10 |  | 12 |  | 15 |  | 20 | ns |

Shadedarea contains advanced information.

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $20-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ and thZWE is less than $t_{L Z W E}$.
8. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal will terminate a write by going HIGH. The input data setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$


## Read Cycle No. ${ }^{[11,12]}$



Write Cycle No. 1 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[13]}$


## Notes:

10. Device is continuously selected. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.
$-5$

## Switching Waveforms

Write Cycle No. 2 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[13]}$


Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{O}_{\mathbf{3}}$ | Mode | Power |
| :---: | :--- | :--- | :--- | :--- |
| H | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | H | Data Out | Read | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | High Z | 7B192: Standard Write | Active (I $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | Data In | 7B191: TransparentWrite ${ }^{[14]}$ | Active (I $\mathrm{I}_{\mathrm{CC}}$ ) |

Notes:
14. Outputs track inputs after specified delay.

CY7B191
PRELIMINARY
CY7B192

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 10 | CY7B191-10DC | D22 | Commercial |
|  | CY7B191-10LC | TBD |  |
|  | CY7B191-10PC | P21 |  |
|  | CY7B191-10VC | V21 |  |
| 12 | CY7B191-12DC | D22 | Commercial |
|  | CY7B191-12LC | TBD |  |
|  | CY7B191-12PC | P21 |  |
|  | CY7B191-12VC | V21 |  |
|  | CY7B191-12DMB | D22 | Military |
|  | CY7B191-12LMB | TBD |  |
| 15 | CY7B191-15DC | D22 | Commercial |
|  | CY7B191-15LC | TBD |  |
|  | CY7B191-15PC | P21 |  |
|  | CY7B191-15VC | V21 |  |
|  | CY7B191-15DMB | D22 | Military |
|  | CY7B191-15LMB | TBD |  |
| 20 | CY7B191-20DMB | D22 | Military |
|  | CY7B191-20LMB | TBD |  |


| Speed <br> (ns) | Ordering Code | Package Type | $\begin{gathered} \hline \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 10 | CY7B192-10DC | D22 | Commercial |
|  | CY7B192-10LC | TBD |  |
|  | CY7B192-10PC | P21 |  |
|  | CY7B192-10VC | V21 |  |
| 12 | CY7B192-12DC | D22 | Commercial |
|  | CY7B192-12LC | TBD |  |
|  | CY7B192-12PC | P21 |  |
|  | CY7B192-12VC | V21 |  |
|  | CY7B192-12DMB | D22 | Military |
|  | CY7B192-12LMB | TBD |  |
| 15 | CY7B192-15DC | D22 | Commercial |
|  | CY7B192-15LC | TBD |  |
|  | CY7B192-15PC | P21 |  |
|  | CY7B192-15VC | V21 |  |
|  | CY7B192-15DMB | D22 | Military |
|  | CY7B192-15LMB | TBD |  |
| 20 | CY7B192-20DMB | D22 | Military |
|  | CY7B192-20LMB | TBD |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DWE}}[15]$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}$ | $7,8,9,10,11$ |

Notes:
15. 7B191 only.


CY7C192

# 65,536 x 4 Static R/W RAM Separate I/O 

Data on the four input pins ( $\mathrm{I}_{0}$ through $\mathrm{I}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Readingthe device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW while the write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.
The output pins stay in high-impedance state when write enable ( $\overline{\mathrm{WE}})$ is LOW (7C192 only), or chip enable ( $\overline{\mathrm{CE}}$ ) is HIGH.
A die coat is used to insure alpha immunity.


Selection Guide

|  | $\begin{array}{c}\text { 7C191-12 } \\ \text { 7C192-12 }\end{array}$ | $\begin{array}{c}\text { 7C191-15 } \\ \text { 7C192-15 }\end{array}$ | $\begin{array}{c}\text { 7C191-20 } \\ \text { 7C192-20 }\end{array}$ | $\begin{array}{c}\text { 7C191-25 } \\ \text { 7C192-25 }\end{array}$ | $\begin{array}{c}\text { 7C191-35 } \\ \text { 7C192-35 }\end{array}$ | 7C191-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |$]$

[^24]
## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ........................... $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) ......................... $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
Output Current into Outputs (LOW)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature |  |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline \text { 7C191-12 } \\ & \text { 7C192-12 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C191-15 } \\ & 7 \mathrm{C} 192-15 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 160 |  | 150 | mA |
|  |  |  | Mil |  |  |  | 160 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current-TTLInputs | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  |  | 40 |  | 40 | mA |
| ISB2 | Automatic $\overline{\mathrm{CE}}$ Power-Down Current-CMOSInputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  |  | 20 |  | 20 | mA |

Shaded area contains advanced information.

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline \text { 7C191-20 } \\ & \text { 7C192-20 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 191-25,35,45 \\ & 7 \mathrm{C} 192-25,35,45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 140 |  | 120 | mA |
|  |  |  | Mil |  | 150 |  | 130 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current-TTLInputs | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  |  | 40 |  | 35 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current-CMOSInputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  |  | 20 |  | 20 | mA |

Shaded area contains advanced information.
Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms



(b) C191-4

C191-5

Equivalent to: THEVENIN EQUIVALENT OUTPUT $0 \longrightarrow 1.73 \mathrm{~V}$

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | $\begin{aligned} & \text { 7C191-12 } \\ & 7 \mathrm{C} 192-12 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 191-15 \\ & 7 \mathrm{C} 192-15 \end{aligned}$ |  | $\begin{aligned} & \text { 7C191-20 } \\ & \text { 7C192-20 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 191-25 \\ & 7 \mathrm{C} 192-25 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 191-35 \\ & 7 \mathrm{C} 192-35 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 191-45 \\ & 7 \mathrm{C} 192-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| ${ }^{\text {toHA }}$ | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ | $\overline{\text { CE LOW to }}$ Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| ${ }^{\text {t }}$ LZCE | $\overline{\text { CE LOW to }}$ Low Z ${ }^{[6]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\begin{aligned} & \hline \overline{\mathrm{CE}} \text { HIGH to } \\ & \text { High Z[6,7] } \end{aligned}$ |  | 7 |  | 8 |  | 10 |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE LOW to }}$ Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to }}$ Power-Down |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| ${ }^{\text {t SCE }}$ | $\overline{\text { CE }}$ LOW to Write End | 9 |  | 10 |  | 15 |  | 20 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 9 |  | 10 |  | 15 |  | 20 |  | 25 |  | 35 |  | ns |
| ${ }^{\text {HA }}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 9 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | $\begin{aligned} & \hline \text { Data Set-Up to } \\ & \text { Write End } \end{aligned}$ | 7 |  | 8 |  | 10 |  | 15 |  | 17 |  | 20 |  | ns |
| ${ }^{\text {thD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z (7C192) | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }}$ HZWE | WE LOW to High Z (7C192) ${ }^{[6,7]}$ |  | 7 |  | 7 |  | 10 |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {AWE }}$ | WE LOW to Data Valid (7C191) |  | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ADV}}$ | Data Valid to Output Valid (7C191) |  | 12 |  | 15 |  | 20 |  | 20 |  | 30 |  | 35 | ns |

Shaded area contains advanced information.

## Notes:

5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OI}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than ${ }^{t_{\text {LZCE }}}, \mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. $\mathrm{t}_{\mathrm{HZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by goingHIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. WE is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state (7C192 only).

## Switching Waveforms

Read Cycle No. $1^{[9,10]}$


C191-6
Read Cycle No. $\mathbf{2}^{[9,11]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[8]}$


## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[8,12]}$


Typical DC and AC Characteristics


SEMICONDUCTOR
Typical DC and AC Characteristics (continued)


Ordering Information

| Speed (ns) | Ordering Code | $\begin{aligned} & \text { Package } \\ & \text { Type } \end{aligned}$ | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 12 | CY7C191-12DC | D22 | Commercial |
|  | CY7C191-12LC | L54 |  |
|  | CY7C191-12PC | P21 |  |
|  | CY7C191-12VC | V21 |  |
| 15 | CY7C191-15DC | D22 | Commercial |
|  | CY7C191-15LC | L54 |  |
|  | CY7C191-15PC | P21 |  |
|  | CY7C191-15VC | V21 |  |
|  | CY7C191-15DMB | D22 | Military |
|  | CY7C191-15KMB | K74 |  |
|  | CY7C191-15LMB | L54 |  |
| 20 | CY7C191-20DC | D22 | Commercial |
|  | CY7C191-20LC | L54 |  |
|  | CY7C191-20PC | P21 |  |
|  | CY7C191-20VC | V21 |  |
|  | CY7C191-20DMB | D22 | Military |
|  | CY7C191-20KMB | K74 |  |
|  | CY7C191-20LMB | L54 |  |

Shaded area contains advanced information.

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C191-25DC | D22 | Commercial |
|  | CY7C191-25LC | L54 |  |
|  | CY7C191-25PC | P21 |  |
|  | CY7C191-25VC | V21 |  |
|  | CY7C191-25DMB | D22 | Military |
|  | CY7C191-25KMB | K74 |  |
|  | CY7C191-25LMB | L54 |  |
| 35 | CY7C191-35DC | D22 | Commercial |
|  | CY7C191-35LC | L54 |  |
|  | CY7C191-35PC | P21 |  |
|  | CY7C191-35VC | V21 |  |
|  | CY7C191-35DMB | D22 | Military |
|  | CY7C191-35KMB | K74 |  |
|  | CY7C191-35LMB | L54 |  |
| 45 | CY7C191-45DC | D22 | Commercial |
|  | CY7C191-45LC | L54 |  |
|  | CY7C191-45PC | P21 |  |
|  | CY7C191-45VC | V21 |  |
|  | CY7C191-45DMB | D22 | Military |
|  | CY7C191-45KMB | K74 |  |
|  | CY7C191-45LMB | L54 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}[13]$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADV}}{ }^{[13]}$ | $7,8,9,10,11$ |

Note:
13. 7C191 only

Document \#: 38-00076-G

## Features

- High speed
$-\mathbf{t}_{\mathrm{AA}}=12 \mathrm{~ns}$
- BiCMOS for optimum speed/power
- Low active power
$-605 \mathrm{~mW}$
- Low standby power
$-275 \mathrm{~mW}$
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7B193 is a high-performance BiCMOS static RAM organized as 256 K words by 1 bit. Easy memory expansion is provided by an active LOW chip enable $(\overline{\mathrm{CE}})$, an active LOW output enable ( $\overline{\mathrm{OE}}$ ), and three-state drivers. The device has an automatic power-down feature that reduces its power consumption by more than $50 \%$ when it is deselected.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When CE and WE inputs are both LOW, data on the input/output pin is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).

Readingthe device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and output enable ( $\overline{\mathrm{OE})}$ LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the locationspecified on the address pins is present on the data input/output pin (I/O).
The input/output (I/O) is in a high-impedance when the device is deselected ( $\overline{\mathrm{CE}}$ HIGH), the outputs are disabled ( $\overline{\mathrm{OE}}$ HIGH), or during a write operation (WE LOW).
The CY7B193 is available in leadless chip carriers and in space-saving 300 -mil-wide DIPs and SOJs.

Logic Block Diagram


B193-1

Pin Configurations


B193-2


B193-3

## Selection Guide

|  |  | 7B193-10 | 7B193-12 | 7B193-15 | 7B193-20 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) | 10 | 12 | 15 | 20 |  |
| MaximumOperating <br> Current $(\mathrm{mA})$ | Commercial | 140 | 130 | 125 |  |
|  | Military |  | 130 | 125 | 125 |
| MaximumStandby <br> Current $(\mathrm{mA})$ | Commercial | 30 | 30 | 30 |  |
|  | Military |  | 40 | 40 | 40 |

[^25]
## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . . $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to $\mathrm{GND}^{[1]} .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[1]}$.
-0.5 V to +7.0 V

Current into Outputs (LOW) . . . . . . . . . . . . . . . . . . . . . 20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . $\quad>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature${ }^{[2]}$ |
| :--- | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}}$| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| :--- | :---: |
| Commercial | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Military | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | 7B193-10 |  | 7B193-12 |  | $\begin{aligned} & \text { 7B193-15 } \\ & \text { 7B193-20 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, OutputDisabled |  | $-10$ | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | $-300$ |  | $-300$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 140 |  | 130 |  | 125 | mA |
|  |  |  | Mil |  |  |  | 130 |  | 125 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic CE Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}- \\ & 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=\mathrm{o} \end{aligned}$ | Com'l |  | 30 |  | 30 |  | 30 | mA |
|  |  |  | Mil |  |  |  |  |  | 40 |  |

Shaded area contains advanced information.
Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |
|  |  |  |  |  |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{min} .)}=-3.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect
these parameters.

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | 7B193-10 |  | 7B193-12 |  | 7B193-15 |  | 7B193-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 6 |  | 7 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 6 |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low $\mathrm{Z}^{[8]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 6 |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  |  | 0 |  | 0 |  | 0 | ns |
| tpD | $\overline{\text { CE HIGH to Power-Down }}$ |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| WRITE CYCLE ${ }^{[9,10]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WEP Pulse Width }}$ | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low $\mathrm{Z}^{[8]}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| thzwe | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[7,8]}$ |  | 5 |  | 7 |  | 7 |  | 10 | ns |

Shaded area contains advanced information.

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $20-\mathrm{pF}$ load capacitance.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}, \mathrm{t}_{\mathrm{HZOE}}$ is less than $\mathrm{t}_{\text {LZOE }}$, and $\mathrm{t}_{\mathrm{HZWE}}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal will terminate a write by going HIGH. The input data setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{O E} L O W)$ is the sum of $t_{H Z W E}$ and $t_{S D}$.

## 2

Switching Waveforms
Read Cycle No. 1 ${ }^{[11,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[14,15]}$


## Notes:

11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
14. Data $\mathrm{I} / \mathrm{O}$ is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
15. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[14,15]}$


Write Cycle No. 3 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathbf{O E}}$ LOW) ${ }^{[10,15]}$


B193-11

Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | I/O | Mode | Power |
| :--- | :--- | :--- | :--- | :--- | :--- |
| H | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\mathrm{SB}}$ ) |
| L | H | L | Data Out | Read | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | X | Data In | Write | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | High Z | Selected, OutputDisabled | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7B193-10DC | D14 | Commercial |
|  | CY7B193-10LC | TBD |  |
|  | CY7B193-10PC | P13 |  |
|  | CY7B193-10VC | V21 |  |
| 12 | CY7B193-12DC | D14 | Commercial |
|  | CY7B193-12LC | TBD |  |
|  | CY7B193-12PC | P13 |  |
|  | CY7B193-12VC | V21 |  |
|  | CY7B193-12DMB | D14 | Military |
|  | CY7B193-12LMB | TBD |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CY7B193-15DC | D14 | Commercial |
|  | CY7B193-15LC | TBD |  |
|  | CY7B193-15PC | P13 |  |
|  | CY7B193-15VC | V21 |  |
|  | CY7B193-15DMB | D14 | Military |
|  | CY7B193-15LMB | TBD |  |
| 20 | CY7B193-20DMB | D14 | Military |
|  | CY7B193-20LMB | TBD |  |

Shaded area contains advanced information.

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00157-B

## Features

- High speed
$-\mathbf{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- BiCMOS for optimum speed/power
- Low active power
- 825 mW
- Low standby power
- $\mathbf{3 3 0} \mathrm{mW}$
- Automatic power-down when deselected
- Output enable ( $\overline{\mathbf{O E}})$ feature (CY7B195 and CY7B196 only)
- TTL-compatible inputs and outputs


## Functional Description

The CY7B194, 7B195, and CY7B196 are high-performance BiCMOS static RAMs organized as 65,536 words by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}_{1}$ ), an active LOW chip enable ( $\mathrm{CE}_{2}$, CY7B196 only), an active LOW output enable ( $\overline{\mathrm{OE}}, \mathrm{CY} 7 \mathrm{~B} 195$ and CY7B196 only), and three-state drivers. Both devices have an automatic powerdown feature that reduces power consumption by more than $60 \%$ when deselected.

Writing to the device is accomplished by taking chip enable one ( $\overline{\mathrm{CE}}_{1}$ ) and write enable (WE) inputs LOW and chip enable two ( $\mathrm{CE}_{2}$, CY7B196 only) input LOW. Data on the $\mathrm{I} / \mathrm{O}$ pin $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{3}\right)$ is then written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

Pin Configurations (continued)


## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruser guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to $\mathrm{GND}^{[1]} .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{1]}$
-0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$
-0.5 V to +7.0 V

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | $\begin{gathered} \text { Ambient } \\ \text { Temperature }{ }^{[2]} \end{gathered}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Current into Outputs (LOW)
20 mA
Electrical Characteristics ${ }^{[3]}$ Over the Operating Range

| Parameters | Description | Test Conditions |  | $\begin{aligned} & 7 B 194-10 \\ & \text { 7B195-10 } \\ & \text { 7B196-10 } \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{~B} 194-12 \\ & \text { 7B195-12 } \\ & \text { 7B196-12 } \end{aligned}$ |  | $\begin{array}{\|l} \hline \text { 7B194-15,20 } \\ \text { 7B195-15,20 } \\ \text { 7B196-15,20 } \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{1]}$ | GND $<\mathrm{V}_{\text {I }}<\mathrm{V}_{\text {CC }}$ |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current |  |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, OutputDisabled |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| I OS | Output Short CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=$ GND |  |  | $-300$ |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 170 |  | 160 |  | 150 | mA |
|  |  |  | Mil |  |  |  | 170 |  | 160 |  |
| $\mathrm{I}_{\text {SB }}$ | Automatic CE Power-DownCurrent | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \mathrm{CE} \text { or } \mathrm{CE}_{2} \geq \\ & \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{~V}_{\text {II }} \geq \\ & \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \\ & \mathrm{f}=0 \end{aligned}$ | Com'l |  | 30 |  | 30 |  | 30 | mA |
|  |  |  | Mil |  |  |  | 40 |  | 40 |  |

Shaded area contains advanced information.

## Notes:

1. $\mathrm{V}_{\mathrm{IL}(\min .)}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms


(a)

(b)

ALL INPUT PULSES


Equivalent to: THÉVENIN EQUIVALENT
Switching Characteristics ${ }^{[3,6]}$ Over the Operating Range

| Parameters | Description | $\begin{aligned} & 7 \mathrm{7B} 194-10 \\ & \text { 7B195-10 } \\ & \text { 7B196-10 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7B194-12 } \\ & \text { 7B195-12 } \\ & \text { 7B196-12 } \end{aligned}$ |  | $\begin{aligned} & \text { 7B194-15 } \\ & \text { 7B195-15 } \\ & \text { 7B196-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 7B194-20 } \\ & \text { 7B194-20 } \\ & \text { 7B196-20 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| toha | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\text { CE }}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 6 |  | 7 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {LZOE }}$ |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE }}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 6 |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{C E}}$ LOW to Low ${ }^{[8]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\overline{C E}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 6 |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE LOW }}$ to Power-Up |  | 0 |  | 0 |  | 0 |  | 0 | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| WRITE CYCLE ${ }^{[9,10]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW to Write End }}$ | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpwe | $\overline{\text { WE Pulse Width }}$ | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {t }}$ | $\overline{\text { WE HIGH to Low }{ }^{[8]}}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High }} \mathbf{Z}^{[7,8]}$ |  | 5 |  | 7 |  | 7 |  | 10 | ns |

## Shaded area contains advanced information.

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $20-\mathrm{pF}$ load capacitance.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\text {LZCE }}, \mathrm{t}_{\mathrm{HZOE}}$ is less than $\mathrm{t}_{\text {LZOE }}$, and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\mathrm{CE}_{1}$ LOW, $\overline{\mathrm{CE}}_{2}$ LOW and $\overline{W E}$ LOW. All signals must be LOW to initiate a write and any signal will terminate a write by going HIGH. The input data set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{O E} L O W$ ) is the sum of $t_{H Z W E}$ and $t_{S D}$.

## Switching Waveforms

Read Cycle No. 1 ${ }^{[11,12]}$


Read Cycle No. $2^{[12,13]}$


Write Cycle No. 1 ( $\overline{\mathbf{C E}}_{1}$ or $\overline{\mathbf{C E}}_{\mathbf{2}}$ Controlled) ${ }^{[14, ~ 15]}$


## Notes:

11. Device is continuously selected. $\overline{\mathrm{CE}}_{1}\left(\overline{\mathrm{OE}}: 7 \mathrm{~B} 195\right.$ and $7 \mathrm{~B} 196, \overline{\mathrm{CE}}_{2}$ : 7B196 only) $=\mathrm{V}_{\mathrm{IL}}$.
12. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ transition low.
14. Data $\mathrm{I} / \mathrm{O}$ is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
15. If $\overline{\mathrm{CE}}_{1}\left(\overline{\mathrm{CE}}_{1}\right.$ or $\overline{\mathrm{CE}}_{2}$ on the 7 B 196$)$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\text { WE }}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write for 7B195 and 7B196 only) ${ }^{\text {[14,15] }}$


Write Cycle No. 3 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[10,15]}$


## 7B194 Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{I} / \mathbf{O}_{\mathbf{0}}-\mathbf{I} / \mathbf{O}_{\mathbf{3}}$ | Mode | Power |
| :---: | :---: | :--- | :--- | :--- |
| H | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathbf{S B}}\right)$ |
| L | H | Data Out | Read | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | Data In | Write | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |

## 7B195 Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{I} / \mathbf{O}_{\mathbf{3}}$ | Mode | Power |
| :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | High Z | Power-Down | Standby (I ISB) |
| L | H | L | Data Out | Read | Active (I $\left.\mathbf{I}_{\mathrm{CC}}\right)$ |
| L | L | X | Data In | Write | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | High Z | Selected, OutputDisabled | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |

7C196 Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\overline{\mathbf{C E}}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode | Power |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| X | H | X | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | L | H | L | Data Out | Read | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | L | X | Data In | Write | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | H | H | High Z | Selected, OutputDisabled | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7B194-10DC | D14 | Commercial |
|  | CY7B194-10LC | TBD |  |
|  | CY7B194-10PC | P13 |  |
|  | CY7B194-10VC | V21 |  |
| 12 | CY7B194-12DC | D14 | Commercial |
|  | CY7B194-12LC | TBD |  |
|  | CY7B194-12PC | P13 |  |
|  | CY7B194-12VC | V21 |  |
|  | CY7B194-12DMB | D14 | Military |
|  | CY7B194-12LMB | TBD |  |
| 15 | CY7B194-15DC | D14 | Commercial |
|  | CY7B194-15LC | TBD |  |
|  | CY7B194-15PC | P13 |  |
|  | CY7B194-15VC | V21 |  |
|  | CY7B194-15DMB | D14 | Military |
|  | CY7B194-15LMB | TBD |  |
| 20 | CY7B194-20DMB | D14 | Military |
|  | CY7B194-20LMB | TBD |  |

Shaded area contains advanced information.

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7B196-10DC | D22 | Commercial |
|  | CY7B196-10LC | TBD |  |
|  | CY7B196-10PC | P13 |  |
|  | CY7B196-10VC | V21 |  |
| 12 | CY7B196-12DC | D22 | Commercial |
|  | CY7B196-12LC | TBD |  |
|  | CY7B196-12PC | P13 |  |
|  | CY7B196-12VC | V21 |  |
|  | CY7B196-12DMB | D22 | Military |
|  | CY7B196-12LMB | TBD |  |
| 15 | CY7B196-15DC | D22 | Commercial |
|  | CY7B196-15LC | TBD |  |
|  | CY7B196-15PC | P13 |  |
|  | CY7B196-15VC | V21 |  |
|  | CY7B196-15DMB | D22 | Military |
|  | CY7B196-15LMB | TBD |  |
| 20 | CY7B196-20DMB | D22 | Military |
|  | CY7B196-20LMB | TBD |  |

[^26]| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 10 | CY7B195-10DC | D22 | Commercial |
|  | CY7B195-10LC | TBD |  |
|  | CY7B195-10PC | P13 |  |
|  | CY7B195-10VC | V21 |  |
| 12 | CY7B195-12DC | D22 | Commercial |
|  | CY7B195-12LC | TBD |  |
|  | CY7B195-12PC | P13 |  |
|  | CY7B195-12VC | V21 |  |
|  | CY7B195-12DMB | D22 | Military |
|  | CY7B195-12LMB | TBD |  |
| 15 | CY7B195-15DC | D22 |  |
|  | CY7B195-15LC | TBD |  |
|  | CY7B195-15PC | P13 |  |
|  | CY7B195-15VC | V21 |  |
|  | CY7B195-15DMB | D22 | Military |
|  | CY7B195-15LMB | TBD |  |
| 20 | CY7B195-20DMB | D22 | Military |
|  | CY7B195-20LMB | TBD |  |

Shaded area contains advanced information.

ONS
MILITARY SPECIFICATIO
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{AA}}$ | 7, 8, 9, 10, 11 |
| toha | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | 7, 8, 9, 10, 11 |
| ${ }^{\text {t }}$ DOE | 7, 8, 9, 10, 11 |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SCE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AW }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HA}}$ | 7, 8, 9, 10, 11 |
| ${ }_{\text {t }}$ A | 7, 8, 9, 10, 11 |
| tPWE | 7, 8, 9, 10, 11 |
| ${ }^{\text {SD }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 7, 8, 9, 10, 11 |

Document \#: 38-00158-B

## Features

- Automatic power-down when deselected
- Output Enable ( $\overline{\mathrm{OE}}$ ) feature ( $\mathbf{7 C 1 9 5}^{2}$ and 7C196)
- CMOS for optimum speed/power
- High speed
$-\mathbf{t}_{\mathrm{AA}}=25 \mathrm{~ns}$
- Low active power


## - $\mathbf{8 8 0} \mathrm{mW}$

- Low standby power


## - 220 mW

- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge Functional Description
The CY7C194, CY7C195, and CY7C196 are high-performance CMOS static RAMs organized as 65,536 by 4 bits. Easy memory expansion is provided by active LOW chip enable(s) $(\overline{\mathrm{CE}}$ on the CY7C194 and CY7C195, $\mathrm{CE}_{1}, \overline{\mathrm{CE}}_{2}$ on the CY7C196) and three-state drivers. They have an automatic power-down feature, reducing the power consumptionby $75 \%$ when deselected.
Writing to the device is accomplished when the chip enable(s) ( $\overline{\mathrm{CE}}$ on the CY7C194
and $\mathrm{CY} 7 \mathrm{C} 195, \overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ on the CY 7 C 196 ) andwrite enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ) is written into the memory location, specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Readingthe device is accomplished by taking the chip enable(s) ( $\overline{\text { CE }}$ on the CY7C194 and CY7C195, $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ on the CY7C196) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the addresspins will appear on the four data output pins.
A die coat is used to ensure alpha immunity.


## Logic Block Diagram



Pin Configurations


C194-2



## Selection Guide

|  | $\begin{array}{c}\text { 7C194-12 } \\ \text { 7C195-12 }\end{array}$ | $\begin{array}{c}\text { 7C194-15 } \\ \text { 7C195-15 }\end{array}$ | $\begin{array}{c}\text { 7C194-20 } \\ \text { 7C195-20 }\end{array}$ | $\begin{array}{c}\text { 7C194-25 } \\ \text { 7C195-25 }\end{array}$ | $\begin{array}{c}\text { 7C194-35 } \\ \text { 7C195-35 }\end{array}$ | 7C194-45 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| 7C196-15 |  |  |  |  |  |  |$)$

Shaded area contains advanced information.

Operating Range

| Range | Ambient <br> Temperature${ }^{[1]}$ |
| :--- | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}}$.

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential. . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Input Voltage

$$
-3.0 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

Output Current into Outputs (LOW) ................. 20 mA

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C194-12 } \\ & \text { 7C195-12 } \\ & \text { 7C196-12 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C194-15 } \\ & \text { 7C195-15 } \\ & 7 \mathrm{C} 196-15 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~m}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}},$OutputDisabled |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{~V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 160 |  | 150 | mA |
|  |  |  | Mil |  |  |  | 160 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-DownCurrent -TTLInputs ${ }^{[4]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1,2} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-DownCurrent -CMOSInputs ${ }^{[4]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1,2} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  |  | 20 |  | 20 | mA |

Shaded area contains advanced information.

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CE}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\text {SB }}$ will exceed values given.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)


Shaded area contains advanced information.
Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Note:
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0 \longrightarrow 1 .
$$



C194-6


Switching Characteristics Over the Operating Ranged ${ }^{[2,6]}$

| Parameters | Description |  | $\begin{aligned} & \text { 7C194-12 } \\ & \text { 7C195-12 } \\ & \text { 7C196-12 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C194-15 } \\ & 7 \mathrm{C} 195-15 \\ & 7 \mathrm{C} 196-15 \end{aligned}$ |  | $\begin{aligned} & \text { 7C194-20 } \\ & \text { 7C195-20 } \\ & \text { 7C196-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C194-25 } \\ & \text { 7C195-25 } \\ & \text { 7C196-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C194-35 } \\ & \text { 7C195-35 } \\ & 7 \mathrm{C} 196-35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C194-45 } \\ & \text { 7C195-45 } \\ & \text { 7C196-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Ti | me | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Da | ata Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| toha | Output Hold AddressChan | from <br> ge | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}$, $\mathrm{t}_{\mathrm{ACE}}$ 2 | $\overline{\mathrm{CE}}$ LOW to Data Valid |  |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to }}$ Data Valid | $\begin{aligned} & 7 \mathrm{C} 195, \\ & 7 \mathrm{C} 196 \end{aligned}$ |  | 6 |  | 8 |  | 10 |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to }}$ Low Z | $\begin{array}{\|l} \hline 7 \mathrm{C} 195, \\ \text { 7C196 } \end{array}$ | 0 |  | 0 |  | 0 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\begin{array}{\|l} \hline \overline{\mathrm{OE}} \text { HIGH } \\ \text { to High } \mathrm{Z}^{[8]} \end{array}$ | $\begin{array}{\|l} \hline 7 \mathrm{C} 195, \\ \text { 7C196 } \end{array}$ |  | 7 |  | 8 |  | 8 |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE1 }}$, <br> tLZCE2 | $\overline{\text { CE LOW to }}$ Low $\mathrm{Z}^{[7]}$ |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$, <br> $t_{\text {HZCE2 }}$ | $\begin{aligned} & \overline{\overline{\mathrm{CE}} \text { HIGH to }} \\ & \text { High Z[7,8] } \end{aligned}$ |  |  | 7 |  | 8 |  | 10 |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\overline{C E}} \mathrm{HIGH}$ to Power-Down |  |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Ti | ime | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW to }}$ End |  | 9 |  | 10 |  | 15 |  | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-U Write End | Jpto | 9 |  | 10 |  | 15 |  | 20 |  | 25 |  | 35 |  | ns |
| ${ }^{\text {tha }}$ | Address Hold Write End | from | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {tsA }}$ | Address Set-U Write Start | $J \mathrm{pto}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\overline{W E}}$ Pulse Wid |  | 9 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {tSD }}$ | Data Set-Up Write End |  | 7 |  | 8 |  | 10 |  | 15 |  | 17 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold fro Write End |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\mathrm{WE}}$ HIGH to Low $\mathbf{Z}^{[7]}$ |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High Z[7, ${ }^{[1]}$ |  |  | 7 |  | 7 |  | 10 | 0 | 13 | 0 | 15 | 0 | 20 | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\mathrm{LZCE}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ is less than $\mathrm{t}_{1 / Z W \mathrm{~F}}$ for any given device.
8. $t_{H Z O E}, t_{\text {HZCE }}$, and $t_{H Z W E}$ are specificd with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\mathrm{CE}_{1}$ I.OW, $\mathrm{CE}_{2}$ LOW, and WE LOW. All signals must be LOW to initiate a write and any signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. $2{ }^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[9,13,14]}$


## Notes:

10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected: $\overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}_{2}=\mathrm{V}_{\mathrm{IL}}$ (7C196), and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ (7C195 and 7C196).
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ transition LOW.
13. Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ (7C195 and 7C196).
14. If any $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.
15. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) is the sum of $\mathrm{t}_{\text {HZWE }}$ and $\mathrm{t}_{\mathrm{SD}}$.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\text { WE }}$ Controlled, $\overline{\text { OE }}$ HIGH During Write for 7C195 and 7C196 only) ${ }^{[9,13,14]}$


Write Cycle No. 3 ( $\overline{\mathbf{W E}}$ Controlled. $\overline{\mathrm{OE}}$ LOW) ${ }^{[14,15]}$


Typical DC and AC Characteristics


## Typical DC and AC Characteristics (continued)



7C194 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Data I/O | Mode | Power |
| :--- | :---: | :--- | :--- | :--- |
| H | X | High Z | Deselect/Power-Down | Standby (I ISB) |
| L | H | Data Out | Read | Active (I ICC) |
| L | L | Data In | Write | Active (ICC) |

7C195 Truth Table

| $\overline{\mathbf{C E}}_{1}$ | $\overline{\text { WE }}$ | $\overline{\mathrm{OE}}$ | Data I/O | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | High Z | Deselect/Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | H | L | Data Out | Read | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | X | Data In | Write | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | H | H | High Z | Deselect | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

7C196 Truth Table

| $\overline{\mathbf{C E}}_{1}$ | $\overline{\mathrm{CE}}_{2}$ | $\overline{\text { WE }}$ | $\overline{\mathbf{O E}}$ | Data I/O | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | High Z | Deselect/Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | H | X | X |  |  |  |
| L | L | H | L | Data Out | Read | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | L | X | Data In | Write | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | L | H | H | High Z | Deselect | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 12 | CY7C194-12DC | D14 | Commercial |
|  | CY7C194-12LC | L54 |  |
|  | CY7C194-12PC | P13 |  |
|  | CY7C194-12VC | V13 |  |
| 15 | CY7C194-15DC | D14 | Commercial |
|  | CY7C194-15LC | L54 |  |
|  | CY7C194-15PC | P13 |  |
|  | CY7C194-15VC | V13 |  |
|  | CY7C194-15DMB | D14 | Military |
|  | CY7C194-15KMB | K73 |  |
|  | CY7C194-15LMB | L54 |  |
| 20 | CY7C194-20DC | D14 | Commercial |
|  | CY7C194-20LC | L54 |  |
|  | CY7C194-20PC | P13 |  |
|  | CY7C194-20VC | V13 |  |
|  | CY7C194-20DMB | D14 | Military |
|  | CY7C194-20KMB | K73 |  |
|  | CY7C194-20LMB | L54 |  |
| 25 | CY7C194-25DC | D14 | Commercial |
|  | CY7C194-25LC | L54 |  |
|  | CY7C194-25PC | P13 |  |
|  | CY7C194-25VC | V13 |  |
|  | CY7C194-25DMB | D14 | Military |
|  | CY7C194-25KMB | K73 |  |
|  | CY7C194-25LMB | L54 |  |
| 35 | CY7C194-35DC | D14 | Commercial |
|  | CY7C194-35LC | L54 |  |
|  | CY7C194-35PC | P13 |  |
|  | CY7C194-35VC | V13 |  |
|  | CY7C194-35DMB | D14 | Military |
|  | CY7C194-35KMB | K73 |  |
|  | CY7C194-35LMB | L54 |  |
| 45 | CY7C194-45DC | D14 | Commercial |
|  | CY7C194-45LC | L54 |  |
|  | CY7C194-45PC | P13 |  |
|  | CY7C194-45VC | V13 |  |
|  | CY7C194-45DMB | D14 | Military |
|  | CY7C194-45KMB | K73 |  |
|  | CY7C194-45LMB | L54 |  |

[^27]| Speed <br> (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 12 | CY7C195-12DC | D22 | Commercial |
|  | CY7C195-12LC | L54 |  |
|  | CY7C195-12PC | P21 |  |
|  | CY7C195-12VC | V21 |  |
| 15 | CY7C195-15DC | D22 | Commercial |
|  | CY7C195-15LC | L54 |  |
|  | CY7C195-15PC | P21 |  |
|  | CY7C195-15VC | V21 |  |
|  | CY7C195-15DMB | D22 | Military |
|  | CY7C195-15KMB | K74 |  |
|  | CY7C195-15LMB | L54 |  |
| 20 | CY7C195-20DC | D22 | Commercial |
|  | CY7C195-25LC | L54 |  |
|  | CY7C195-20PC | P21 |  |
|  | CY7C195-20VC | V21 |  |
|  | CY7C195-20DMB | D22 | Military |
|  | CY7C195-20KMB | K74 |  |
|  | CY7C195-20LMB | L54 |  |
| 25 | CY7C195-25DC | D22 | Commercial |
|  | CY7C195-25LC | L54 |  |
|  | CY7C195-25PC | P21 |  |
|  | CY7C195-25VC | V21 |  |
|  | CY7C195-25DMB | D22 | Military |
|  | CY7C195-25KMB | K74 |  |
|  | CY7C195-25LMB | L54 |  |
| 35 | CY7C195-35DC | D22 | Commercial |
|  | CY7C195-35LC | L54 |  |
|  | CY7C195-35PC | P21 |  |
|  | CY7C195-35VC | V21 |  |
|  | CY7C195-35DMB | D22 | Military |
|  | CY7C195-35KMB | K74 |  |
|  | CY7C195-35LMB | L54 |  |
| 45 | CY7C195-45DC | D22 | Commercial |
|  | CY7C195-45LC | L54 |  |
|  | CY7C195-45PC | P21 |  |
|  | CY7C195-45VC | V21 |  |
|  | CY7C195-45DMB | D22 | Military |
|  | CY7C195-45KMB | K74 |  |
|  | CY7C195-45LMB | L54 |  |

[^28]Ordering Information (continued)

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7C196-12DC | D22 | Commercial |
|  | CY7C196-12LC | L54 |  |
|  | CY7C196-12PC | P21 |  |
|  | CY7C196-12VC | V21 |  |
| 15 | CY7C196-15DC | D22 | Commercial |
|  | CY7C196-15LC | L54 |  |
|  | CY7C196-15PC | P21 |  |
|  | CY7C196-15VC | V21 |  |
|  | CY7C196-15DMB | D22 | Military |
|  | CY7C196-15KMB | K74 |  |
|  | CY7C196-15LMB | L54 |  |
| 20 | CY7C196-20DC | D22 | Commercial |
|  | CY7C196-20LC | L54 |  |
|  | CY7C196-20PC | P21 |  |
|  | CY7C196-20VC | V21 |  |
|  | CY7C196-20DMB | D22 | Military |
|  | CY7C196-20KMB | K74 |  |
|  | CY7C196-20LMB | L54 |  |
| 25 | CY7C196-25DC | D22 | Commercial |
|  | CY7C196-25LC | L54 |  |
|  | CY7C196-25PC | P21 |  |
|  | CY7C196-25VC | V21 |  |
|  | CY7C196-25DMB | D22 | Military |
|  | CY7C196-25KMB | K74 |  |
|  | CY7C196-25LMB | L54 |  |
| 35 | CY7C196-35DC | D22 | Commercial |
|  | CY7C196-35LC | L54 |  |
|  | CY7C196-35PC | P21 |  |
|  | CY7C196-35VC | V21 |  |
|  | CY7C196-35DMB | D22 | Military |
|  | CY7C196-35KMB | K74 |  |
|  | CY7C196-35LMB | L54 |  |
| 45 | CY7C196-45DC | D22 | Commercial |
|  | CY7C196-45LC | L54 |  |
|  | CY7C196-45PC | P21 |  |
|  | CY7C196-45VC | V21 |  |
|  | CY7C196-45DMB | D22 | Military |
|  | CY7C196-45KMB | K74 |  |
|  | CY7C196-45LMB | L54 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ ACE 2 | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}{ }^{[16]}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Note:
16. 7C195 and 7C196 only.

Document \#: 38-00081-F

## Features

- High speed
$-\mathbf{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- BiCMOS for optimum speed/power
- Low active power
- 770 mW
- Low standby power
$-165 \mathrm{~mW}$
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7B197 is a high-performance BiCMOS static RAM organized as 256 K words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7B197 has an automatic power-down feature, reducing the power consumption by more than $50 \%$ when deselected.
Writing to the device is accomplished by taking chip enable $(\overline{\mathrm{CE}})$ and write enable (WE) inputs LOW. Data on the input pin $\left(\mathrm{D}_{\mathrm{IN}}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified by the address pins will appear on the data output ( $\mathrm{D}_{\mathrm{OUT}}$ ) pin.
The output pin ( $\mathrm{D}_{\text {OUT }}$ ) is placed in a highimpedance state when the device is deselected ( $\overline{\mathrm{CE}} \mathrm{HIGH}$ ) or during a write operation ( $\overline{\mathrm{WE}}$ LOW).
The CY7B197 is available in a leadless chip carrier and space-saving 300 -mil-wide DIPs and SOJs. It utilizes a die coat to insure alpha immunity.

## Logic Block Diagram



Pin Configurations


## Selection Guide

|  |  | 7B197-10 | 7B197-12 | 7B197-15 | 7B197-20 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 10 | 12 | 15 | 20 |
| Maximum Operating <br> Current(mA) | Commercial | 140 | 130 | 125 |  |
|  | Military |  | 130 | 125 | 125 |
| MaximumStandby <br> Current (mA) | Commercial | 30 | 30 | 30 |  |
|  | Military |  | 40 | 40 | 40 |

[^29]


## Maximum Ratings

(Above which the useful life may be impaired. For userguidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $\qquad$ $-25^{\circ} \mathrm{C}$ Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ relative to $\mathrm{GND}^{[1]} \ldots-0.5 \mathrm{~V}$ to +7.0 V DC Voltage Applied to Outputs
in High Z State ${ }^{11]}$ $\qquad$ -0.5 V to +7.0 V
DC Input Voltage ${ }^{[1]}$ $\qquad$ -0.5 V to +7.0 V
Current into Outputs (LOW) $\qquad$ 20 mA

Static Discharge Voltage ............................ . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
Operating Range

$\left.$| Range | Ambient <br> Temperature${ }^{[2]}$ |
| :--- | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}} \right\rvert\,$

Electrical Characteristics Over the Operating Range ${ }^{[3]}$


Shaded area contains advanced information.

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 10 |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{Min})}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(b) B197-5

ALL INPUT PULSES


Equivalent to: THEVENIN EQUIVALENT

$$
\text { OUTPUT } 0 \longrightarrow 1.73 \mathrm{~V}
$$

Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | 7B197-10 |  | 7B197-12 |  | 7B197-15 |  | 7B197-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 5 |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| WRITECYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| ${ }^{\text {t }}$ SCE | $\overline{\overline{C E}}$ LOW to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[7,8]}$ |  | 5 |  | 7 |  | 7 |  | 10 | ns |

Shaded area contains advanced information.

## Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 20 pF load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\text {LZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
8. $t_{H Z C E}$ and $t_{H Z W E}$ are specified with a load capacitance of 5 pF as in part (b) in AC Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal will terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. 1 ${ }^{[10,11]}$


Read Cycle No. $2^{[10,12]}$


Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[13]}$


## Notes:

10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.
13. Address Valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[13]}$


## 7B197 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | DouT | Mode | Power |
| :---: | :---: | :--- | :--- | :--- |
| H | X | High Z | Deselect/Power-Down | Standby (I ISB) |
| L | H | Data Out | Read | Active (I I CC$)$ |
| L | L | High Z | Write | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 10 | CY7B197-10DC | D14 | Commercial |
|  | CY7B197-10LC | TBD |  |
|  | CY7B197-10PC | P13 | Commercial |
|  | CY7B197-10VC | V21 |  |
|  | CY7B197-12DC | D14 |  |
|  | CY7B197-12LC | TBD |  |
|  | CY7B197-12PC | P13 |  |
|  | CY7B197-12VC | V21 |  |
|  | CY7B197-12DMB | D14 | Military |
|  | CY7B197-12LMB | TBD |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CY7B197-15DC | D14 | Commercial |
|  | CY7B197-15LC | TBD |  |
|  | CY7B197-15PC | P13 |  |
|  | CY7B197-15VC | V21 |  |
|  | CY7B197-15DMB | D14 |  |
|  | CY7B197-15LMB | TBD |  |
| 20 | CY7B197-20DMB | D14 | Military |
|  | CY7B197-20LMB | TBD |  |

[^30]
## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

Document \#: 38-00159-B

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-20 \mathrm{~ns}$
- Low active power
- $\mathbf{8 8 0} \mathrm{mW}$
- Low standby power
- 220 mW
- TTL-compatible imputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The CY7C197 is a high-performance CMOS static RAM organized as 256 K words by 1 bit. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}})$ and three-state drivers. The CY7C197 has an automatic power-down feature, reducing the power consumption by $75 \%$ when deselected.
Writing to the device is accomplished when the chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input pin $\left(\mathrm{D}_{\text {IN }}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DOUT) pin.
The output pin stays in high-impedance state when chip enable $(\overline{\mathrm{CE}})$ is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.
The 7C197 utilizes a die coat to insure alpha immunity.


Selection Guide

|  |  | 7C197-12 | 7C197-15 | 7C197-20 | 7C197-25 | 7C197-35 | 7C197-45 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) | 12 | 15 | 20 | 25 | 35 | 45 |  |
| MaximumOperating <br> Current $(\mathrm{mA})$ | Commercial | 160 | 150 | 140 | 100 | 100 | 100 |
|  | Military |  | 160 | 150 | 110 | 110 | 110 |
| Maximum Standby Current (mA) |  | 40 | 40 | 40 | 35 | 35 | 35 |

Shaded area contains advanced information.

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots \ldots \ldots \ldots . .$.
Ambient Temperaturewith
PowerApplied ............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) . . . . . . . . . . . . . . . . . . . . . . $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs


Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature${ }^{[1]}$ |
| :--- | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}}$.

20 mA
Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | 7C197-12 |  | 7C197-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min. | $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Com'l |  |  |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | $-10$ | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  |  | $-350$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  | Com'l |  | 160 |  | 150 | mA |
|  |  |  |  | Mil |  |  |  | 160 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current-TTLInputs ${ }^{[4]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  |  |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\text { CE }}$ Power-Down Current-CMOSInputs ${ }^{[4]}$ | $\begin{aligned} & \mathrm{Max} .^{\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V},} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}}<0.3 \mathrm{~V} \end{aligned}$ |  |  |  | 20 |  | 20 | mA |

Shaded area contains advanced information.

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CE input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceedvalues given.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)

| Parameters | Description | Test Conditions |  |  | 7C197-20 |  | 7C197-20, 25, 35, 45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min. | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  | 0.4 |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short CircuitCurrent ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  | Com'l |  | 140 |  | 100 | mA |
|  |  |  |  | Mil |  | 150 |  | 110 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ PowerDown Current-TTLInputs ${ }^{[4]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  |  |  | 40 |  | 35 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current-CMOSInputs ${ }^{[4]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}}<0.3 \mathrm{~V} \end{aligned}$ |  |  |  | 20 |  | 20 | mA |

Shaded area contains advanced information.
Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| C $\mathrm{V}_{\mathrm{OUT}}=5.0 \mathrm{~V}$ |  | 10 | pF |  |

Notes:
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT



## Switching Characteristics Over the Operating Range ${ }^{[2,6]}$

| Parameters | Description | 7C197-12 |  | 7C197-15 |  | 7C197-20 |  | 7C197-25 |  | 7C197-35 |  | 7C197-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| toha | Output Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }}$ ACE | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\overline{C E}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\begin{aligned} & \overline{\mathrm{CE}} \text { HIGH to } \\ & \text { High Z }{ }^{77,8]} \end{aligned}$ |  | 7 |  | 8 | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE LOW }}$ to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CE HIGH to }}$ Power-Down |  | 12 |  | 15 |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| WRITECYCLE ${ }^{(9]}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ W | Write Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 9 |  | 10 |  | 15 |  | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | $\begin{aligned} & \text { Address Set-Up to } \\ & \text { Write End } \end{aligned}$ | 9 |  | 10 |  | 15 |  | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {tsA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\overline{W E}}$ Pulse Width | 9 |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| ${ }^{\text {tSD }}$ | $\begin{aligned} & \text { Data Set-Up to } \\ & \text { Write } \end{aligned}$ <br> Write End | 7 |  | 8 |  | 10 |  | 15 |  | 17 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low Z | 2 |  | 2 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High Z ${ }^{[7,8]}$ |  | 7 |  | 7 | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 20 | ns |

Shaded area contains advanced information.

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $t_{\text {LZCE }}$ and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
8. $t_{H Z C E}$ and $t_{H Z W E}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) in AC Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[10,11]}$



C197-7
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10]}$


## Notes:

10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[10,12]}$


## Typical DC and AC Characteristics



CY7C197

Typical DC and AC Characteristics (continued)




## 7C197 Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 12 | CY7C197-12DC | D14 | Commercial |
|  | CY7C197-12LC | L54 |  |
|  | CY7C197-12PC | P13 |  |
|  | CY7C197-12VC | V13 |  |
| 15 | CY7C197-15DC | D14 | Commercial |
|  | CY7C197-15LC | L54 |  |
|  | CY7C197-15PC | P13 |  |
|  | CY7C197-15VC | V13 |  |
|  | CY7C197-15DMB | D14 | Military |
|  | CY7C197-15KMB | K73 |  |
|  | CY7C197-15LMB | L54 |  |
| 20 | CY7C197-20PC | P13 | Commercial |
|  | CY7C197-20VC | V13 |  |
|  | CY7C197-20DMB | D14 | Military |
|  | CY7C197-20KMB | K73 |  |
|  | CY7C197-20LMB | L54 |  |
| 25 | CY7C197-25DC | D14 | Commercial |
|  | CY7C197-25LC | L54 |  |
|  | CY7C197-25PC | P13 |  |
|  | CY7C197-25VC | V13 |  |
|  | CY7C197-25DMB | D14 | Military |
|  | CY7C197-25KMB | K73 |  |
|  | CY7C197-25LMB | L54 |  |
| 35 | CY7C197-35DC | D14 | Commercial |
|  | CY7C197-35LC | L54 |  |
|  | CY7C197-35PC | P13 |  |
|  | CY7C197-35VC | V13 |  |
|  | CY7C197-35DMB | D14 | Military |
|  | CY7C197-35KMB | K73 |  |
|  | CY7C197-35LMB | L54 |  |
| 45 | CY7C197-45DC | D14 | Commercial |
|  | CY7C197-45LC | L54 |  |
|  | CY7C197-45PC | P13 |  |
|  | CY7C197-45VC | V13 |  |
|  | CY7C197-45DMB | D14 | Military |
|  | CY7C197-45KMB | K73 |  |
|  | CY7C197-45LMB | L54 |  |

[^31]
## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |  |  |
| :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |  |  |
| WRITE CYCLE |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |  |  |
| $\mathrm{t}_{\text {SCE }}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |  |  |
|  |  |  | $7,8,9,10,11$ |

Document \#: 38-00078-I

## Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
$-25 \mathrm{~ns}$
- Low active power
$-880 \mathrm{~mW}$
- Low standby power
- 220 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001 V electrostatic discharge


## Functional Description

The CY7C198 and CY7C199 are highperformance CMOS static RAMs organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers. Both devices have an automatic power-down feature, reducing the power consumption by $75 \%$ when deselected. The CY7C199 is in the space-saving 300-mil-wide DIP package and leadless chip carrier. The CY7C198 is in the standard 600 -mil-wide package.
An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When CE and WE inputs are
both LOW, data on the eight data input/ output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{C E}$ and $\overline{O E}$ active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.
The input/output pins remain in a highimpedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to ensure alpha immunity.


## Selection Guide

|  |  | $\begin{aligned} & 7 C 198.12 \\ & \text { 7C19 } \\ & \hline 12 \end{aligned}$ | $\text { 7c198. } 15$ | $\begin{aligned} & \hline \text { 7C198-20 } \\ & 7 \mathrm{C} 199-20 \end{aligned}$ | $\begin{array}{\|l} \hline \text { 7C198-25 } \\ \text { 7C199-25 } \end{array}$ | $\begin{aligned} & \hline \text { 7C198-35 } \\ & \text { 7C199-35 } \end{aligned}$ | $\begin{aligned} & \hline \text { 7C198-45 } \\ & \text { 7C199-45 } \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{C} 198-55 \\ & 7 \mathrm{C} 199-55 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | 15 | 20 | 25 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 160 | 160 | 160 | 160 | 150 | 150 | 150 |
|  | Military |  | 180 | 180 | 160 | 160 | 160 | 160 |
| Maximum Standby Current (mA) |  | 40 | 40 | 40 | 35 | 35 | 35 | 35 |

[^32]CYPRESS
SEMICONDUCTOR

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots . . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) . . . . . . . . . . . . . . . . . . . . . . . $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage $\qquad$ -3.0 V to +7.0 V
Output Current into Outputs (LOW)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline \text { 7C198-12 } \\ & 7 \mathrm{C} 199-12 \end{aligned}$ |  | $\begin{aligned} & \text { 7C198-15 } \\ & \text { 7C199-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C198-20 } \\ & \text { 7C199-20 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  |  | $-300$ |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 160 |  | 160 |  | 160 | mA |
|  |  |  | Mil |  |  |  | 180 |  | 180 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE <br> Power-DownCurrentTTLInputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  |  | 40 |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-DownCurrentCMOS Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{II}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \\ & \mathrm{f}=0 \end{aligned}$ |  |  | 20 |  | 20 |  | 20 | mA |

Shaded area contains advanced information.

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{22]}$ (continued)


## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |
|  |  |  | 10 |  |

Note:
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


## Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

| Parameters | Description | $\begin{aligned} & 7 \mathrm{C} 198-12 \\ & 7 \mathrm{C} 199-12 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 198-15 \\ & 7 \mathrm{C} 199-15 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C198-20 } \\ & 7 \mathrm{C} 199-20 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{A} \cdot \mathrm{A}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ | $\overline{\text { CE LOW to Data Valid }}$ |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 6 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\overline{O E}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH }}$ to High $\mathrm{Z}^{[6,7]}$ |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzCE }}$ | $\overline{\text { CE }}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE LOW }}$ to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}}$ HIGH to Power-Down |  | 12 |  | 15 |  | 20 | ns |

WRITE CYCLE ${ }^{[8,9]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW }}$ to Write End | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpwe | $\overline{\overline{W E}}$ Pulse Width | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6]}$ |  | 7 |  | 7 |  | 10 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |

Shaded area contains advanced information.

Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\mathrm{LZCE}}, \mathrm{t}_{\mathrm{HZOE}}$ is less than $\mathrm{t}_{\mathrm{LZOE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ is less than $\mathrm{t}_{\mathrm{LZWE}}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. The minimum write cycle time for write cycle \#3 ( $\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}}$ LOW) is the sum of thZWE $^{\text {and }}$ tSD.

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$ (continued)

| Parameters | Description | $\begin{aligned} & \hline \text { 7C198-25 } \\ & 7 \mathrm{C} 199-25 \end{aligned}$ |  | $\begin{aligned} & \text { 7C198-35 } \\ & 7 \mathrm{C} 199-35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C198-45 } \\ & 7 \mathrm{C} 199-45 \end{aligned}$ |  | $\begin{aligned} & \text { 7C198-55 } \\ & 7 \mathrm{C} 199-55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| tooe | $\overline{\text { OE }}$ LOW to Data Valid |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}^{[6,7]}}$ |  | 13 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\text { CE HIGH to High } \mathrm{Z}^{[6,7]}}$ |  | 13 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE }} \mathrm{HIGH}$ to Power-Down |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| WRITE CYCLE ${ }^{[8,9]}$ |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tw }}$ W | Write Cycle Time | 25 |  | 35 |  | 45 |  | 50 |  | ns |
| ${ }^{\text {t }}$ SCE | $\overline{\text { CE LOW }}$ to Write End | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tpWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 17 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW }}$ to High $\mathrm{Z}^{[6]}$ |  | 13 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |

## Switching Waveforms

Read Cycle No. 1 ${ }^{[10,11]}$


C198-7

Notes:
10. Device is continuously selected. $\overline{O E}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
11. WE is HIGH for read cycle.

## Switching Waveforms (continued)



Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8,13,14]}$


Write Cycle No. 2 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[8,13,14]}$


Notes:
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
13. Data $\mathrm{I} / \mathrm{O}$ is high impedance if $\mathrm{OE}=\mathrm{V}_{\mathrm{IH}}$.
14. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[9,14]}$


## Typical DC and AC Characteristics



## Typical DC and AC Characteristics (continued)



Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode | Power |
| :--- | :---: | :---: | :--- | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down | Standby ( $\mathrm{I}_{\mathrm{SB}}$ ) |
| L | H | L | Data Out | Read | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | X | Data In | Write | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | High Z | Deselect, OutputDisabled | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |

SEMICONDUCTOR
CY7C198
CY7C199
Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | $\begin{gathered} \hline \text { Operating } \\ \text { Range } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 12 | CY7C198-12DC | D16 | Commercial |
|  | CY7C198-12LC | L55 |  |
|  | CY7C198-12PC | P15 |  |
| 15 | CY7C198-15DC | D16 | Commercial |
|  | CY7C198-15LC | L55 |  |
|  | CY7C198-15PC | P15 |  |
|  | CY7C198-15DMB | D16 | Military |
|  | CY7C198-15LMB | L55 |  |
| 20 | CY7C198-20DC | D16 | Commercial |
|  | CY7C198-20LC | L55 |  |
|  | CY7C198-20PC | P15 |  |
|  | CY7C198-20DMB | D16 | Military |
|  | CY7C198-20LMB | L55 |  |
| 25 | CY7C198-25DC | D16 | Commercial |
|  | CY7C198-25LC | L55 |  |
|  | CY7C198-25PC | P15 |  |
| 35 | CY7C198-35DC | D16 | Commercial |
|  | CY7C198-35LC | L55 |  |
|  | CY7C198-35PC | P15 |  |
|  | CY7C198-35DMB | D16 | Military |
|  | CY7C198-35LMB | L55 |  |
| 45 | CY7C198-45DC | D16 | Commercial |
|  | CY7C198-45LC | L55 |  |
|  | CY7C198-45PC | P15 |  |
|  | CY7C198-45DMB | D16 | Military |
|  | CY7C198-45LMB | L55 |  |
| 55 | CY7C198-55DC | D16 | Commercial |
|  | CY7C198-55LC | L55 |  |
|  | CY7C198-55PC | P15 |  |
|  | CY7C198-55DMB | D16 | Military |
|  | CY7C198-55LMB | L55 |  |

Shaded area contains advanced information.

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7C199-12DC | D22 | Commercial |
|  | CY7C199-12LC | L54 |  |
|  | CY7C199-12PC | P21 |  |
|  | CY7C199-12VC | V21 |  |
| 15 | CY7C199-15DC | D22 | Commercial |
|  | CY7C199-15LC | L54 |  |
|  | CY7C199-15PC | P21 |  |
|  | CY7C199-15VC | V21 |  |
|  | CY7C199-15DMB | D22 | Military |
|  | CY7C199-15KMB | K74 |  |
|  | CY7C199-15LMB | L54 |  |
| 20 | CY7C199-20DC | D22 | Commercial |
|  | CY7C199-20LC | L54 |  |
|  | CY7C199-20PC | P21 |  |
|  | CY7C199-20VC | V21 |  |
|  | CY7C199-20DMB | D22 | Military |
|  | CY7C199-20KMB | K74 |  |
|  | CY7C199-20LMB | L54 |  |
| 25 | CY7C199-25DC | D22 | Commercial |
|  | CY7C199-25LC | L54 |  |
|  | CY7C199-25PC | P21 |  |
|  | CY7C199-25VC | V21 |  |
| 25 | CY7C199-25DMB | D22 | Military |
|  | CY7C199-25KMB | K74 |  |
|  | CY7C199-25L54 | L54 |  |
| 35 | CY7C199-35DC | D22 | Commercial |
|  | CY7C199-35LC | L54 |  |
|  | CY7C199-35PC | P21 |  |
|  | CY7C199-35VC | V21 |  |
|  | CY7C199-35DMB | D22 | Military |
|  | CY7C199-35KMB | K74 |  |
|  | CY7C199-35LMB | L54 |  |
| 45 | CY7C199-45DC | D22 | Commercial |
|  | CY7C199-45LC | L54 |  |
|  | CY7C199-45PC | P21 |  |
|  | CY7C199-45VC | V21 |  |
|  | CY7C199-45DMB | D22 | Military |
|  | CY7C199-45KMB | K74 |  |
|  | CY7C199-45LMB | L54 |  |
| 55 | CY7C199-55DC | D22 | Commercial |
|  | CY7C199-55LC | L54 |  |
|  | CY7C199-55PC | P21 |  |
|  | CY7C199-55VC | V21 |  |
|  | CY7C199-55DMB | D22 | Military |
|  | CY7C199-55KMB | K74 |  |
|  | CY7C199-55LMB | L54 |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PWE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |

[^33]
## Features

- High speed
$-\mathbf{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- BiCMOS for optimum speed/power
- Low active power
- 935 mW
- Low standby power
- 165 mW
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The and CY7B199 is a high-performance BiCMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), an active LOW output enable (OE), and three-state drivers. The device has an automatic power-down feature, reducing the power consumption by more than $60 \%$ when deselected.
An active LOW write enable signal (WE) controls the writing operation of the memory. When $\overline{C E}$ and $\overline{W E}$ inputs are both LOW, data on the eight data input/ output pins ( $/ / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ).

Reading the device is accomplished by taking chip enable (CE) and output enable (OE) LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location specified on the address pins is present on the eight data input/ output pins.
The eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (WE LOW).
The CY7B199 is available in space-saving 300-mil-wide DIPs and SOJs.


## Selection Guide



Shaded area contains advanced information.

SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature................$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ Relative to GND ${ }^{[1]} .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[1]}$ $\qquad$ -0.5 V to +7.0 V
DC Input Voltage $\qquad$
Current into Outputs (LOW)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. >200mA
Operating Range

| Range | Ambient Temperature ${ }^{[2]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics ${ }^{[3]}$ Over the Operating Range

| Parameters | Description | Test Conditions |  | 7B199-10 |  | 7B199-12,15, 20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ | GND $<\mathrm{V}_{\mathrm{I}}<\mathrm{V}_{\mathrm{CC}}$ |  | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current |  |  | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}},$ <br> OutputDisabled |  | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| Ios | OutputShort CircuitCurrent ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | $\begin{gathered} -30 \\ 0 \end{gathered}$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating SupplyCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\text {RC }} \end{aligned}$ | Com'l |  | 185 |  | 170 | mA |
|  |  |  | Mil |  |  |  | 170 |  |
| $\mathrm{I}_{\text {SB }}$ | AutomaticCE <br> Power-DownCurrent <br> - CMOS Inputs | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, C E \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \\ & \mathrm{f}=0 \end{aligned}$ | Com'l |  | 30 |  | 30 | mA |
|  |  |  | Mil |  |  |  | 40 |  |

Shaded area contains advanced information.

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 10 |
|  |  | pF |  |  |

## Notes:

1. $\mathrm{V}_{\text {IL (min.) }}=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

SEMICONDUCTOR

## AC Test Loads and Waveforms



Switching Characteristics ${ }^{[3,6]}$ Over the Operating Range

| Parameters | Description | 7B199-10 |  | 7B199-12 |  | 7B199-15 |  | 7B199-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READCYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| toha | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| tome | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 6 |  | 7 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 6 |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[8]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[7,8]}$ |  | 6 |  | 7 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\overline{C E}}$ LOW to Power-Up |  | 0 |  | 0 |  | 0 |  | 0 | ns |
| tPD | $\overline{\overline{C E}}$ HIGH to Power-Down |  | 10 |  | 12 |  | 15 |  | 20 | ns |

WRITE CYCLE ${ }^{[9,10]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE LOW to Write End }}$ | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\mathrm{WE} P u l s e ~ W i d t h ~}$ | 8 |  | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High Z }}{ }^{[7,8]}$ |  | 5 |  | 7 |  | 7 |  | 10 | ns |

Shaded area contains advanced information.

Notes:
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $20-\mathrm{pF}$ load capacitance.
7. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
8. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCE}}$ is less than $\mathrm{t}_{\text {LZCE }}, \mathrm{t}_{\text {HZOE }}$ is less than $\mathrm{t}_{\text {LZOE }}$, and $\mathrm{t}_{\text {HZWE }}$ is less than $\mathrm{t}_{\text {LZWE }}$ for any given device.
9. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal will terminate a write by going HIGH. The input data setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, OL L.OW) is the sum of $t_{H Z W E}$ and tSD.

## Switching Waveforms

## Read Cycle No. 1 ${ }^{[11,12]}$




Write Cycle No. 1 ( $\overline{\mathbf{C E}}$ Controlled) ${ }^{[14,15]}$


Notes:
11. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
12. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
13. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
14. Data $I / O$ is high impedance if $\overline{\mathrm{OE}}=V_{\mathrm{IH}}$.
15. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\text { WE }}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[14,15]}$


Write Cycle No. 3 ( $\overline{\mathbf{W E}}$ Controlled, $\overline{\mathbf{O E}}$ LOW) ${ }^{[10,15]}$


Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{I} / \mathbf{O}_{\mathbf{0}}-\mathbf{I} / \mathbf{O}_{7}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | High Z | Power-Down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | H | L | Data Out | Read | Active ( $\mathrm{I}_{\text {CC }}$ ) |
| L | L | X | Data In | Write | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | H | H | High Z | Selected, Output Disabled | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \hline \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 10 | CY7B199-10DC | D22 | Commercial |
|  | CY7B199-10LC | TBD |  |
|  | CY7B199-10PC | P21 |  |
|  | CY7B199-10VC | V21 |  |
| 12 | CY7B199-12DC | D22 | Commercial |
|  | CY7B199-12LC | TBD |  |
|  | CY7B199-12PC | P21 |  |
|  | CY7B199-12VC | V21 |  |
|  | CY7B199-12DMB | D22 | Military |
|  | CY7B199-12LMB | TBD |  |
| 15 | CY7B199-15DC | D22 | Commercial |
|  | CY7B199-15LC | TBD |  |
|  | CY7B199-15PC | P21 |  |
|  | CY7B199-15VC | V21 |  |
|  | CY7B199-15DMB | D22 | Military |
|  | CY7B199-15LMB | TBD |  |
| 20 | CY7B199-20DMB | D22 | Military |
|  | CY7B199-20LMB | TBD |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |

Switching Characteristics

| Parameters |  |
| :--- | :--- |
| READ CYCLE | Subgroups |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OHA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SCE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
|  |  |

Document \#: 38-00160-B

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=15 \mathrm{~ns}$
- Transparent write (7C1001)
- CMOS for optimum speed/power
- Low active power
$-\mathbf{8 0 0} \mathrm{mW}$
- Low standby power
- 250 mW
- Low data-retention power
- $100 \mu \mathrm{~W}$ at 2.0 V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7C1001 and CY7C1002 are highperformance CMOS static RAMs organized as $262,144 \times 4$ bits with separate I/O. Easy memory expansion is provided by active LOW chip enable ( $\overline{\mathrm{CE}})$ and three-state drivers. They have an automatic powerdown feature, reducing the power consumption by more than $65 \%$ when deselected.
Writing to the device is accomplished by taking both chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs LOW. Data on the four inputpins ( $\mathrm{I}_{0}$ through $\mathrm{I}_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).

Readingthe device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four data output pins $\left(\mathrm{O}_{0}\right.$ through $\left.\mathrm{O}_{3}\right)$. the CY7C1002 are placed in a high-impedance state when the device is deselected ( $\overline{\mathrm{CE}} \mathrm{HIGH}$ ). The CY7C1002's outputs are also placed in a high-impedance state during a write operation ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}} \mathrm{LOW}$ ). In a write operation on the CY7C1001, the output pins will track the inputs after a specified delay.
The CY7C1001 andCY7C1002 are available in standard 300 -mil-wide DIPs and SOJs.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

|  |  | 7C1001-15 <br> 7C1002-15 | 7C1001-20 <br> 7C1002-20 | 7C1001-12 <br> 7C1002-12 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 15 | 20 | 25 |
| Maximum OperatingCurrent | Commercial | 145 | 145 | 145 |
|  | Military |  | 150 | 150 |
| Maximum Standby Current (mA) | Commercial | 45 | 45 | 45 |
|  | Military |  | 50 | 50 |

[^34]
## 256K x 4 Static R/W RAM

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=15 \mathrm{~ns}$
- CMOS for optimum speed/power
- Low active power
$-800 \mathrm{~mW}$
- Low standby power
- 250 mW
- Low data-retention power
- $100 \mu \mathrm{~W}$ at 2.0 V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7C1006 is a high-performance CMOS static RAM organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}$ ), an active LOW output enable ( $\overline{\mathrm{OE}})$, and three-state drivers. The device has an automatic power-down feature that reduces power consumption by more than $65 \%$ when deselected.
Writing to the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs LOW. Data on the four I/O pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{3}\right)$ is thenwritten into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).


## Selection Guide

|  |  | 7C1006-15 | 7C1006-20 | 7C1006-12 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  |  | 15 | 20 |
| Maximum OperatingCurrent(mA) | Commercial | 145 | 145 | 25 |
|  | Military |  | 150 | 145 |
| MaximumStandby Current (mA) | Commercial | 45 | 45 | 45 |
|  | Military |  | 50 | 50 |

Document \#: 38-00201

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=15 \mathrm{~ns}$
- CMOS for optimum speed/power
- Low active power
- 770 mW
- Low standby power
$-250 \mathrm{~mW}$
- Low data-retention power
$-100 \mu \mathrm{~W}$ at 2.0 V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs


## Functional Description

The CY7C1007 is a high-performance CMOS static RAM organized as $1,048,576$ words by 1 bit. Easy memory expansion is provided by an active LOW chip enable $(\overline{\mathrm{CE}})$ and three-state drivers. The device has an automatic power-down feature that reduces power consumption by more than $65 \%$ when deselected.
Writing to the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs LOW. Data on the input pin $\left(\mathrm{D}_{\mathrm{IN}}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{19}$ ).

Reading from the device is accomplished by taking chip enable ( $\overline{\mathrm{CE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the data output ( $\mathrm{D}_{\text {OUT }}$ ) pin.
The output pin ( $\mathrm{D}_{\text {OUT }}$ ) is placed in a highimpedance state when the device is deselected ( $\overline{\mathrm{CE}} \mathrm{HIGH}$ ) or during a write operation ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ LOW).
The CY7C1007 is available in standard 300 -mil-wideDIPs and SOJs.


## Selection Guide

|  |  | 7C1007-15 | 7C1007-20 | 7C1007-25 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 15 | 20 | 25 |
| Maximum Operating Current(mA) | Commercial | 140 | 140 | 140 |
|  | Military |  | 145 | 145 |
| Maximum Standby Current (mA) | Commercial | 45 | 45 | 45 |
|  | Military |  | 50 | 50 |

CYPRESS

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=15 \mathrm{~ns}$
- CMOS for optimum speed/power
- Low active power
- $\mathbf{8 2 5} \mathrm{mW}$
- Low standby power
- 250 mW
- Low data-retention power
- $100 \mu \mathrm{~W}$ at 2.0 V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\mathrm{CE}}_{\mathbf{1}}$, $\mathrm{CE}_{2}$, and $\overline{\mathrm{OE}}$ options


## Functional Description

The CY7C1009 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\mathrm{CE}}_{1}$ ), an active HIGH chip enable ( $\mathrm{CE}_{2}$ ), an active LOW output enable ( $\overline{\mathrm{OE}}$ ), and three-state drivers. Both devices have an automatic power-down feature that reduces power consumption by more than $65 \%$ when deselected.
Writing to the device is accomplished by taking chip enable one ( $\overline{\mathrm{CE}}_{1}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs LOW and chip enable two $\left(\mathrm{CE}_{2}\right)$ input HIGH. Data on the eight $\mathrm{I} / \mathrm{O}$ pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is then written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ).


Pin Configurations
 7C1009-2

## Selection Guide

|  |  | $\mathbf{7 C 1 0 0 9 - 1 5}$ | $\mathbf{7 C 1 0 0 9 - 2 0}$ | 7C1009-25 |
| :--- | :--- | :---: | :---: | :---: |
| MaximumAccess Time(ns) |  |  | 15 | 20 |
| Maximum Operating Current(mA) | Commercial | 150 | 150 | 25 |
|  | Military |  | 155 | 150 |
| Maximum Standby Current (mA) | Commercial | 45 | 45 | 45 |
|  | Military |  | 50 | 50 |

Document \#: 38-00199

This is an abbreviated datasheet.
Contact a Cypress representative for complete specifications.

## Features

- Very high speed 256K SRAM module - Access time of 10 nsec.
- 300-mil-wide hermetic DIP package
- Low active power
- 1.8W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- On-chip decode for speed and density
- JEDEC pinout-compatible with 7C194 monolithic SRAMs
- Small PCB footprint -0.36 sq. in.


## Functional Description

The CY7M194 is an extremely high performance 256 -kilobit static RAM module organized as 65,536 words by 4 bits. This module is constructed using four $16 \mathrm{~K} \times 4$ static RAMs in LCC packages mounted on a 300 -mil-wide ceramic substrate. Extremely high speed and density are achieved by using BiCMOS SRAMs containing internal address decoding logic.
Writing to the module is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW. Data on the four input pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\mathrm{I} / \mathrm{O}_{3}$ ) of
the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ) will appear on the four output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{3}$ ).
The data output pins remain in a highimpedance state unless the module is selected and write enable (WE) is HIGH.

## Logic Block Diagram



## Pin Configuration



M194-2

## Selection Guide

|  |  | 14194.10 | 7M9412 | 7M194-15 | 7M194-20 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 10 | 12 | 15 | 20 |
| Maximum Operating | Commercial | 325 | 32S. | 325 | 20 |
| Current (mA) | Military |  | 31\% | 375 | 375 |
| Maximum Standby | Commercial | 200 | 200 | 200 |  |
| Current (mA) | Military |  | 250 | 250 | 250 |

[^35]

## Features

- Very high speed 256k SRAM module -Access time of 10 nsec .
- 300-mil-wide hermetic DIP package
- Low active power
-2.1W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- On-chip decode for speed and density
- JEDEC pinout-compatible with 7C199 monolithic SRAMs
- Small PCB footprint -0.42 sq . in.


## Functional Description

The CY7M199 is an extremely high performance 256 -kilobit static RAM module organized as 32,768 words by 8 bits. This module is constructed using four $16 \mathrm{k} \times 4$ static RAMs in LCC packages mounted on a 300 -mil-wide ceramic substrate. Extremely high speed and density are achieved by using BiCMOS SRAMs containing internal address decoding logic.
Writing to the module is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW. Data on the eight input pins ( $I / O_{0}$ through $I / O_{7}$ ) of the device is written into the memory loc-
ation specified on the address pins ( $\mathrm{A}_{0}$ through A14).
Reading the device is accomplished by taking the chip enable (CE) and output enable (OE) LOW, while write enable (WE) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $A_{0}$ through $A_{14}$ ) will appear on the eight output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ).
The data output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.

## Logic Block Diagram



M199-1

## Pin Configuration



M199-2

## Selection Guide

| Maximum Access Time (ns) |  | M 1 99/10 | M19312 | 7M199-15 | 7M199-20 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 10 | 12. | 15 | 20 |
| Maximum Operating Current (mA) | Commercial | 3\% | 3\% | 375 |  |
|  | Military |  | 425 | 425 | 425 |
| Maximum Standby Current (mA) | Commercial | 20 \% | 200\% | 200 |  |
|  | Military |  | 250 | 250 | 250 |

Shaded area contains preliminary information.

Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature ................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Output Curre | tputs (LOW) | 20 mA |
| :---: | :---: | :---: | :---: |
| Ambient Temperaturewith <br> Power Applied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Operating Range |  |  |
| Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V DC Voltage Applied to Outputs | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| in High ZState . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC Input Voltage $\ldots . . . . . . . . . . . . . . .$. | Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range


Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |

Notes:

1. $\quad \mathrm{V}_{\mathrm{IL}(\mathrm{min} .)}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)

(b)


Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 7M199-10 |  | 7M199-12 |  | 7M199-15 |  | 7M199-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from AddressChange | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACs }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 8 |  | 10 |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 2 |  | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 8 |  | 8 |  | 8 |  | 9 | ns |
| $\mathrm{t}_{\text {LZCE }}$ | $\overline{\text { CE }}$ LOW to Low Z | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\text { CE HIGH to High } \mathrm{Z}^{[4]}}$ |  | 6 |  | 8 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CE }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE HIGH to Power-Down }}$ |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 1 |  | 1 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up from Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | WE Pulse Width | 8 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 8 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 1 |  | 1 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW }}$ to High $\mathrm{Z}^{[4]}$ | 0 | 5 | 0 | 7 | 0 | 7 | 0 | 10 | ns |

Shaded area contains preliminary information.

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $\mathrm{t}_{\mathrm{HzCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part $(\mathrm{b})$ of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
6. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{I}}$.

## Switching Waveforms

Read Cycle No. $1^{[5,6]}$


## Switching Waveforms

Read Cycle No. $2^{[5,7]}$


Read Cycle No. $2^{[8]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[8,9]}$


## Notes:

7. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-
up and hold timing should be referenced to the rising edge of the the signal that terminates the write.
9. If CEgoes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

## Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :--- | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 10 | CY7M199-10DC | HD09 | Commercial |
| 12 | CY7M199-12DC | HD09 | Commercial |
|  | CY7M199-12DMB | HD09 | Military |
| 5 | CY7M199-15DC | HD09 | Commercial |
|  | CY7M199-15DMB | HD09 | Military |
| 20 | CY7M199-201)MB | HD09 | Military |

Shaded area contains preliminary information.
Document \#: 38-M-00039-A

## $16 \times 4$ Static R/W RAM

## Features

- Fully decoded, 16 word $x$ 4-bit highspeed CMOS RAMs
- Inverting outputs 27S03, 27LS03, 74S189
- Non-inverting outputs 27S07
- High speed
$-25 \mathrm{~ns}$
- Low power
-210 mW (27LS03)
- Power supply $5 \mathrm{~V} \pm \mathbf{1 0 \%}$
- Advanced high-speed CMOS processing for optimum speed/power product
- Capable of withstanding greater than 2001V static discharge
- Three-state outputs


## - TTL-compatible interface levels Functional Description

These devices are high-performance 64-bit static RAMs organized as 16 words by 4 bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The devices are provided with inverting and non-inverting outputs.
Writing to the device is accomplished when the chip select (CS) and write enable (WE) inputs ( $D_{0}$ through $D_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{3}$ ). The outputs are preconditioned so that the
write data is present at the outputs when the write cycle is complete. This precondition operation ensures minimum write recovery times by eliminating the "write recovery glitch."
Reading the device is accomplished by taking chip select (CS) and output enable (OE) LOW, while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins ( $\mathrm{O}_{0}$ through $\mathrm{O}_{3}$ ) in inverted or non-inverted (CY27S07) format.
The output pins remain in a high-impedance state when chip select (CS) is HIGH, or write enable (WE) is LOW.

## Logic Block Diagram

27S03, 27LS03, 74S189


27507


Pin Configurations


Selection Guide (For higher performance and lower power, refer to the CY7C189/90 data sheet.)

|  |  | 27S03 <br> 27S07 | 27S03, 27S07 <br> 74S189 | 27LS03 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | Commercial | 25 | 35 |  |
|  | Military | 25 | 35 | 65 |
| Maximum Operating Current (mA) | Commercial | 90 | 90 |  |
|  | Military | 100 | 100 | 38 |

CYPRESS
SEMICONDUCTOR

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Ambient Temperaturewith
Power Applied .......................... . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
$\left.\begin{array}{l}\text { (Pin } 16 \text { to Pin 8) } \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \\ \text { DC Voltage Applied to Outputs } \\ \text { in High Z State } \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \\ \text { DC Input Voltage } \ldots \ldots \ldots \ldots \ldots \ldots \ldots\end{array}\right)-0.5 \mathrm{~F} .5 \mathrm{~V}$ to +7.0 V to +7.0 V

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 7 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. The CMOS process does not provide a clamp diode. However these devices are insensitive to - 3 V DC input levels and -5 V undershoot pulses of less than 5 ns (measured at $50 \%$ points).
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

ALL INPUT PULSES


Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{2,6]}$

| Parameters | Description | $\begin{aligned} & \text { 27S03A } \\ & \text { 27S07A } \end{aligned}$ |  | $\begin{aligned} & \mathbf{2 7 S 0 3} \\ & \text { 27S07 } \end{aligned}$ |  | 74S189 |  | 27LS03 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 35 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Validi ${ }^{\text {[7] }}$ |  | 25 |  | 35 |  | 35 |  | 65 | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid ${ }^{[7]}$ |  | 15 |  | 17 |  | 22 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[8,9,10]}$ |  | 15 |  | 20 |  | 17 |  | 35 | ns |
| WRITE CYCLE [6, 11, 12] |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 35 |  | 35 |  | 65 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t SCS }}$ | $\overline{\text { CS Set-Up to Write Start }}$ |  |  |  |  | 0 |  |  |  | ns |
| $\mathrm{t}_{\mathrm{HCS}}$ | $\overline{\text { CS }}$ Hold from Write End |  |  |  |  | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 20 |  | 25 |  | 20 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WEPulse Width }}$ | 20 |  | 25 |  | 20 |  | 55 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW }}$ to High $\mathrm{Z}^{[8,9,10]}$ |  | 20 |  | 25 |  | 20 |  | 35 | ns |
| $\mathrm{t}_{\text {AWE }}$ | $\overline{\text { WE }}$ HIGH to Output Valid ${ }^{[7]}$ |  | 20 |  | 35 |  | 30 |  | 35 | ns |

Notes:
6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , output loading of the spcified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30-pF load capacitance.
7. $t_{A A}, t_{A C S}$, and $t_{A W E}$ are tested with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ as in part (a) of AC Test Loads. Timing is referenced to 1.5 V on the inputs and outputs.
8. Transition is measured at steady-state HIGH level -500 mV or stea-dy-state LOW level +500 mV on the output from 1.5 V level on the input.
9. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads.
10. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZCS }}$ for any given device.
11. Output is preconditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
12. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W} E$ LOW. Both signals must be LOW to initiate a write and either signal can terminates the write.

## CY74S189, CY27LS03 <br> CY27S03, CY27S07

## Switching Waveforms

## Read Cycle



S189-7
Write Cycle ${ }^{[13,14]}$


Notes:
13. All measurements referenced to 1.5 V .
14. Timing diagram represents one solution which results in optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violate.

SEMICONDUCTOR

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY27S03APC | P1 | Commercial |
|  | CY27S03ADC | D2 |  |
|  | CY27S03ALMB | L61 | Military |
|  | CY27S03ADMB | D2 |  |
|  | CY27S03PC | P1 | Commercial |
|  | CY27S03DC | D2 |  |
|  | CY27S03LC | L61 |  |
|  | CY27S03LMB | L61 |  |
|  | CY27S03DMB | D2 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY27S07APC | P1 | Commercial |
|  | CY27S07ADC | D2 |  |
|  | CY27S07ALMB | L61 | Military |
|  | CY27S07ADMB | D2 |  |
|  | CY27S07PC | P1 | Commercial |
|  | CY27S07DC | D2 |  |
|  | CY27S07LC | L61 |  |
|  | CY27S07LMB | L61 |  |
|  | CY27S07DMB | D2 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 33 | CY74S189PC | P1 | Commercial |
|  | CY74S189DC | D2 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 65 | CY27LS03LMB | L61 | Military |
|  | CY27LS03DMB | D2 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| READ CYCLE |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ |  |
| WRITE CYCLE |  |
| $\mathrm{t}_{\mathrm{WC}}$ |  |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HCS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWE}}$ | $7,8,9,10,11$ |

## Features

- $256 \times 4$ static RAM for control stores in high-speed computers
- Processed with high-speed CMOS for optimum speed/power
- Separate inputs and outputs
- Low power
- Standard power: 660 mW (commercial) 715 mW (military
- Low power: 440 mW (commercial) 495 mW (military)
- 5-volt power supply $\mathbf{\pm 1 0 \%}$ tolerance both commercial and military
- Capable of withstanding greater than 2001V static discharge


## Functional Description

The CY93422 is a high-performance CMOS static RAM organized as 256 by 4 bits. Easy memory expansion is provided by an active LOW chip select one ( $\overline{\mathrm{CS}}_{1}$ ) input, an active HIGH chip select two $\left(\mathrm{CS}_{2}\right)$ input, and three-state outputs.
An active LOW write enable input ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of the memory. When the chip select one $\left(\overline{\mathrm{CS}}_{1}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are LOW and the chip select two $\left(\mathrm{CS}_{2}\right)$ input is HIGH , the information on the four datainputs $\left(D_{0}\right.$ to $\left.D_{3}\right)$ is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the
writecycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recoveryglitch."
Reading is performed with the chip select one ( $\overline{\mathrm{CS}}_{1}$ ) input LOW, the chip select two input ( $\mathrm{CS}_{2}$ ) and write enable (WE) inputs HIGH, and the output enable input ( $\overline{\mathrm{OE}}$ ) LOW. The information stored in the addressed word is read out on the four noninverting outputs ( $\mathrm{O}_{0}$ to $\mathrm{O}_{3}$ ).
The outputs of the memory go to an active high-impedancestate whenever chip select one ( $\left(\overline{\mathrm{CS}}_{1}\right)$ is HIGH , chip select two $\left(\mathrm{CS}_{2}\right)$ is LOW, output enable $(\overline{\mathrm{OE}})$ is HIGH , or during the writing operation when write enable ( $\overline{\mathrm{WE}}$ ) is LOW.

## Logic Block Diagram



## Pin Configuration



422A-2

Selection Guide (For higher performance and lower power, refer to the CY7C122 data sheet.)

|  |  | 93422A | 93LA22A | 93422 | 93LA22 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) | Commercial | 35 | 45 | 45 | 60 |
|  | Military | 45 | 55 | 60 | 75 |
| Maximum Operating Current (mA) | Commercial | 120 | 80 | 120 | 80 |
|  | Military | 130 | 90 | 130 | 90 |

## Maximum Ratings

(Above which the useful life may be impaired. For userguidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ......................... $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 22 to Pin 8) ............................ $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Output State -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$.
Output Current into Outputs (Low)
20 mA


## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{gathered} 93422 \\ 93422 \mathrm{~A} \end{gathered}$ |  | $\begin{gathered} \text { 93LA22 } \\ \text { 93LA22A } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | OutputLOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.45 |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level ${ }^{[3]}$ | Guaranteed Input Logical HIGH <br> Voltage for all Inputs |  | 2.1 |  | 2.1 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level ${ }^{[3]}$ | Guaranteed Input Logical LOW Voltage for all Inputs |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -300 |  | -300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGHCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  |  | 40 |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  |  | -90 |  | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \text { All Inputs = GND } \\ & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 110 |  | 70 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ |  | 110 |  | 70 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  | 120 |  | 80 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 130 |  | 90 |  |
| $\mathrm{V}_{\mathrm{CL}}$ | Input Clamp Voltage |  |  | See Note 5 |  | See Note 5 |  |  |
| $\mathrm{I}_{\text {CEX }}$ | Output LeakageCurrent | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ Max. |  | -50 |  | -50 |  |  |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## Function Table ${ }^{[7]}$

| Inputs |  |  |  |  | Outputs <br> $\mathbf{O}_{\mathbf{n}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
|  | $\mathbf{C S}_{\mathbf{2}}$ | $\overline{\mathbf{C S}}_{\mathbf{1}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{D}_{\mathbf{n}}$ |  |
| L | X | X | X | X | High Z | Mode |
| X | H | X | X | X | High Z | Not Selected |
| H | L | H | H | X | High Z | Not Selected |
| H | L | H | L | X | SelectedData | Read Data |
| H | L | L | X | L | High Z | Write " 0 " |
| H | L | L | X | H | High Z | Write " 1 " |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

## AC Test Loads and Waveforms


(a)


422A-3
Commercial Switching Characteristics Over the Operating Range ${ }^{[8,9]}$

| Parameters | Description | 93422A |  | 93L422A |  | 93422 |  | 93L422 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\begin{aligned} & \hline \begin{array}{l} \operatorname{tPLH}(\mathrm{A}) \\ \mathrm{t}^{[10]} \\ \mathrm{t} H(\mathrm{~A}) \end{array} \end{aligned}$ | Delay from Address to Output (Address Access Time) |  | 35 |  | 45 |  | 45 |  | 60 | ns |
| $\begin{aligned} & \operatorname{t}_{\text {tZH }}\left({\left.\overline{\overline{C S}_{1}}, \mathrm{CS}_{2}\right)}_{\mathrm{t}_{\text {PZH }}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)}\right. \end{aligned}$ | Delay from Chip Select to Active Output and Correct Data |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| $\begin{aligned} & \begin{array}{l} \mathrm{t}_{\text {tPH }}(\overline{\mathrm{WE}}) \\ \mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{WE}}) \end{array} \end{aligned}$ | Delay from Write Enable to Active Output and Correct Data (Write Recovery) |  | 25 |  | 40 |  | 40 |  | 45 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPZH}}(\overline{\mathrm{OE}}) \\ & \mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{OE}}) \end{aligned}$ | Delay from Output Enable to Active Output and Correct Data |  | 25 |  | 30 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{S}}(\mathrm{A})$ | Set-Up Time Address (Prior to Initiation of Write) | 5 |  | 5 |  | 10 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{A})$ | Hold Time Address(After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {S }}$ (DI) | Set-Up Time Data Input (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ (DI) | Hold Time Data Input (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathbf{S}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | Set-Up Time Chip Select (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | Hold Time Chip Select (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {pw }}(\overline{\mathrm{WE}})$ | Minimum Write Enable Pulse Width to Insure Write | 20 |  | 40 |  | 30 |  | 45 |  | ns |
| $\begin{array}{\|l} \mathrm{t}_{\mathrm{tPHZ}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right) \\ \mathrm{t}_{\mathrm{PLZ}}\left(\mathrm{CS}_{1}, \mathrm{CS}_{2}\right) \end{array}$ | Delay from Chip Select to Inactive Output (High Z) |  | 30 |  | 40 |  | 30 |  | 45 | ns |
| $\begin{aligned} & \hline \begin{array}{l} \mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}}) \\ \mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{WE}}) \end{array} \end{aligned}$ | Delay from Write Enable to Inactive Output (High Z) |  | 30 |  | 40 |  | 30 |  | 45 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPHZ}}(\overline{\mathrm{OE}}) \\ & \mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{OE}}) \end{aligned}$ | Delay from Output Enable to Inactive Output (High Z) |  | 30 |  | 40 |  | 30 |  | 45 | ns |

Military Switching Characteristics Over the Operating Range ${ }^{[8,9]}$

| Parameters | Description | 93422A |  | 93L422A |  | 93422 |  | 93L422 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\begin{array}{\|l} \hline \begin{array}{l} \text { tpLH(A) } \end{array} \\ t_{\text {tPLL }}{ }^{[10]} \end{array}$ | Delay from Address to Output (Address Access Time) |  | 45 |  | 55 |  | 60 |  | 75 | ns |
| $\begin{aligned} & \text { tPZH }\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right) \\ & \mathrm{t}_{\mathrm{PZL}}\left(\mathrm{CSS}_{1}, \mathrm{CS}_{2}\right) \end{aligned}$ | Delay from Chip Select to Active Output and Correct Data |  | 35 |  | 40 |  | 45 |  | 45 | ns |
| $\begin{aligned} & \begin{array}{l} \operatorname{t}_{\text {tZH }}(\overline{\mathrm{WE}}) \\ \mathrm{t}_{\text {PZL }}(\overline{\mathrm{WE}}) \end{array} \end{aligned}$ | Delay from Write Enable to Active Output and Correct Data (Write Recovery) |  | 40 |  | 45 |  | 50 |  | 50 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPZH}}(\overline{\mathrm{OE}}) \\ & \mathrm{t}_{\mathrm{tZL}}(\overline{\mathrm{OE}}) \end{aligned}$ | Delay from Output Enable to Active Output and Correct Data |  | 35 |  | 40 |  | 45 |  | 45 | ns |
| $\mathrm{t}_{\mathbf{S}}(\mathrm{A})$ | Set-Up Time Address (Prior to Initiation of Write) | 5 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{A})$ | Hold Time Address(After Termination of Write) | 5 |  | 5 |  | 5 |  | 10 |  | ns |
| $\mathrm{t}_{\text {S }}$ (DI) | Set-Up Time Data Input (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (DI) | Hold Time Data Input (After Termination of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{ts}_{\mathbf{S}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | Set-Up Time Chip Select (Prior to Initiation of Write) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | Hold Time Chip Select (After Termination of Write) | 5 |  | 5 |  | 5 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{ph}}(\overline{\mathrm{WE}})$ | Minimum Write Enable Pulse Width to Insure Write | 35 |  | 40 |  | 40 |  | 45 |  | ns |
| $\begin{array}{\|l} \hline \operatorname{tPHZ}^{\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)} \\ \operatorname{tPLZ}^{\left.\mathbf{C S}_{1}, \mathrm{CS}_{2}\right)} \\ \hline \end{array}$ | Delay from Chip Select to Inactive Output (High Z) |  | 35 |  | 40 |  | 45 |  | 45 | ns |
| $\begin{array}{\|l} \hline \begin{array}{l} \text { thZ } \\ t_{\text {tpZ }}(\overline{\mathrm{WE}}) \end{array} \\ \hline \end{array}$ | Delay from Write Enable to Inactive Output (High Z) |  | 40 |  | 40 |  | 45 |  | 45 | ns |
| $\begin{aligned} & \operatorname{tpHZ}^{(\overline{\mathrm{OE}})} \\ & \left.\mathrm{tPLZ}^{(\mathrm{OE}}\right) \end{aligned}$ | Delay from Output Enable to Inactive Output (High Z) |  | 35 |  | 40 |  | 45 |  | 45 | ns |

## Notes:

4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
5. The CMOS process does not provide a clamp diode. However, the CY93422 is insensitive to -3V DC input levels and -5V undershoot pulses of less than 10 ns (measured at $50 \%$ point).
6. Tested initially and after any design or process changes that may affect these parameters.
7. $\mathbf{H}=$ High Voltage Level, $\mathrm{L}=$ Low Voltage Level, $\mathrm{X}=$ Don't Care. High Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the CY93422.
8. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ and $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ unless otherwise noted.
9. $t_{\text {PZH }}(\overline{\mathrm{WE}}), \mathrm{t}_{\text {PZH }}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$, and $\mathrm{t}_{\text {PZH }}(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and with both the input and output timing referenced to 1.5 V . tPZL $(\overline{\mathrm{WE}}), \mathrm{t}_{\mathrm{PZL}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$, and $\mathrm{t}_{\mathrm{PZL}}(\overline{\mathrm{OE}})$ are measured with $S_{1}$ closed, $C_{L}=15 \mathrm{pF}$, and with both the input and output timing referenced to 1.5 V . $\mathrm{t}_{\mathrm{PHZ}}(\overline{\mathrm{WE}}) . \mathrm{t}_{\mathrm{PHZ}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$, and $\mathrm{t}_{\mathrm{PHZ}}$ $(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ open, $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$, and are measured between the 1.5 V level on the input to the $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ level on the output. $t_{P L Z}(\overline{\mathrm{WE}}), \mathrm{t}_{\mathrm{PLZ}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$, and $\mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{OE}})$ are measured with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$, and are measured between the 1.5 V level on the input and the $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ level on the output.
10. $\mathrm{t}_{\mathrm{PLH}(\mathrm{A})}$ and $\mathrm{t}_{\mathrm{PHL}}(\mathrm{A})$ are tested with $\mathrm{S}_{1}$ closed and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ with both input and output timing referenced to 1.5 V .
11. Switching delays from the address, output enable, and chip select inputs to the data output. The CY93422 disabled output in the "OFF" condition is represented by a single center line.

## Switching Waveforms

Read Cycle ${ }^{[11]}$


Write Cycle (with $\overline{\mathrm{OE}}=$ LOW)


## Ordering Information

| Speed (ns) | Ordering Code |  | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | Standard Power | Low Power |  |  |
| 35 | CY93422APC |  | P7 | Commercial |
|  | CY93422ADC |  | D8 |  |
| 45 | CY93422PC | CY93L422APC | P7 | Commercial |
|  | CY93422DC | CY93L422ADC | D8 |  |
|  | CY93422ADMB |  | D8 | Military |
| 55 |  | CY93L422ADMB | D8 | Military |
| 60 |  | CY93L422PC | P7 | Commercial |
|  |  | CY93L422DC | D8 |  |
|  | CY93422DMB |  | D8 | Military |
| 75 |  | CY93L422DMB | D8 | Military |

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}} \mathrm{Max}$. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| tPLH(A) | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PHL }}(\mathrm{A})$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PZH }}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PZL }}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | 7, 8, 9, 10, 11 |
| tezH ( $\overline{\mathrm{WE}}$ ) | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PZL }}(\overline{\mathrm{WE}})$ | 7, 8, 9, 10, 11 |
| tPZH ( $\overline{\mathrm{OE}}$ ) | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PZL }}(\overline{\mathrm{OE}})$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{S}}(\mathrm{A})$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{A})$ | 7,8,9,10,11 |
| $\mathrm{t}_{\mathrm{s}}$ (DI) | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{h}}$ (DI) | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{s}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{h}}\left(\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}\right)$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{pw}}(\overline{\mathrm{WE}})$ | 7, 8, 9, 10, 11 |

Document \#: 38-00022-C
INFO ..... 1
SRAMs ..... 2PROMs3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
COMM ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

## Section Contents

PROMs (Programmable Read Only Memory) Page Number
Introduction to PROMs ..... 3-1
Device Number Description
CY7B201 128K x 8 Reprogrammable Power-Down PROM ..... 3-4
CY7B210 64K x 16 Reprogrammable Power-Down PROM ..... 3-9
CY7B211 Reprogrammable Registered PROM ..... 3-14
CY7C225 $512 \times 8$ Registered PROM ..... 3-19
CY7C235 1024 x 8 Registered PROM ..... 3-26
CY7C245 2048 x 8 Reprogrammable Registered PROM ..... 3-33
CY7C245A 2048 x 8 Reprogrammable Registered PROM ..... 3-34
CY7C251 16,384 x 8 Power-Switched and Reprogrammable PROM ..... 3-42
CY7C254 16,384 x 8 Reprogrammable PROM ..... 3-42
CY7C258 2K x 16 Reprogrammable State Machine PROM ..... 3-48
CY7C259 $2 \mathrm{~K} \times 16$ Reprogrammable State Machine PROM ..... 3-48
CY7C261 $8192 \times 8$ Power-Switched and Reprogrammable PROM ..... 3-59
CY7C263 8192 x 8 Reprogrammable PROM ..... 3-59
CY7C264 8192 x 8 Reprogrammable PROM ..... 3-59
CY7C265 64K Registered PROM ..... 3-68
CY7C266 8192 x 8 Power-Switched and Reprogrammable PROM ..... 3-76
CY7C268 8192 Registered Diagnostic PROM ..... 3-83
CY7C269 8192 Registered Diagnostic PROM ..... 3-83
CY7C270 16K x 16 Processor-Specific PROM ..... 3-96
CY7C271 $32,768 \times 8$ Power Switched and Reprogrammable PROM ..... 3-106
CY7C274 32,768 x 8 Reprogrammable PROM ..... 3-106
CY7C272 16K x 16 Reprogrammable Registered PROM ..... 3-114
CY7C273 16K x 16 Power-Switched and Reprogrammable PROM ..... 3-121
CY7C275 16K x 16 Reprogrammable Registered PROM ..... 3-126
CY7C276 16K x 16 Reprogrammable PROM ..... 3-133
CY7C277 32,768 x 8 Reprogrammable Registered PROM ..... 3-138
CY7C279 $32,768 \times 8$ Reprogrammable Registered PROM ..... 3-138
CY7C281 $1024 \times 8$ PROM ..... 3-147
CY7C282 $1024 \times 8$ PROM ..... 3-147
CY7C285 65,536 x 8 Reprogrammable Fast Column Access PROM ..... 3-153
CY7C289 65,536 x 8 Reprogrammable Fast Column Access PROM ..... 3-153
CY7C286 65,536 x 8 Reprogrammable Registered PROM ..... 3-162
CY7C287 65,536 x 8 Reprogrammable Registered PROM ..... 3-162
CY7C291 2048 x 8 Reprogrammable PROM ..... 3-169
CY7C292 2048 x 8 Reprogrammable PROM ..... 3-169
CY7C291A 2048 x 8 Reprogrammable PROM ..... 3-170
CY7C292A 2048 x 8 Reprogrammable PROM ..... 3-170
CY7C293A 2048 x 8 Reprogrammable PROM ..... 3-170
PROM Programming Information ..... 3-178

## Product Line Overview

The Cypress CMOS family of high-performance byte-wide and word-wide (x16) PROMs spans 4-kilobit to 1-megabit densities and three functional configurations. Products are typically available as EPROMs (Erasable, Programmable ROMs) in 300- and 600 -mil windowed cerDIP packages, leadless chip carriers (LCCs), and flatpacks. They are also available as PROMs in similarly configured plastic and opaque hermetic packages. With the exception of the 4 K and 8 K PROMs (registered only), all densities are available in both registered and non-registered versions. The registered devices operate in either synchronous or asynchronous modes and may have an INITIALIZATION feature to preload the pipeline register, which allows the pipeline register to be loaded or examined via a serial path.
Cypress PROMs perform at or above the speed level of their bipolar counterparts with the advantage of lower power consumption inherent in CMOS technology. They operate with $10 \%$ power supply tolerances and can withstand 2000 volts of electrostatic discharge.

## Technology Introduction

Cypress PROMs are executed in N-well CMOS EPROM processes that provide basic gate delays 235 picoseconds for a fanout of one with a power consumption of 45 femto-joules. These processes provide the basis for the development of Cypress LSI products, which outperform the fastest bipolar equivalents.
Historically, CMOS static RAMs have challenged bipolar RAMs for speed, while CMOS PROMs have been slower than the fused bipolar devices because (1) the typical single transistor CMOS cell is slow compared to any "fuse," and (2) CMOS technologies were optimized for programmability and density at the expense of speed. Innovative Cypress EPROM technology overcomes both of these historical limitations.

## Erasability

In all Cypress PROMs, speed and programmability are optimized independently by separating the read and write transistor functions. Also, a substrate bias generator is employed in an EPROM technology to improve performance and raise latch-up immunity to greater than 200 mA . The result is a CMOS EPROM technology that outperforms bipolar fuse technology for both density and speed, particularly at higher densities. Limitations of devices implemented in the bipolar fuse technology such as programming yield, power dissipation and higher-density performance are eliminated or greatly reduced using Cypress CMOS EPROM technology.

## Design Approach

## Four-Transistor Differential Memory Cell

Some Cypress PROMs use N-Well CMOS technology along with a new differential four-transistor EPROM cell that is optimized for
speed (Figure 1). The floating gate cell is optimized for high read current and fast programmability. This is accomplished by separating the read and program transistors (Figure 2). The program transistor has a separate implant to maximize the generation and collection of hot electrons, while the read transistor implant dose is chosen to provide a large read current. Both the n - and p -channel peripheral transistors have self-aligned, shallow, lightly doped drain (LDD) junctions. The LDD structure reduces overlap capacitances for speed improvement and minimized hot electron injection for improved reliability. Although common for NMOS static and dynamic RAMs, an on-chip substrate bias generator is used for the first time in an EPROM technology. The results are improved speed, greater than 200 mA latch-up immunity, and high parasitic field inversion voltages during programming.
Access times of less than 35 ns at 16 K densities and 30 ns at 4 K and 8 K densities over the full operating range are achieved by using differential design techniques and by totally separating the read and program paths. This allows the read path to be optimized for speed. The X and Y decoding paths are predecoded to optimize the pow-er-delay product. A differential sensing scheme and the four transistor cell are used to sense bit-line swings as low as 100 mV at high speed. The sense amplifier (Figure 3) consists of three stages of equal gain. A gain of 4 per stage was found to be optimum. The Cascode stage amplifies the bit line swings and feeds them into a differential amplifier. The output of the differential amplifier is further amplified and voltages shifted by a level shifter and latch. This signal is then fed into an output buffer having a TTL fan-out of ten.


INTRO-1
Figure 1. Bitmap


Figure 2. Non-volatile cell optimized for speed and programmability

SEMICONDUCTOR


Figure 3. Differential Sensing

## Two Transistor Memory Cell

The Cypress 64 K and 128 K PROMs use a two-transistor memory cell. This cell uses a single-ended sensing scheme. The 256 K device uses a differential sensing circuit. This combination allows for a more compact design and reduced manufacturing costs. This is an excellent compromise between performance and high density, allowing the development of devices with 20 -ns and 25 -ns access times at densities from 64 K to 256 K , and 25 -ns access times for the " A " series 16 K using the PROM II technology. This two-transistor cell still uses the high-speed read transistor and the optimized EPROM transistor for performance and reliable programming. The sense amplifier uses a reference voltage on one input and the read transistor on the other, instead of two read transistors. For the 512 K and 1-Meg densities, a high-performance single transistor cell is used. The 1-T cell is optimized for high-performance and small cell size. This single-ended sensing is a more conventional technique and has the effect of causing an erased device to contain all 0 's, except for the $1-\mathrm{Meg}$ density, which follows the EPROM stnadard of 1's.

## Programming

## Differential Memory Cells

Cypress PROMs are programmed a byte at a time by applying $V_{P P}$ $(\sim 12 \mathrm{~V})$ to the programming pin and the desired logic levels to input pins. Both logic 1 and logic 0 are programmed into the differential cell. A bit is programmed by applying $\mathrm{V}_{\mathrm{PP}}$ on the control gate and 9 volts on the drain of the floating-gate write transistor. This causes hot electrons from the channel to be injected onto the floating gate, thereby raising the threshold voltage. Because the read transistor shares a common floating gate with the program transistor, the threshold of the read transistor is raised from about 1 volt to greater than 5 volts, resulting in a transistor that is turned "OFF" when selected in a read mode of operation. Since both sides of the differential cell are at equal potential before programming, a threshold shift of 100 mV is the corrected logic state. Because an unprogrammed cell has neither a 1 nor a 0 in it before programming, a special BLANK CHECK mode of operation is implemented. In this mode the output of each half of the cell is compared
against a fixed reference, which allows distinction of a programmed or unprogrammed cell. A MARGIN mode is also provided to monitor the thresholds of the individual bits allowing the monitoring of the quality of programming during the manufacturing operation.

## Single-Ended Memory Cells

The programming mechanism of the EPROM transistor in a single-ended memory cell is the same as its counterpart in a double-ended memory cell. The difference is that only 1's are programmed in a single-ended cell. A 1 applied to the I/O pin during programming causes an erased EPROM transistor to be programmed, while a 0 allows the EPROM transistor to remain unprogrammed.

## Erasability

This is available at densities of 16 K and larger, both registered and non-registered. Wavelengths of light less than 4000 Angstroms begin to erase Cypress PROMs. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{mV} / \mathrm{cm}^{2}$ power rating, the exposure time would be approximately 30 to 35 minutes.
The PROM needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity light for an extended period of time. The recommended maximum dosage is $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$.
Some devices are sensitive to photo-electric effects during programming. Cypress recommends covering the windows of reprogrammable devices during programming.

## Reliability

The CMOS EPROM approach to PROMs has some significant benefits to the user in the area of programming and functional yield. Since a cell may be programmed an erased multiple times, CMOS PROMs from Cypress can be tested $100 \%$ for programma-
bility during the manufacturing process. Because each CMOS PROM contains a PHANTOM array, both the functionality and performance of the devices may be tested after they are packaged, thus assuring the user that not only will every cell program, but that the product performs to the specification.

## General Testing Information

Incoming test procedures on these devices should be carefully planned, taking into account the high-performance and output drive capabilities of the parts. The following notes may be useful:

- Ensure that adequate decoupling capacitance is employed across the device $\mathrm{V}_{\mathrm{CC}}$ and ground terminals. Multiple capacitors are recommended, including a $0.1 \mu \mathrm{~F}$ or larger capacitor and a $0.01 \mu \mathrm{~F}$ or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- All device test loads should be located within $2^{\prime \prime}$ of device outputs.
- Do not leave any inputs disconnected (floating during any tests.
- Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Capacitance is tested initially and after any design or process changes that may affect these parameters.
- The CMOS process does not provide a clamp diode. However, the Cypress PROM Products are insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ ).


## Switching Tests

AC Test Loads and Waveforms

(a) Normal Load

(b) High Z Load
Equivalent to: THÉVENIN EQUIVALENT



INTRO-5

Load circuit (a) is used to test all switching characteristics except High Z parameters. Load circuit (b) is used to test High Z parameters. R1 is a resistor connected from the output to $\mathrm{V}_{\mathrm{CC}}$ and R 2 is connected between the output and ground for testing purposes. Values of R1 and R2 are given in the individual datasheet for each
product. Transition is measured at steady-state HIGH level - 500 mV or steady-state LOW level +500 mV on the output from the 1.5 level on inputs with load shown in AC Test Loads and Waveforms. Switching tests are performed with rise and fall times of 5 ns or less for CMOS and 3 ns or less for BiFAMOS devices.

## Features

- BiFAMOS ${ }^{\circledR}$ for optimum speed/ power
- High speed
$-\mathbf{t}_{\mathrm{AA}}=25 \mathrm{~ns}$ max. (commercial)
$-\mathbf{t}_{\mathrm{AA}}=\mathbf{3 0}$ ns max. (military)
- Low-power stand-by mode
-1210 mW max.
- $\mathbf{2 7 5} \mathrm{mW}$ stand-by
- Byte-wide memory organization
- $100 \%$ reprogrammable in the windowed package
- Capable of withstanding $\mathbf{>} 2001 \mathrm{~V}$ static discharge
- User-programmable output enable (OE)
- Available in
-32-pin, 600-mil plastic or hermetic DIP
-32-pin hermetic LCC


## Functional Description

The CY7B201 is a high-performance 1-megabit BiFAMOS PROM organized in 128 Kbytes. It is available in 32-pin, 600-mil DIP and LCC packages. These devices offer high-density storage combined with $40-\mathrm{MHz}$ performance. The CY7B201 is available in windowed and opaque packages. Windowed packages allow the device to be erased with UV light for $100 \%$ reprogrammability.
The CY7B201 is equipped with a powerdown chip enable ( CE ) input and an output enable ( $\overline{\mathrm{OE}} / \mathrm{OE}$ ). When $\overline{\mathrm{CE}}$ is deselected, the device powers down to a lowpower stand-by mode. The $\overline{\mathrm{OE}} / \mathrm{OE}$ pin is polarity programmable and three-states the outputs without putting the device into stand-by mode. While $\overline{\mathrm{CE}}$ offers lower power, $\overline{\mathrm{OE}} / \mathrm{OE}$ provides a more rapid transition to and from three-stated outputs.

The memory cells utilize proven EPROM floating-gatetechnology and byte-wide intelligent programming algorithms. The EPROM cell requires only 12.5 V for the supervoltage and low programming current allows for gang programming. The EPROM allows for each memory location tobe tested $100 \%$, because each location is written to, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and ACspecificationlimits aftercustomer programming.
The CY7B201 is read by selecting both the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}} / \mathrm{OE}$ inputs. The contents of the memory location selected by the addresson inputs $\mathrm{A}_{16}-\mathrm{A}_{0}$ will appear at the outputs $\mathrm{O}_{7}-\mathrm{O}_{0}$.


BiFAMOS is a trademark of Cypress Semiconductor.

## Selection Guide

|  |  | CY7B201-25 | CY7B201-30 |
| :--- | :--- | :---: | :---: |
| Maximum Access Time(ns) | 25 | 30 |  |
| MaximumOperating <br> Current(mA) | Commercial | 220 | 220 |
|  | Military |  | 220 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots . \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage $\ldots \ldots \ldots \ldots \ldots . . .$.
Transient Input Voltage . . . . . . . . . . . . . . . . . 3.0 V for $<20 \mathrm{~ns}$
DC Program Voltage
13.00 V

UVErasure .................................. 7258 Wsec/cm ${ }^{2}$
Static Discharge Voltage . . ........................... $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria[1] | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics ${ }^{[3,4]}$

| Parameter | Description | Test Conditions |  | CY7B201-25 |  | CY7B201-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ |  |  | 0.45 |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| IOZ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}$, Output Disabled |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[5]}$ |  | -20 | -180 | -20 | -180 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0.0 \mathrm{~mA}$ |  |  | 220 |  | 220 | mA |
| $\mathrm{I}_{\text {SB }}$ | Stand-by Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{CE}=\mathrm{V}_{\mathrm{IH}}$ | Commercial |  | 50 |  | 50 | mA |
|  |  |  | Military |  |  |  | 60 |  |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 12 | pF |

## Notes:

1. Contact a Cypress representative for industrial temperature range specification.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature
3. See the last page of this specification for group A subgroup testing information.
4. See Introduction to CMOS PROMs in this Data Book for general information on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## AC Test Loads and Waveforms

 SCOPE
(a) Normal Load


Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | CY7B201-25 |  | CY7B201-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\mathrm{OE}} / \mathrm{OE}$ Active to Output Valid |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}} / \mathrm{OE}$ Inactive to High Z |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {CE }}$ | $\overline{\mathrm{CE}}$ Active to Output Valid |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\overline{C E}}$ Inactive to High Z |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\overline{C E}}$ Active to Power-Up | 0 |  | 0 |  | ns |
| ted | $\overline{\text { CE }}$ Inactive to Power-Down |  | 30 |  | 35 | ns |

## Switching Waveform ${ }^{[4]}$



PRELIMINARY

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7B201 in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 35 minutes. The 7B201 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the

EPROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Modes

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Power Supply | 12.5 | 13.0 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  | 100 | mA |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Programming Input Voltage HIGH | 3.0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {ILP }}$ | Programming Input Voltage LOW |  | 0.4 | V |

Table 2. Mode Selection

| Mode | Pin Function ${ }^{[6]}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { CE }}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { PGM }}$ | $\mathbf{V}_{\text {PP }}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{6}$ | $A_{5}$ | $\mathrm{A}_{11}$ | $A_{0}$ | A9 | Data |
| Read ${ }^{[7]}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{9}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable ${ }^{(7)}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{9}$ | High Z |
| Stand-by | $\mathrm{V}_{\text {IH }}$ | X | X | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | X | X | X | High Z |
| Program Array | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{9}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify | $V_{\text {ILP }}$ | VILP | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{9}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program OE/OEHIGH | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | VIHP | $\mathrm{V}_{\text {PP }}$ | X | X | High Z |
| Program Verify $\overline{\text { OE/OE }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | X | $\mathbf{X}$ | X | X | $\mathrm{D}_{0}=\mathrm{V}_{\mathrm{OH}}$ |
| Signature Read (MFG) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | $V_{\text {IH }}$ | X | X | X | X | $\mathrm{V}_{\text {IL }}$ | $V_{\text {PP }}$ | 34H |
| Signature Read (DEV) | $\mathrm{V}_{\text {IL }}$ | VIL | X | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{PP}}$ | 10H |

Notes:
6. $\mathrm{X}=$ can be $\mathrm{V}_{\mathrm{IL}}\left(\mathrm{V}_{\mathrm{ILP}}\right)$ or $\mathrm{V}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IHP}}\right)$.
7. $\mathrm{OE} / \mathrm{OE}$ is assumed to be active LOW (default).


Figure 1. Programming Pinouts

Ordering Information ${ }^{[8]}$

| Speed (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7B201-25DC | D32 | Commercial |
|  | CY7B201-25HC | H65 |  |
|  | CY7B201-25PC | P32 |  |
|  | CY7B201-25WC | W32 |  |
| 30 | CY7B201-30DC | D32 |  |
|  | CY7B201-30HC | H65 |  |
|  | CY7B201-30PC | P32 |  |
|  | CY7B201-30WC | W32 |  |
|  | CY7B201-30DMB | D32 | Military |
|  | CY7B201-30LMB | L65 |  |
|  | CY7B201-30QMB | Q65 |  |
|  | CY7B201-30WMB | W32 |  |

Notes:
8. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CE}}$ | $7,8,9,10,11$ |

Document \#: 38-00147-B

## Features

- BiFAMOS ${ }^{(\infty)}$ for optimum speed/ power
- High speed
$-\mathrm{t}_{\mathrm{AA}}=\mathbf{2 5} \mathbf{n s}$ max. (commercial)
$\boldsymbol{t}_{\mathrm{AA}}=\mathbf{3 0}$ ns max. (military)
- Low-power stand-by mode
-1320 mW max.
- 275 mW stand-by
- Word-wide memory organization
- $100 \%$ reprogrammable in the windowed package
- Capable of withstanding $\mathbf{> 2 0 0 1 V}$ static discharge
- User-programmable output enable (OE)
- Available in
- 40-pin, 600-mil plastic or hermetic DIP


## Product Characteristics

The CY7B210 is a high-performance 1 -megabit BiFAMOS PROM organized in 64 K words by 16 bits wide. It is available in 40-pin, 600-mil DIP and 44-pin LCC packages. These devices offer high-density storage combined with $40-\mathrm{MHz}$ performance. Windowed packages allow the device to be erased with UV light for $100 \%$ reprogrammability.
The CY7B210 is equipped with a powerdown chip enable (CE) input and an output enable ( $\overline{\mathrm{OE}} / \mathrm{OE}$ ). When $\overline{\mathrm{CE}}$ is deselected, the device powers down to a lowpower stand-by mode. The $\overline{\mathrm{OE}} / \mathrm{OE}$ pin is polarity programmable and three-states the outputs without putting the device into stand-by mode. While $\overline{\mathrm{CE}}$ offers lower power, $\overline{\mathrm{OE}} / \mathrm{OE}$ provides a more rapid transition to and from three-stated outputs.

The memory cells utilize proven EPROM floating-gate technology and word-wide intelligent programming algorithms. The EPROM cell requires only 12.5 V for the supervoltage and low programming current allows gang programming. The EPROM allows each memory location to be tested $100 \%$, because each location is written to, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and ACspecification limits after customer programming.
The CY7B210 is read by selecting both the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}} / \mathrm{OE}$ inputs. The contents of the memory location selected by the addresson inputs $\mathrm{A}_{15}-\mathrm{A}_{0}$ will appear at the outputs $\mathrm{O}_{15}-\mathrm{O}_{0}$.
-44-pin hermetic LCC


Selection Guide

|  |  | CY7B210-25 | CY7B210-30 |
| :--- | :--- | :---: | :---: |
| Maximum Access Time(ns) | 25 | 30 |  |
| MaximumOperating <br> Current(mA) | Commercial | 240 | 240 |
|  | Military |  | 240 |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied .......................... . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential. ........ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +5.5 V
DC Input Voltage
-0.5 V to +7.0 V
Transient Input Voltage
-2.0 V for $<20 \mathrm{~ns}$
DC Program Voltage
13.00 V

UVErasure ................................... . . 7258 Wsec/cm ${ }^{2}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria[1] | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics ${ }^{[3,4]}$

| Parameter | Description | Test Conditions |  | CY7B210-25 |  | CY7B210-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}(-3.0 \mathrm{mil})$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}(6.0 \mathrm{mil})$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | GuaranteedInput LogicalHIGH Voltagefor All Inputs |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}$, Output Disabled |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[5]}$ |  | -20 | -180 | -20 | -180 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0.0 \mathrm{~mA}$ | Commercial |  | 240 |  | 240 | mA |
|  |  |  | Military |  |  |  | 240 | mA |
| $\mathrm{I}_{\text {SB }}$ | Stand-by Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{CE}=\mathrm{V}_{\mathrm{IH}}$ | Commercial |  | 50 |  | 50 | mA |
|  |  |  | Military |  |  |  | 60 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| C $\mathrm{V}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 12 | pF |

## Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for group A subgroup testing information.
4. See Introduction to CMOS PROMs in this Data Book for general information on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## =

AC Test Loads and Waveforms ${ }^{[4]}$
 JIG AND SCOPE

(b) High Z Load

Equivalent to: THEVENIN EQUIVALENT


B210-5
(a) Normal Load

Switching Characteristics Over the Operating Range ${ }^{3,4]}$

| Parameters | Description | CY7B210-25 |  | CY7B210-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\mathrm{OE}} / \mathrm{OE}$ Active to Output Valid |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}} / \mathrm{OE}$ Inactive to High Z |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ Active to Output Valid |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HZCE}}$ | $\overline{\text { CE }}$ Inactive to High Z |  | 15 |  | 20 | ns |
| tpu | $\overline{\text { CE }}$ Active to Power Up | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\overline{C E}}$ Inactive to Power Down |  | 30 |  | 35 | ns |

## Switching Waveforms ${ }^{[4]}$


lampduringerasure. Permanent damage mayresultifthe EPROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Modes

Programmingsupport is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Informationlocated at theendof this section. Programming algorithms can be obtained from any Cy pressrepresentative.

Table 1. Programming Electrical Characteristics

| Parameter | Description | CY7B210-25 |  | CY7B210-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{PP}}$ | ProgrammingPower Supply | 12.5 | 13.0 | 12.5 | 13.0 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | ProgrammingSupply Current |  | 100 |  | 100 | ma |
| $\mathrm{V}_{\text {IHP }}$ | Programming Input Voltage HIGH | 3.0 | $\mathrm{V}_{\mathrm{CC}}$ | 3.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $V_{\text {ILP }}$ | Programming Input Voltage LOW |  | 0.4 |  | 0.4 | V |

Table 2. Mode Selection

| Mode | Pin Function ${ }^{[6]}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\overline{\text { PGM }}$ | A9 | $\mathrm{A}_{7}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{0}$ | Data |
| Read ${ }^{[7]}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | $\mathrm{A}_{9}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{0}$ | $\mathrm{O}_{15}-\mathrm{O}_{0}$ |
| Output Disable ${ }^{[7]}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{A}_{9}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{0}$ | High Z |
| Stand-by Mode | $\mathrm{V}_{\text {IH }}$ | X | $\mathrm{V}_{\text {IH }}$ | X | X | X | X | X | X | X | High Z |
| Program Array | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{0}$ | $\mathrm{D}_{15}-\mathrm{D}_{0}$ |
| Program Verify | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{0}$ | $\mathrm{O}_{15}-\mathrm{O}_{0}$ |
| ProgramInhibit | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | X | X | X | X | X | X | High Z |
| Program $\overline{\mathrm{OE}} / \mathrm{OE}$ Active HIGH | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | X | High Z |
| Verify $\overline{\mathrm{OE}} / \mathrm{OE}$ Active HIGH | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IH }}$ | X | X | $\mathrm{V}_{\mathrm{PP}}$ | X | X | X | X | $\mathrm{O}_{0}=\mathrm{V}_{\mathrm{OH}}$ |
| Signature Read (MFG) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | $\mathrm{V}_{\mathrm{PP}}$ | X | X | X | X | $\mathrm{V}_{\text {IL }}$ | 0034H |
| Signature Read (DEV) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{PP}}$ | X | X | X | X | $\mathrm{V}_{\mathrm{IH}}$ | 0011H |

Notes:
6. $\mathrm{X}=$ can be $\mathrm{V}_{\mathrm{IL}}\left(\mathrm{V}_{\mathrm{ILP}}\right)$ or $\mathrm{V}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IHP}}\right)$.
7. OE is assumed to be active LOW (default).


Figure 1. Programming Pinouts

Ordering Information ${ }^{[8]}$

| Speed (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7B210-25DC | D18 | Commercial |
|  | CY7B210-25HC | H67 |  |
|  | CY7B210-25PC | P17 |  |
|  | CY7B210-25WC | W18 |  |
|  | CY7B210-30DC | D18 | Commercial |
|  | CY7B210-30HC | H67 |  |
|  | CY7B210-30PC | P18 |  |
|  | CY7B210-30WC | W18 |  |
|  | CY7B210-30DMB | D18 | Military |
|  | CY7B210-30LMB | L67 |  |
|  | CY7B210-30QMB | Q67 |  |
|  | CY7B210-30WMB | W18 |  |

Notes:
8. Most of the above products are available in industrial tempreature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CE}}$ | $7,8,9,10,11$ |

Document \#: 38-00146-B

## Features

- High speed
$-\mathrm{t}_{\mathrm{SA}}=18 \mathrm{~ns}$

$$
-\mathbf{t}_{\mathbf{C O}}=12 \mathrm{~ns}
$$

- BiFAMOS ${ }^{\infty}$ for optimum speed/ power
- Low Power -1210 mW max.
- Output register for synchronous operation
- User-programmable output enable (OE)
- User-programmable INIT word for state machine applications
- User-programmable initialization control line (INIT)
- EPROM technology for $\mathbf{1 0 0 \%}$ reprogrammability
- Capable of withstanding $\mathbf{> 2 0 0 1 V}$ static discharge
- Package options
-40-pin, 600-mil plastic or hermetic DIP
-44-pin plastic or hermetic LCC


## Functional Description

The CY7B211 is a high-performance 1-megabit BiFAMOS Registered PROM organized in 64 K words. It is available in 40 -pin, 600 -mil DIP and 44 -pin LCC packages. These devices offer high-density storage combined with $50-\mathrm{MHz}$ performance. The CY7B211 is available in windowed and opaque packages. Windowed packages allow the device to be erased with UV light for $100 \%$ reprogrammability.
The CY7B211 is equipped with an output register for synchronous applications. A 16-bit, user programmable initialization word is available for state machine applications or to set or reset the outputs. The polarities of both the INIT/INIT input and the Output Enable ( $\overline{\mathrm{OE}} / \mathrm{OE}$ ) control line are programmable.

The memory cells utilize proven EPROM floating-gate technology and word-wide intelligent programming algorithms. The EPROM cell requires only 12.5 V for the supervoltage and low programming current allows for gang programming. The EPROM allows for each memory location to be tested $100 \%$, as each location is written to, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and AC specification limits after customer programming.
The CY7B211 is read by selecting the $\overline{O E} / O E$ input. On the rising edge of CLK, the contents of the memory location selected by the address on inputs $\mathrm{A}_{15}-\mathrm{A}_{0}$ will appear at the outputs $\mathrm{O}_{15}-\mathrm{O}_{0}$. When the INIT/INIT input is selected, the user programmed INIT/INIT word will appear on the outputs until the rising edge of the CLK pulse after INIT/INIT is deselected.


Selection Guide

|  |  | CY7B211-18 | CY7B211-25 |
| :--- | :--- | :---: | :---: |
| Maximum Set-Up Time(ns) | 18 | 25 |  |
| Maximum Clock to Output(ns) |  | 12 | 15 |
| Maximum Operating Current(mA) | Commercial | 220 | 220 |
|  | Military |  | 220 |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage.....................
Transient Input Voltage . . . . . . . . . . . . . . . . . . -3.0 V for $<20 \mathrm{~ns}$
DC Program Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.00 V

UV Erasure $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$
Static Discharge Voltage
$>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-UpCurrent ..................................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria $[2]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics ${ }^{[3,4]}$

| Parameters | Description | Test Conditions | CY7B211-18CY7B211-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}(3.0 \mathrm{mil})$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}(6.0 \mathrm{mil})$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | GuarnateedInput Logical HIGH Voltage for All Inputs | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}$, Output Disabled | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[5]}$ | -20 | -180 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0.0 \mathrm{~mA}$ |  | 220 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 12 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. Contact a Cypress representative for industrial temperature range specifications.
3. See the last page of this specification for group A subgroup testing information.
4. See Introduction to CMOS PROMs in this Data Book for general information on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## AC Test Loads and Waveforms ${ }^{[4]}$



Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O-_

Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | CY7B211-18 |  | CY7B211-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Rising Edge of CLK | 18 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Rising Edge of CLK | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | CLK to Output Valid |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {DI }}$ | $\overline{\text { INIT/INIT to Output Valid }}$ |  | 22 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | $\overline{\text { INIT/INIT Recovery to CLK }}$ | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {PW }}$ | $\overline{\text { INIT/INIT Pulse Width }}$ | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\mathrm{OE}} / \mathrm{OE}$ deselected to Output Valid |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\mathrm{OE}} / \mathrm{OE}$ selected to High Z |  | 15 |  | 18 | ns |

## Switching Waveforms ${ }^{[4]}$

Read Operation


Switching Waveforms ${ }^{[4]}$ (continued)
Initialization Operation


## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7B211 in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 35 minutes. The 7B211 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the

EPROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Modes

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Programming Electrical Characteristics

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Power Supply | 12.5 | 13.0 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  | 100 | ma |
| $\mathrm{V}_{\text {IHP }}$ | Programming Input Voltage HIGH | 3.0 | VCC | V |
| $\mathrm{V}_{\text {ILP }}$ | Programming Input Voltage LOW |  | 0.4 | V |

Table 2. Mode Selection

| Mode |  | Pin Function ${ }^{61}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read | CLK | $\overline{\mathrm{OE}}$ | NA | INIT | $A_{9}$ | $A_{0}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $A_{7}$ | $\mathrm{O}_{15}-\mathrm{O}_{0}$ |
|  | Other | CLK | OE | PGM | $\mathbf{V}_{\mathbf{P P}}$ | $\mathrm{A}_{9}$ | $A_{0}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{14}$ | $\mathbf{A}_{15}$ | $A_{7}$ | $\mathrm{D}_{15}-\mathrm{D}_{0}$ |
| Read ${ }^{\text {] }}$ |  | $\overline{\mathrm{V} \text { II } / V_{\text {IH }}}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{7}$ | $\mathrm{O}_{15}-\mathrm{O}_{0}$ |
| Output Disable ${ }^{\text {/J }}$ |  | X | $\mathrm{V}_{\text {IH }}$ | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{7}$ | High Z |
| Initialize |  | X | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\text {IL }}$ | $\bar{X}$ | $\bar{X}$ | X | $\bar{X}$ | $\overline{\mathrm{X}}$ | X | INIT Word |
| Program Array |  | X | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{7}$ | $\mathrm{D}_{15}-\mathrm{D}_{0}$ |
| Program Verify |  | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{14}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{7}$ | $\mathrm{O}_{15}-\mathrm{O}_{0}$ |
| Program Inhibit |  | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{P P}$ | $\bar{X}$ | X | X | X | X | X | High Z |
| Program OE Active HIGH |  | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | X | $\mathrm{V}_{\text {PP }}$ | $\bar{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | X | High Z |
| Verify OE Active HIGH |  | X | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | X | X | X | X | X | $\mathrm{V}_{\text {PP }}$ | $\mathrm{O}_{0}=\mathrm{V}_{\mathrm{OH}}$ |
| Program INIT Active HIGH |  | X | V IHP | VILP | $\mathrm{V}_{\mathrm{PP}}$ | X | X | $V_{\text {PP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | High Z |
| Verify INIT Active HIGH |  | X | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | X | X | X | X | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{1}=\mathrm{V}_{\mathrm{OH}}$ |
| Program INIT Word |  | X | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | X | X | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | X | $\mathrm{D}_{15}-\mathrm{D}_{0}$ |
| Verify INIT Word |  | X | $V_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IL }}$ | X | X | X | X | X | X | $\mathrm{O}_{15}-\mathrm{O}_{0}$ |
| Signature Read (MFG) |  | X | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\text {IH }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | X | X | 0034H |
| Signature Read (DEV) |  | X | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\text {IH }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | X | $\bar{X}$ | X | X | 0012H |

Notes:
6. $\mathrm{X}=\mathrm{can}$ be $\mathrm{V}_{\mathrm{IL}}\left(\mathrm{V}_{\mathrm{ILP}}\right)$ or $\mathrm{V}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IHP}}\right)$.
7. OE and INIT are assumed to be active LOW (default).


Figure 1. Programming Pinouts

Ordering Information ${ }^{[8]}$

| Speed (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 18 | CY7B211-18DC | D18 | Commercial |
|  | CY7B211-18JC | J67 |  |
|  | CY7B211-18PC | P18 |  |
|  | CY7B211-18WC | W18 |  |
| 25 | CY7B211-25DC | D18 | Commercial |
|  | CY7B211-25JC | J67 |  |
|  | CY7B211-25PC | P18 |  |
|  | CY7B211-25WC | W18 |  |
|  | CY7B211-25DMB | D18 | Military |
|  | CY7B211-25LMB | L67 |  |
|  | CY7B211-25QMB | Q67 |  |
|  | CY7B211-25WMB | W18 |  |

## Notes:

8. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DI}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RI}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OE}}$ | $7,8,9,10,11$ |

Document \#: 38-00177-A

## $512 \times 8$ Registered PROM

## Features

- CMOS for optimum speed/power
- High speed
- 25 ns max set-up
- $\mathbf{1 2}$ ns clock to output
- Low power
- 495 mW (commercial)
-660 mW (military)
- Synchronous and asynchronous output enables
- On-chip edge-triggered registers
- Buffered common PRESET and CLEAR inputs
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim 300-miI, 24-pin plastic or hermetic DIP, 28-pin LCC, or 28-pin PLCC
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 1500 V static discharge


## Functional Description

The CY7C225 is a high-performance 512 word by 8 bit electrically programmable read only memory packaged in a slim $300-\mathrm{mil}$ plastic or hermetic DIP, 28-pin leadless chip carrier, and 28 -pin PLCC. The memory cells utilize proven EPROM
floating gate technology and byte-wide intelligentprogrammingalgorithms.
The CY7C225 replaces bipolar devices and offers the advantages of lower power, superior performance, and high programmingyield. The EPROM cell requires only 13.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet ACspecification limits.

Logic Block Diagram


Pin Configurations

|  | DIP <br> Top View |  |
| :---: | :---: | :---: |
| $\mathrm{A}_{7} \mathrm{C}_{1}$ | 24 | $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{A}_{6} \square^{2}$ | 23 | $A_{B}$ |
| $\mathrm{A}_{5} \mathrm{C}^{3}$ | 22 | $\overline{\text { PS }}$ |
| $\mathrm{A}_{4} \square^{4}$ | 21 | $\bar{E}$ |
| $\mathrm{A}_{3} \square^{5}$ | 20 | $\overline{\mathrm{CLP}}$ |
| $\mathrm{A}_{2}{ }^{6}$ | 19 | $\bar{E}_{\text {S }}$ |
| $\mathrm{A}_{1} \square_{7}$ | 18 | CP |
| $\mathrm{A}_{0} 8$ | 17 | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{0} \square_{9}$ | 16 | $\mathrm{O}_{6}$ |
| $0_{1} 10$ | 15 | $\mathrm{O}_{5}$ |
| $\mathrm{O}_{2} \mathrm{~L}_{11}$ | 14 | $\mathrm{O}_{4}$ |
| GND 12 | 13 | $\mathrm{O}_{3}$ |



## Selection Guide

|  |  | 7C225-25 | 7C225-30 | 7C225-35 | 7C225-40 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| MaximumSet-Up Time(ns) | 25 | 30 | 35 | 40 |  |
| Maximum Clock to Output (ns) | 12 | 15 | 20 | 25 |  |
| MaximumOperating <br> Current(mA) | Commercial | 90 | 90 |  | 90 |
|  | Military |  | 120 | 120 | 120 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) ......................... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\left.\ldots \ldots \ldots \ldots \ldots \ldots \ldots . . \begin{array}{l}-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\ \text { DC Input Voltage } \ldots \ldots \ldots \ldots \ldots \ldots . . \\ \hline\end{array}\right) .3 .0 \mathrm{~V}$ to +7.0 V
DC Program Voltage (Pins 7, 18, 20)
14.0 V

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | GuaranteedInput Logical LOW Voltage for All Inputs |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage | Note 4 |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ Output Disabled ${ }^{[5]}$ |  | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[6]}$ |  | -20 | $-90$ | mA |
| $\mathrm{I}_{\text {CC }}$ | Power Supply Current | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}[7] \end{aligned}$ | Commercial |  | 90 | mA |
|  |  |  | Military |  | 120 |  |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Supply Voltage |  |  | 13 | 14 | V |
| IPP | ProgrammingSupplyCurrent |  |  |  | 50 | mA |
| $\mathrm{V}_{\mathrm{IHP}}$ | Input HIGH Programming Voltage |  |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 | V |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 10 |
| Cout | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . $>1500 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\quad>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria[ $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Notes:

1. See the Ordering Information sectionforindustrialtemperaturerange specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing.
5. For devices using the synchronous enable, the device must b after applying these voltages to perform this measurement.
6. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
7. Due to the design of the differential cell in this device, $\mathrm{I}_{\mathrm{CC}}$ can only be accurately measured on a programmed array.

## AC Test Loads and Waveforms ${ }^{[4]}$


(a)

(b) High Z Load


## Operating Modes

The CY7C225 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous ( $E_{S}$ ) and asynchronous ( E ) output enables and CLEAR and PRESET inputs.
Upon power-up, the synchronous enable ( $\overline{\mathrm{E}}_{\mathrm{S}}$ ) flip-flop will be in the set condition causing the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$ to be in the OFF or high-impedance state. Data is read by applying the memory location to the address inputs ( $\mathrm{A}_{0}-\mathrm{A}_{8}$ ) and a logic LOW to the enable ( $\overline{\mathrm{E}}_{\mathrm{S}}$ ) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs $\left(\mathrm{O}_{0}-\right.$ $\mathrm{O}_{7}$ ) provided the asynchronous enable ( $\overline{\mathrm{E}}$ ) is also LOW.
The outputs may be disabled at any time by switching the asynchronous enable ( $\overline{\mathrm{E}}$ ) to a logic HIGH , and may be returned to the active state by switching the enable to a logic LOW.
Regardless of the condition of E, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable ( $\mathrm{E}_{S}$ ) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if $E$ is LOW. Following a positive clock edge, the address and syn-
chronous enable inputs are free to change since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the CY7C225 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.
System timing is simplified in that the on-chip edge-triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.
The CY7C225 has buffered asynchronous CLEAR and PRESET input (INIT). The initialize function is useful during power-up and time-out sequences.
Applying a LOW to the PRESET input causes an immediate load of all ones into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). Applying a LOW to the CLEAR input, resets the flip-flops to all zeros. The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\bar{E}$ ) LOW.
When power is applied, the (internal) synchronous enable flipflop will be in a state such that the outputs will be in the high-impedance state. In order to enable the outputs, a clock must occur and the $E_{S}$ input pin must be LOW at least a set-up time prior to the clock LOW-to-HIGH transition. The E input may then be used to enable the outputs.

Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | 7C225-25 |  | 7C225-30 |  | 7C225-35 |  | 7C225-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Clock HIGH | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Valid Output |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {PWC }}$ | Clock Pulse Width | 10 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\bar{E}_{\text {S }}$ Setup to Clock HIGH | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\overline{\mathrm{E}}_{\text {S }}$ Hold from Clock HIGH | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {DB }} \mathrm{t}_{\text {DC }}$ | Delay from $\overline{\text { PRESET }}$ or $\overline{\text { CLEAR }}$ to Valid Output |  | 20 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{RB}} \mathrm{t}_{\mathrm{RC}}$ | $\overline{\text { PRESET }}$ or $\overline{\text { CLEAR }}$ Recovery to Clock HIGH | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {PWB }} \mathrm{t}_{\text {PWC }}$ | $\overline{\text { PRESET }}$ or CLEAR Pulse Width | 15 |  | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{COS}}$ | Valid Output from Clock HIGH ${ }^{[8]}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HzC}}$ | Inactive Output from Clock HIGH ${ }^{[8]}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {DOE }}$ | Valid Output from $\bar{E}$ LOW |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {HzE }}$ | Inactive Output from $\overline{\mathrm{E}} \mathrm{HIGH}$ |  | 20 |  | 20 |  | 25 |  | 30 | ns |

Switching Waveforms ${ }^{[4]}$


Notes:
8. Applies only when the synchronous $\left(\overline{\mathrm{E}}_{\mathrm{S}}\right)$ function is used.

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please
see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{[9]}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | CP | $\overline{\mathbf{E}}_{\mathbf{S}}$ | $\overline{\text { CLR }}$ | $\overline{\mathbf{E}}$ | $\overline{\text { PS }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $A_{7}-A_{0}$ | $\overline{\text { PGM }}$ | $\overline{\overline{\mathbf{V F Y}}}$ | $\mathbf{V P P}$ | $\overline{\mathbf{E}}$ | $\overline{\text { PS }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | X | $\mathrm{V}_{\text {IH }}$ | High Z |
| Output Disable |  | $A_{7}-A_{0}$ | X | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | High Z |
| Clear |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Zeros |
| Preset |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Ones |
| Program |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | VIHP | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $A_{7}-A_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |
| Intelligent Program |  | $A_{7}-A_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Blank Check Ones |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | Ones |
| Blank Check Zeros |  | $A_{7}-A_{0}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | Zeros |

Notes:
6. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.


Figure 1. Programming Pinouts

SEMICONDUCTOR

## Typical DC and AC Characteristics











## Ordering Information ${ }^{[10]}$

| Speed (ns) |  | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {SA }}$ | $\mathrm{t}_{\mathrm{CO}}$ |  |  |  |
| 25 | 12 | CY7C225-25DC | D14 | Commercial |
|  |  | CY7C225-25JC | J64 |  |
|  |  | CY7C225-25LC | L64 |  |
|  |  | CY7C225-25PC | P13 |  |
| 30 | 15 | CY7C225-30DC | D14 | Commercial |
|  |  | CY7C225-30JC | J64 |  |
|  |  | CY7C225-30LC | L64 |  |
|  |  | CY7C225-30PC | P13 |  |
|  |  | CY7C225-30DMB | D14 | Military |
|  |  | CY7C225-30LMB | L64 |  |
| 35 | 20 | CY7C225-35DMB | D14 | Military |
|  |  | CY7C225-35LMB | L64 |  |
| 40 | 25 | CY7C225-40DC | D14 | Commercial |
|  |  | CY7C225-40JC | J64 |  |
|  |  | CY7C225-40LC | L64 |  |
|  |  | CY7C225-40PC | P13 |  |
|  |  | CY7C225-40DMB | D14 | Military |
|  |  | CY7C225-40LMB | L64 |  |

## Notes:

10. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DP}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RP}}$ | $7,8,9,10,11$ |

## SMD Cross Reference

| SMD <br> Number | Suffix | Cypress <br> Number |
| :--- | :--- | :--- |
| $5962-88518$ | 01 LX | CY7C225-30DMB |
| $5962-88518$ | 013 X | CY7C225-30LMB |
| $5962-88518$ | 02 LX | CY7C225-35DMB |
| $5962-88518$ | 023 X | CY7C225-35LMB |
| $5962-88518$ | 03 LX | CY7C225-40DMB |
| $5962-88518$ | 033 X | CY7C225-40LMB |

Document \#: 38-00002-D

## Features

- CMOS for optimum speed/power
- High speed
- 25 ns max set-up
- $\mathbf{1 2}$ ns clock to output
- Low power
- 495 mW (commercial)
-660 mW (military)
- Synchronous and asynchronous output enables
- On-chip edge-triggered registers
- Programmable asynchronous registers (INIT)
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim, 300-mil, 24-pin plastic or hermetic DIP or 28-pin LCC and PLCC
- $\mathbf{5 V} \pm 10 \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 1500V static discharge


## Functional Description

The CY7C235 is a high-performance 1024 word by 8 bit electrically programmable read only memory packaged in a slim 300 -mil plastic or hermetic DIP, 28 -pin leadless chip carrier, or 28 -pin plastic leaded chip carrier. The memory cells utilize proven EPROM floating-gate
technology and byte-wide intelligent programming algorithms.
The CY7C235 replaces bipolar devices pin for pin and offers the advantages of lower power, superior performance, and high programming yield. The EPROM cell requires only 13.5 V for the supervoltage, and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet AC specification limits after customer programming.


| Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . > 1500 V (per MIL-STD-883, Method 3015) |  |
| :---: | :---: |
| Latch-Up Current | $>200 \mathrm{~mA}$ |
| Operating Range |  |


| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 |  | V |
| VOL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{\mathrm{M}}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[4]}$ |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input LogicalLOW Voltage for All Inputs ${ }^{[4]}$ |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage | Note 5 |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ Output Disabled ${ }^{[5]}$ |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[6]}$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current ${ }^{[7]}$ | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} . \end{aligned}$ | Commercial |  | 90 | mA |
|  |  |  | Military |  | 120 |  |
| $\mathrm{V}_{\text {PP }}$ | Programming Supply Voltage |  |  | 13 | 14 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  |  |  | 50 | mA |
| $\mathrm{V}_{\text {IHP }}$ | Input HIGH Programming Voltage |  |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 | V |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |
| Cout |  |  | 10 | pF |

## Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
5. See Introduction to CMOS PROMs in this Data Book for general information on testing.
6. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
7. Due to the design of the differential cell in this device, $I_{\mathrm{CC}}$ can only be accurately measured on a programmed array.

## AC Test Loads and Waveforms ${ }^{[5]}$

(b) High Z Load


Equivalent to: THÉVENIN EQUIVALENT


C235-6

## Operating Modes

The CY7C235 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous ( $\mathrm{E}_{\mathrm{S}}$ ) and asynchronous ( E ) output enables and asynchronous initialization (INIT).
Upon power-up, the synchronous enable ( $\overline{\mathrm{E}}_{S}$ ) flip-flop will be in the set condition causing the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$ to be in the OFF or high-impedance state. Data is read by applying the memory location to the address input ( $\mathrm{A}_{0}-\mathrm{A}_{9}$ ) and a logic LOW to the enable ( $\overline{\mathrm{E}}_{S}$ ) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs ( $\mathrm{O}_{0}-$ $\mathrm{O}_{7}$ ), provided the asynchronous enable ( $\overline{\mathrm{E}}$ ) is also LOW.
The outputs may be disabled at any time by switching the asynchronous enable ( $\overline{\mathrm{E}}$ ) to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.
Regardless of the condition of $\bar{E}$, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable ( $\mathrm{E}_{S}$ ) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if $\bar{E}$ is LOW. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the CY7C235 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.
System timing is simplified in that the on-chip edge-triggered register allows the PROM clock to be derived directly from the sys-
tem clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.
The CY7C235 has an asynchronous initialize input (INIT). The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 1025th 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of 1's and 0's into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).
Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flipflops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( E ) LOW.
When power is applied the (internal) synchronous enable flipflop will be in a state such that the outputs will be in the high-impedance state. In order to enable the outputs, a clock must occur and the $\mathrm{E}_{\mathrm{S}}$ input pin must be LOW at least a set-up time prior to the clock LOW-to-HIGH transition. The $\overline{\mathrm{E}}$ input may then be used to enable the outputs.
When the asynchronous initialize input, $\overline{\text { INIT, }}$, $\operatorname{LOW}$, the data in the initialize byte will be asynchronously loaded into the output register. It will not, however, appear on the output pins until they are enabled, as described in the preceding paragraph.

Switching Characteristics Over Operating Range ${ }^{[3,5]}$

| Parameters | Description | 7C235-25 |  | 7C235-30 |  | 7C235-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Clock HIGH | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Valid Output |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PWC }}$ | Clock Pulse Width | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\mathrm{E}_{\text {S }}$ Set-Up to Clock HIGH | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\bar{E}_{S}$ Hold from Clock HIGH | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {DI }}$ | Delay from $\overline{\text { INIT }}$ to Valid Output |  | 25 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | INIT Recovery to Clock HIGH | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {PWI }}$ | INIT Pulse Width | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}^{\text {cos }}$ | Inactive to Valid Output from Clock HIGH ${ }^{[8]}$ |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZC}}$ | Inactive Output from Clock HIGH ${ }^{[8]}$ |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | Valid Output from E LOW |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {HZE }}$ | Inactive Output from E E IGH |  | 20 |  | 20 |  | 25 | ns |

Notes:
8. Applies only when the synchronous $\left(\bar{E}_{S}\right)$ function is used.

## Switching Waveforms ${ }^{[5]}$



## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please
see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{[9]}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | CP | $\overline{\mathbf{E}}_{\mathbf{S}}$ | $\overline{\mathbf{E}}$ | $\overline{\text { INTT }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\overline{\mathbf{E}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | High Z |
| Output Disable |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | X | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IH }}$ | High Z |
| Initialize |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | X | X | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | Init Byte |
| Program |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | V IHP | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | V IHP | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | High Z |
| Intelligent Program |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Initialize Byte |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Blank Check Ones |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | Ones |
| Blank Check Zeros |  | $\mathrm{A}_{0}, \mathrm{~A}_{3}-\mathrm{A}_{9}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | VPP | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | Zeros |

Notes:
9. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.


Figure 1. Programming Pinouts

## Typical DC and AC Characteristics








TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING



Ordering Information ${ }^{[10]}$

| Speed (ns) |  | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {SA }}$ | tco |  |  |  |
| 25 | 12 | CY7C235-25DC | D14 | Commercial |
|  |  | CY7C235-25JC | J64 |  |
|  |  | CY7C235-25PC | P13 |  |
| 30 | 15 | CY7C235-30DC | D14 |  |
|  |  | CY7C235-30JC | J64 |  |
|  |  | CY7C235-30PC | P13 |  |
|  |  | CY7C235-30DMB | D14 | Military |
|  |  | CY7C235-30KMB | K73 |  |
|  |  | CY7C235-30LMB | L64 |  |
| 40 | 20 | CY7C235-40DC | D14 | Commercial |
|  |  | CY7C235-40JC | J64 |  |
|  |  | CY7C235-40PC | P13 |  |
|  |  | CY7C235-40DMB | D14 | Military |
|  |  | CY7C235-40KMB | K73 |  |
|  |  | CY7C235-40LMB | L64 |  |

Notes:
10. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |

SMD Cross Reference

| SMD <br> Number | Suffix | Cypress <br> Number |
| :---: | :---: | :---: |
| $5962-88636$ | 01 KX | CY7C235-40KMB |
| $5962-88636$ | 01 LX | CY7C235-40DMB |
| $5962-88636$ | 013 X | CY7C235-40LMB |
| $5962-88636$ | 02 KX | CY7C235-30KMB |
| $5962-88636$ | 02 LX | CY7C235-30DMB |
| $5962-88636$ | $023 X$ | CY7C235-30LMB |

Document \#: 38-00003-D


This is an abbreviated datasheet. Contact a Cypress representative for complete specifications.

## Reprogrammable $2048 \times 8$ Registered PROM

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 25 ns max set-up
- 12 ns clock to output
- Low power
-330 mW (commercial) for $\mathbf{- 3 5} \mathbf{n s}$, $-45 \mathrm{~ns}$
-660 mW (military)
- Programmable synchronous or asynchronous output enable
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim, 300-mil, 24-pin plastic or hermetic DIP
- $\mathbf{5 V} \pm 10 \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000V static discharge


## Product Characteristics

The CY7C245 is a high-performance 2048 -word by 8 -bit electrically programmable read only memory packaged in a slim 300-mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C245 replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance, and high programming yield. The EPROM cell requires only 13.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow each memory location to be tested $100 \%$ because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.
The CY7C245 has an asynchronous initialize function (INIT). This function acts as a 2049th 8 -bit word loaded into the onchip register. It is user programmable with any desired word, or may be used as a PRESET or CLEAR function on the outputs.

Logic Block Diagram


## Pin Configurations




## Selection Guide

|  |  |  | 7C245-25 | 7C245-35 | 7C245-45 |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Maximum Set-up Time (ns) |  |  | 25 | 35 | 40 |
| Maximum Clock to Output (ns) |  | 12 | 15 | 25 |  |
| Maximum Operating <br> Current (mA) | STD | Commercial | 90 | 90 | 90 |
|  |  |  | 120 | 120 |  |
|  | L | Commercial |  | 60 | 60 |

## Reprogrammable 2048 x 8 Registered PROM

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 15 ns max set-up
- 10 ns clock to output
- Low power
- $\mathbf{3 3 0} \mathbf{~ m W}$ (commercial) for $\mathbf{- 3 5} \mathbf{n s}$
- 660 mW (military)
- Programmable synchronous or asynchronous output enable
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim, 300-mil, 24-pin plastic or hermetic DIP
- $\mathbf{5 V} \pm \mathbf{1 0 \%}$ VCC, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000V static discharge


## Functional Description

The CY7C245A is a high-performance 2048 -word by 8 -bit electrically programmable read only memory packaged in a slim 300 -mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C245A replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 12.5 V for the supervoltage, and low current requirements allow gang programming. The EPROM cells allow each memory location to be tested $100 \%$, because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet $A C$ specification limits.
The CY7C245A has an asynchronous initialize function (INIT). This function acts as a 2049th 8 -bit word loaded into the onchip register. It is user programmable with any desired word, or may be used as a PRESET or CLEAR function on the outputs.

## Logic Block Diagram

Pin Configurations




## Selection Guide

|  |  |  | 7C245A-15 | 7C245A-18 | 7C245A-25 | $\begin{array}{\|l} 7 \mathrm{CC} 245 \mathrm{~A}-35 \\ 7 \mathrm{C} 245 \mathrm{AL}-35 \end{array}$ | $\begin{aligned} & \text { 7C245A-45 } \\ & \text { 7C245AL-45 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Set-Up Time (ns) |  |  | 15 | 18 | 25 | 35 | 45 |
| Maximum Clock to Output (ns) |  |  | 10 | 12 | 12 | 15 | 25 |
| $\begin{aligned} & \text { Maximum Operating } \\ & \text { Current (mA) } \end{aligned}$ | Standard | Commercial | 120 | 120 | 90 | 90 | 90 |
|  |  | Military |  | 120 | 120 | 120 | 120 |
|  | L | Commercial |  |  |  | 60 | 60 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) . . . . . . . . . . . . .
DC Voltage Applied to Outputs
in High Z State .

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

-0.5 V to +7.0 V

DC Program Voltage (Pins 7, 18, 20)
-3.0 V to +7.0 V

UVErasure
$7258 \mathrm{Wsec} / \mathrm{cm}^{2}$

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing.
5. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
6. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## AC Test Loads and Waveforms ${ }^{[3,4]}$




(a)
(b) High Z Load

Equivalent to: THÉVENIN EQUUALENT

$$
\text { OUTPUT } 0 \text { - } \mathrm{O}_{2} .0 \mathrm{~V}
$$

C245A-6
Switching Characteristics Over Operating Range ${ }^{[3,4]}$

| Parameters | Description | 7C245A-15 |  | 7C245A-18 |  | 7C245A-25 |  | 7C245A-35 |  | 7C245A-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {t }}$ S | Address Set-Up to Clock HIGH | 15 |  | 18 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Valid Output |  | 10 |  | 12 |  | 12 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {PWC }}$ | Clock Pulse Width | 10 |  | 12 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\mathrm{E}_{\text {S }}$ Set-Up to Clock HIGH | 10 |  | 10 |  | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\bar{E}_{\text {S }}$ Hold from Clock HIGH | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {DI }}$ | Delay from INIT to Valid Output |  | 15 |  | 20 |  | 20 |  | 20 |  | 35 | ns |
| $\mathrm{t}_{\text {RI }}$ | INIT Recovery to Clock HIGH | 10 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {PWI }}$ | INIT Pulse Width | 10 |  | 15 |  | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {cos }}$ | Valid Output from Clock HIGH ${ }^{[7]}$ |  | 15 |  | 15 |  | 15 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HzC}}$ | InactiveOutputfromClockHIGH ${ }^{[8]}$ |  | 15 |  | 15 |  | 15 |  | 20 |  | 30 | ns |
| $t_{\text {doe }}$ | Valid Output from $\bar{E}$ LOW ${ }^{[8]}$ |  | 12 |  | 15 |  | 15 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HZE}}$ | Inactive Output from $\overline{\mathrm{E}}$ HIGH ${ }^{[8]}$ |  | 15 |  | 15 |  | 15 |  | 20 |  | 30 | ns |

Notes:
7. Applies only when the synchronous $\left(\bar{E}_{S}\right)$ function is used.

## Operating Modes

The CY7C245A is a CMOS electrically programmable read only memory organized as 2048 words $\times 8$ bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245A incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous ( $\mathrm{E}_{S}$ ) or asynchronous ( E ) output enable and asynchronous initialization (INIT).
Upon power-up the state of the outputs will depend on the programmed state of the enable function ( $\bar{E}_{S}$ or $\bar{E}$ ). If the synchronous enable ( $\mathrm{E}_{\mathrm{S}}$ ) has been programmed, the register will be in the set condition causing the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$ to be in the OFF or high-impedance state. If the asynchronous enable $(\overline{\mathrm{E}})$ is being used, the outputs will come up in the OFF or high-impedance state only if the enable ( $\overline{\mathrm{E}}$ ) input is at a HIGH logic level. Data is read by applying the memory location to the address inputs ( $\mathrm{A}_{0}$ $-A_{10}$ ) and a logic LOW to the enable input. The stored data is accessed and loaded into the master flip-flops of the data register
8. Applies only when the asynchronous (E) function is used.
during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.
If the asynchronous enable $(\mathrm{E})$ is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.
If the synchronous enable ( $\mathrm{E}_{\mathrm{S}}$ ) is being used, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the CY7C245A decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

## Operating Modes (continued)

System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.
The CY7C245A has an asynchronous initialize input (INIT). The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated, the initialize control input causes the contents of a user-programmed 2049th 8 -bit word to be loaded into the on-chip regis-

## Switching Waveforms ${ }^{[4]}$

ter. Each bit is programmable and the initialize function can be used to load any desired combination of 1's and 0's into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).
Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flipflops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.


## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C245A. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 30 to 35 minutes. The 7C245A needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of
this section. Programming algorithms can be obtained from any Cypress representative.

## Bit Map Data

| Programmer Address |  |  |
| :---: | :---: | :---: |
| Decimal | Hex |  |
| RAM Data Contents |  |  |
| 0 | 0 | DATA |
| $\cdot$ | $\cdot$ | $\vdots$ |
| $\cdot$ | $\cdot$ | $\vdots$ |
| 2047 | 7 FF | DATA |
| 2048 | 800 | INIT BYTE |
| 2049 | 801 | CONTROL BYTE |

Control Byte
00 Asynchronous output enable (default state)
01 Synchronous output enable

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{[9]}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | A3 | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | CP | $\overline{\mathbf{E}}, \overline{\mathbf{E}}_{\mathbf{S}}$ | $\overline{\text { INIT }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\overline{\text { PGM }}$ | $\overline{\mathbf{V F Y}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\mathrm{D}_{7}-\mathrm{D}_{\mathbf{0}}$ |
| Read |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }} / \mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | High Z |
| Initialize |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Init. Byte |
| Program |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | VPP | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | High Z |
| Intelligent Program |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{P P}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Synchronous Enable |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | V IHP | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | High Z |
| Program Initialization Byte |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Blank Check Zeros |  | $\mathrm{A}_{10}-\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}-\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | Zeros |

Note:
9. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}}+5 \%$.


Figure 1. Programming Pinouts

## Typical DC and AC Characteristics




TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE


Ordering Information ${ }^{[10]}$

| Speed (ns) |  | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \\ \hline \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SA }}$ | $\mathrm{t}_{\mathbf{C O}}$ |  |  |  |  |
| 15 | 10 | 120 | CY7C245A-15JC | J64 | Commercial |
|  |  |  | CY7C245A-15PC | P13 |  |
|  |  |  | CY7C245A-15WC | W14 |  |
| 18 | 12 | 120 | CY7C245A-18JC | J64 | Commercial |
|  |  |  | CY7C245A-18PC | P13 |  |
|  |  |  | CY7C245A-18WC | W14 |  |
|  |  |  | CY7C245A-18DMB | D14 | Military |
|  |  |  | CY7C245A-18LMB | L64 |  |
|  |  |  | CY7C245A-18QMB | Q64 |  |
|  |  |  | CY7C245A-18TMB | T73 |  |
|  |  |  | CY7C245A-18WMB | W14 |  |
| 25 | 15 | 90 | CY7C245A-25JC | J64 | Commercial |
|  |  |  | CY7C245A-25PC | P13 |  |
|  |  |  | CY7C245A-25SC | S13 |  |
|  |  |  | CY7C245A-25WC | W14 |  |
|  |  | 120 | CY7C245A-25DMB | D14 | Military |
|  |  |  | CY7C245A-25LMB | L64 |  |
|  |  |  | CY7C245A-25QMB | Q64 |  |
|  |  |  | CY7C245A-25TMB | T73 |  |
|  |  |  | CY7C245A-25WMB | W14 |  |
| 35 | 20 | 60 | CY7C245AL-35PC | P13 | Commercial |
|  |  |  | CY7C245AL-35WC | W14 |  |
|  |  | 90 | CY7C245A-35JC | J64 |  |
|  |  |  | CY7C245A-35PC | P13 |  |
|  |  |  | CY7C245A-35SC | S13 |  |
|  |  |  | CY7C245A-35WC | W14 |  |
|  |  | 120 | CY7C245A-35DMB | D14 | Military |
|  |  |  | CY7C245A-35LMB | L64 |  |
|  |  |  | CY7C245A-35QMB | Q64 |  |
|  |  |  | CY7C245A-35TMB | T73 |  |
|  |  |  | CY7C245A-35WMB | W14 |  |
| 45 | 25 | 60 | CY7C245A-45JC | J64 | Commercial |
|  |  |  | CY7C245A-45PC | P13 |  |
|  |  | 90 | CY7C245A-45JC | J64 |  |
|  |  |  | CY7C245A-45PC | P13 |  |
|  |  |  | CY7C245A-45SC | S13 |  |
|  |  |  | CY7C245A-45WC | W14 |  |
|  |  | 120 | CY7C245A-45DMB | D14 | Military |
|  |  |  | CY7C245A-45LMB | L64 |  |
|  |  |  | CY7C245A-45QMB | Q64 |  |
|  |  |  | CY7C245A-25TMB | T73 |  |
|  |  |  | CY7C245A-25WMB | W14 |  |

Note:
10. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |

## SMD Cross Reference

| SMD <br> Number | Suffix | Cypress <br> Number |
| :--- | :--- | :--- |
| $5962-88735$ | 01 KX | CY7C245A-45KMB |
| $5962-88735$ | 01 LX | CY7C245A-45DMB |
| $5962-88735$ | 013 X | CY7C245A-45LMB |
| $5962-88735$ | 02 KX | CY7C245A-35KMB |
| $5962-88735$ | 02 LX | CY7C245A-35DMB |
| $5962-88735$ | 023 X | CY7C245A-35LMB |
| $5962-88735$ | 03 KX | CY7C245A-35KMB |
| $5962-88735$ | 03 LX | CY7C245A-35DMB |
| $5962-88735$ | 033 X | CY7C245A-25LMB |
| $5962-88735$ | 04 KX | CY7C245A-25KMB |
| $5962-88735$ | 04 LX | CY7C245A-25DMB |
| $5962-88735$ | $043 X$ | CY7C245A-25LMB |
| $5962-87529$ | 01 KX | CY7C245A-45TMB |
| $5962-87529$ | 01 LX | CY7C245A-45WMB |
| $5962-87529$ | $013 X$ | CY7C245A-45QMB |
| $5962-87529$ | 02 KX | CY7C245A-35TMB |
| $5962-87529$ | 02 LX | CY7C245A-35WMB |
| $5962-87529$ | $023 X$ | CY7C245A-35QMB |

Document \#: 38-00074-D Switched and Reprogrammable

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
- 45 ns
- Low power
-550 mW (commercial)
-660 mW (military)
- Super low standby power (7C251)
-Less than 165 mW when deselected
-Fast access: 50 ns
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim 300-mil or standard $\mathbf{6 0 0}$-mil packaging available
- $\mathbf{5 V} \pm \mathbf{1 0 \%}$ VCC, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding $\mathbf{>} \mathbf{2 0 0 1 V}$ static discharge


## Functional Description

The CY7C251 and CY7C254 are highperformance 16,384 -word by 8 -bit CMOS PROMs. When deselected, the CY7C251 automatically powers down into a lowpower stand-by mode. It is packaged in a 300 -mil-wide package. The 7C254 is packaged in a 600 -mil-wide package and does not power down when deselected. The 7C251 and 7C254 are available in reprogrammable packages equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C251 and CY7C254 are plug-in replacements for bipolar devices and offer the advantages of lower power, superior performance, and high programming yield. The EPROM cell requires only 12.5 V for the super voltage, and low current requirements allow for gang programming. The EPROM cells allow each memory location to be tested $100 \%$ because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming, the product will meet $D C$ and $A C$ specification limits.
Reading is accomplished by placing all four chip selects in their active states. The contents of the memory location addressed by the address lines $\left(A_{0}-A_{13}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.


## Selection Guide

|  |  | 7C251-45,7C254-45 | 7C251-55,7C254-55 | 7C251-65, 7C254-65 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 45 | 55 | 65 |  |
| Maximum Operating <br> Current (mA) | Commercial | 100 | 100 | 100 |
|  | Military | 120 | 120 | 120 |
| Standby Current (mA) <br> (7C251 only) | Commercial | 30 | 30 | 30 |
|  | Military | 35 | 35 | 35 |

## Maximum Ratings

| (Abovewhich the useful life may be impaired. Foruserguidelines, not tested.) |  |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Temperaturewith Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential <br> (Pin 28 to Pin 14) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -3.0 V to +7.0 V |
| DC Program Voltage (Pin 22) | 13.5 V |

Static Discharge Voltage ............................. $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $\quad>200 \mathrm{~mA}$
UVExposure . . . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm ${ }^{2}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{3,4]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. Contact a Cypress representative regarding industrial temperature range specification.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.


Equivalent to: THÉVENIN EQUIVALENT


C251-6
Switching Characteristics Over the Operating Range ${ }^{2}$, 4]

| Parameters | Description | $\begin{aligned} & \text { 7C251-45 } \\ & 7 \mathrm{C} 254-45 \end{aligned}$ |  | $\begin{aligned} & \text { 7C251-55 } \\ & 7 \mathrm{C} 254-55 \end{aligned}$ |  | $\begin{aligned} & \text { 7C251-65 } \\ & 7 \mathrm{C} 254-65 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 45 |  | 55 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{HZCS} 1}$ | Chip Select Inactive to High Z ${ }^{[6]}$ |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HZCS} 2}$ | Chip Select Inactive to High Z (7C251, $\overline{\mathrm{CS}}_{1}$ Only) |  | 50 |  | 60 |  | 70 | ns |
| $\mathrm{t}_{\text {ACS1 }}$ | Chip Select Active to Output Valid ${ }^{[6]}$ |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ACS } 2}$ | Chip Select Active to Output Valid (7C251, $\overline{\mathrm{CS}}_{1}$ Only) |  | 50 |  | 60 |  | 70 | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Select Active to Power Up (7C251) | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Select Inactive to Power Down (7C251) ${ }^{[7]}$ |  | 50 |  | 60 |  | 70 | ns |

Switching Waveform ${ }^{[4,7]}$


Notes:
6. $t_{\text {HZCS1 }}$ and $\mathrm{t}_{\mathrm{ACS} 1}$ refers to 7C254 (all chip selects); and 7C251 ( $\overline{\mathrm{CS}}_{2}$, $\mathrm{CS}_{3}$ and $\overline{\mathrm{CS}}_{4}$ only).

CY7C251
CY7C254

## Erasure Characteristics

Wavelengths of light less than 4000 angstroms begin to erase the 7C251 and 7C254 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity $x$ exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a 12 $\mathrm{mW} / \mathrm{cm}^{2}$ power rating, the exposure time would be approximately 35 minutes. The 7C251 or 7C254 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Blankcheck

Blankcheck is accomplished by performing a verify cycle (VFY toggles on each address), sequencing through all memory address locations, where all the data read will be zeros.

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{[8]}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | $\mathrm{CS}_{4}$ | $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\mathrm{CS}_{1}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | NA | $\overline{\text { VFY }}$ | $\mathrm{V}_{\text {PP }}$ | $\overline{\text { PGM }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | X | X | X | $\mathrm{V}_{\mathrm{IH}}$ | High Z |
| Output Disable |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | X | X | $\mathrm{V}_{\text {IH }}$ | X | High Z |
| Output Disable |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IL }}$ | X | X | High Z |
| Output Disable |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IH }}$ | X | X | X | High Z |
| Program |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |
| Blank Check |  | $\mathrm{A}_{13}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |

Notes:
8. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.


Figure 1. Programming Pinout

## Typical DC and AC Characteristics









## Ordering Information ${ }^{[9]}$

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 45 | CY7C251-45DC | D22 | Commercial |
|  | CY7C251-45PC | P21 |  |
|  | CY7C251-45WC | W22 |  |
|  | CY7C251-45DMB | D22 | Military |
|  | CY7C251-45WMB | W22 |  |
| 55 | CY7C251-55DC | D22 | Commercial |
|  | CY7C251-55PC | P21 |  |
|  | CY7C251-55WC | W22 |  |
|  | CY7C251-55DMB | D22 | Military |
|  | CY7C251-55LMB | L55 |  |
|  | CY7C251-55QMB | Q55 |  |
|  | CY7C251-55WMB | W22 |  |
| 65 | CY7C251-65DC | D22 | Commercial |
|  | CY7C251-65PC | P21 |  |
|  | CY7C251-65WC | W22 |  |
|  | CY7C251-65DMB | D22 | Military |
|  | CY7C251-65LMB | L55 |  |
|  | CY7C251-65QMB | Q55 |  |
|  | CY7C251-65WMB | W22 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 45 | CY7C254-45DC | D16 | Commercial |
|  | CY7C254-45PC | P15 |  |
|  | CY7C254-45WC | W16 |  |
|  | CY7C254-45DMB | D16 | Military |
|  | CY7C254-45WMB | W16 |  |
| 55 | CY7C254-55DC | D16 | Commercial |
|  | CY7C254-55PC | P15 |  |
|  | CY7C254-55WC | W16 |  |
|  | CY7C254-55DMB | D16 | Military |
|  | CY7C254-55LMB | L55 |  |
|  | CY7C254-55QMB | Q55 |  |
|  | CY7C254-55WMB | W16 |  |
| 65 | CY7C254-65DC | D16 | Commercial |
|  | CY7C254-65PC | P15 |  |
|  | CY7C254-65WC | W16 |  |
|  | CY7C254-65DMB | D16 | Military |
|  | CY7C254-65LMB | L55 |  |
|  | CY7C254-65QMB | Q55 |  |
|  | CY7C254-65WMB | W16 |  |

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[10]}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[11]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[10]}$ | $7,8,9,10,11$ |

SMD Cross Reference

| SMD <br> Number | Suffix | Cypress <br> Number |
| :--- | :---: | :--- |
| $5962-8953701$ | YX | CY7C251-65WMB |
| $5962-8953701$ | ZX | CY7C251-65TMB |
| $5962-8953701$ | VX | CY7C251-65QMB |
| $5962-8953702$ | YX | CY7C251-55WMB |
| $5962-8953702$ | ZX | CY7C251-55TMB |
| $5962-8953702$ | VX | CY7C251-55QMB |
| $5962-8953801$ | XX | CY7C254-65WMB |
| $5962-8953801$ | ZX | CY7C254-65TMB |
| $5962-8953801$ | VX | CY7C254-65QMB |
| $5962-8953802$ | XX | CY7C254-55WMB |
| $5962-8953802$ | ZX | CY7C254-55TMB |
| $5962-8953802$ | VX | CY7C254-55QMB |

## Notes:

9. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.
10. 7 C 251 ( $\mathrm{CS}_{1}$ only).
11. 7C254 and 7C251 ( $\overline{\mathrm{CS}}_{2}, \mathrm{CS}_{3}$ and $\overline{\mathrm{CS}}_{4}$ only).

Document \#: 38-00056-F

CY7C258

## 2K x 16 Reprogrammable State Machine PROM

## Features

- High speed: $83-\mathrm{MHz}$ operation
$-\mathrm{t}_{\mathrm{CP}}=12 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{CKO}}=9 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{AS}}=3 \mathrm{~ns}$
- 16-bit-wide state word
- Optimum speed/ power
- Individually bypassable input and output registers
- Individually programmable address/ feedback muxes
- Synchronous and asynchronous chip select
- Synchronous and asynchronous INIT and programmable initialize word
- 16 outputs (CY7C259)
- Software support
- CY7C258 available in 28-pin, 300-mil plastic and ceramic DIP, LCC, PLCC
- CY7C259 available in 44-pin LCC and PLCC
- Reprogrammable in windowed packages
- Capable of withstanding greater than 2001V static discharge


## Functional Description

The CY7C258 and CY7C259 are $2 \mathrm{~K} \times 16$ CMOS PROMS specifically designed for use in state machine applications.
State machines are one of the most common applications for registered PROMs. The CY7C258 and CY7C259 feature internal state feedback and a variety of programmable features to support $83-\mathrm{MHz}$ state machines with as many as 2,048 distinct states.

It is easy to use a PROM as a state machine. Each array location contains output data as well as information fed back to select the next state. Note that a PROM is only limited by the number of array inputs. If a given state machine can be implemented in the number of inputs/feedbacks available (11 on the CY7C258/259), then it will always fit in the device. No software minimization is required.
Among the programmable features of the CY7C258/CY7C259 are individually bypassable input and output registers. The registers run off the same clock for pipeline capability. Each individual register can be programmed to capture data at the rising edge of the clock or to be transparent.

The registers at the inputs are useful for signals that require short set-up times ( $\mathrm{t}_{\mathrm{AS}}=3 \mathrm{~ns}$ ). The input register does in-tro- duce a cycle of latency, however. For signals that directly affect the next state of the machine, each input register can be bypassed. Note that the cycle time remains the same ( $12-\mathrm{ns}$ min.), even if the inputs are bypassed.
Registers at the output are used to hold both state information and output data. These registers are also bypassable for maximum flexibility. Occasionally, an individual output cannot wait for the next clock edge. These outputs are sometimes called Mealy outputs, and can be created by bypassing the appropriate output register.
Since the CY7C258 and CY7C259 contain a 2 K array, they each require 11 in puts. Each of these inputs can come from an input pin or from internal output register feedback. Eleven individually programmable address muxes allow the user to select the ratio of pin input and state feedback.
These devices have both an asynchronous output ( $\overline{\mathrm{OE} \text { ) and a synchronous chip se- }}$ lect (CS). The CS input is polarity

Logic Block Diagram


Pin Configurations


## Functional Description (continued)

programmable and registered twice. Each of the CS registers can be bypassed in the same manner as the address input and output registers.
A separately controllable INIT input is included for user resets. If INIT is sampled LOW on the rising edge of CLK, the user programmable initialization word will appear at the outputs after the next CLK cycle. Each of the INIT registers can be bypassed in the same manner as the address input and output registers.
The difference between the CY7C258 and CY7C259 is in the packaging. The CY7C258 has three different types of outputs. $\mathrm{D}_{4}$ $-D_{0}$ are dedicated outputs that do not feed back to the input registers. $\mathrm{D}_{5}-\mathrm{D}_{7}$ appear on the outputs and are fed back to the input muxes. Finally, $\mathrm{D}_{8}-\mathrm{D}_{15}$ are dedicated feedback lines that do not appear at the external outputs. The dedicated feedback allows the CY7C258 to be packaged in 28-pin packages. The CY7C258 is available in 28-pin LCC, PLCC, and slim 300 -mil DIP packages.

On the CY7C259, all 16 array outputs are available at the pins. Outputs $D_{4}-D_{0}$ remain as dedicated outputs while $D_{5}-D_{15}$ appear at the pins and are also fed back to the input muxes. This organization allows the user maximum flexibility in selecting the ratio of outputs to state feedback. The availability of state information at pins also improves testability. The CY7C259 is packaged in 44-pin LCC and PLCC packages.
To make it easier to use the CY7C258 and CY7C259, the devices are supported in the Cypress PLD Toolkit, including the waveform simulator. Several third-party programmers also feature support for PROMs as state machines, including Data I/O (ABEL) and ISDATA (LOG/iC).
The CY7C258 and CY7C259 offer the advantage of low power, superior performance, and programming yield. The EPROM cells allow for each memory location to be $100 \%$ tested, with each location being written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and AC specification limits after customer programming.

Pin Configurations (continued)


C258-3


Selection Guide

|  | Commercial |  |  | Military |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 n\% | 15 ns | 18 ns | 15.18 | 18 ns | 25 ns |  |
| Minimum Cycle Time | 12 | 15 | 18 | 15 | 18 | 25 | ns |
| Registered Input Set-Up/Hold ${ }^{[1]}$ |  | $\begin{gathered} \hline 4 / 4 \text { or } \\ 8 / 1 \end{gathered}$ | $\begin{gathered} 5 / 5 \text { or } \\ 9 / 2 \end{gathered}$ | $\begin{aligned} & 44 \text { or } \\ & \text { sir. } \end{aligned}$ | $\begin{gathered} 5 / 5 \text { or } \\ 9 / 2 \end{gathered}$ | $\begin{gathered} \hline 6 / 6 \text { or } \\ 10 / 3 \end{gathered}$ | ns |
| Bypassed Input Set-Up/Hold | 12\% | 15/0 | 18/0 | 15\%\% | 18/0 | 25/0 | ns |
| Clock-to-Output | 9 | 11 | 13 | 11 | 13 | 15 | ns |
| Maximum Operating Current | ITS | 175 | 175 | 200 | 200 | 200 | mA |

Shaded area contains advanced information.
Notes:

1. This parameter is programmable.

SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. For userguidelines, nottested.)

Storage Temperature................$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) ........................ $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage ......................... -3.0 V to +7.0 V
DC Program Voltage
13.0 V

Static Discharge Voltage .............................. $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$ UV Exposure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm ${ }^{2}$

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria $[2]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[4,5,6]}$

| Parameter | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | Commercial |  | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}$ | Military |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | GuaranteedInput Logical HIGH Voltage forall Inputs |  | 2.0 | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$, Output Disabled |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[7]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | MaximumOperatingCurrent | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Commercial |  | 175 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Military |  | 200 | mA |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

2. Contact a Cypress representative for industrial temperature range specification.
3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.
5. See Introduction to CMOS PROMs in this Data Book for general information on testing.
6. Data for 12 -ns Commercial and $15-\mathrm{ns}$ Military is advanced information.
7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## AC Test Loads and Waveforms ${ }^{[4]}$


(a)
5000



Equivalent to: THEVENIN EQUIVALENT
$200 \Omega$

2.0 V
(1.9V Mil)

Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | Commercial |  |  |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 12 ns |  | 15 ns |  | 18 ns |  | 15 ns |  | 18 ns |  | 25 ns |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CP}}$ | Clock Period | 12 |  | 15 |  | 18 |  | 15 |  | 18 |  | 25 |  | ns |
| ${ }^{\text {t }}$ CH | Clock HIGH | 5 |  | 6.5 |  | 8 |  | 6.5 |  | 8 |  | 11.5 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 5 |  | 6.5 |  | 8 |  | 6.5 |  | 8 |  | 11.5 |  | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-Up to CLK | 3/7 |  | 4/8 |  | 5/9 |  | 4/8 |  | 5/9 |  | 6/10 |  | ns |
| $\mathrm{t}_{\text {AH }}$ | Address hold from CLK | 3/0 |  | 4/1 |  | 5/2 |  | 4/1 |  | 5/2 |  | 6/3 |  | ns |
| ${ }^{\text {t }}$ ABS | Address Set-Up to CLK with Input Bypassed | 12 |  | 15 |  | 18 |  | 15 |  | 18 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{ABH}}$ | Address Hold from CLK with Input Bypassed | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ CSS | Chip Select Sct-Up to CLK | 3/7 |  | 4/8 |  | 5/9 |  | 4/8 |  | 5/9 |  | 6/10 |  | ns |
| ${ }^{\text {t }}$ CSH | Chip Select Hold from CLK | 3/0 |  | 4/1 |  | 5/2 |  | 4/1 |  | 5/2 |  | 6/3 |  | ns |
| $\mathrm{t}_{\text {CKO }}$ | CLK to Data Valid |  | 9 |  | 11 |  | 13 |  | 11 |  | 13 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold From CLK | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t COV }}$ | CLK to Output Valid ${ }^{[7]}$ |  | 9 |  | 11 |  | 13 |  | 11 |  | 13 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{COZ}}$ | CLK to High Z Output ${ }^{8]}$ |  | 9 |  | 11 |  | 13 |  | 11 |  | 13 |  | 15 | ns |
| ${ }^{\text {t }}$ CSV | CS to Output Valid with Input Bypassed ${ }^{[8]}$ |  | 12 |  | 15 |  | 18 |  | 15 |  | 18 |  | 21 | ns |
| $\mathrm{t}_{\text {CSZ }}$ | CS to High Z Output with Input Bypassed [8] |  | 12 |  | 15 |  | 18 |  | 15 |  | 18 |  | 21 | ns |
| toev | $\overline{\mathrm{OE}}$ to Output Valid ${ }^{[7]}$ |  | 9 |  | 11 |  | 13 |  | 11 |  | 13 |  | 15 | ns |
| toez | $\overline{\mathrm{OE}}$ to High Z Output ${ }^{[8]}$ |  | 9 |  | 11 |  | 13 |  | 11 |  | 13 |  | 15 | ns |
| $\mathrm{t}_{\text {IS }}$ | $\overline{\text { INIT Set-Up to CLK }}$ | 3/7 |  | 4/8 |  | 5/9 |  | 4/8 |  | 5/9 |  | 6/10 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | $\overline{\text { INIT Hold from CLK }}$ | 3/0 |  | 4/1 |  | 5/2 |  | 4/1 |  | 5/2 |  | 6/3 |  | ns |
| $\mathrm{t}_{\text {IBS }}$ | $\overline{\text { INIT }}$ Set-Up to CLK with Input Bypassed | 12 |  | 15 |  | 18 |  | 15 |  | 18 |  | 25 |  | ns |
| ${ }^{\text {tibH }}$ | $\overline{\text { INIT }}$ Hold from CLK with Input Bypassed | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay with Input and Output Bypassed |  | 18 |  | 21 |  | 25 |  | 21 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {ICO }}$ | CLK to Output Valid with Output Bypassed |  | 18 |  | 21 |  | 25 |  | 21 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {IW }}$ | $\begin{array}{\|l} \hline \begin{array}{l} \text { Asynchronous } \overline{\text { NIT }} \\ \text { Pulse Width } \end{array} \\ \hline \end{array}$ | 12 |  | 15 |  | 18 |  | 15 |  | 18 |  | 25 |  | ns |
| ${ }^{\text {tiDV }}$ | AsynchronousinIT to Data Valid |  | 12 |  | 15 |  | 18 |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ICR}}$ | Asynchronous $\overline{\text { INIT }}$ Recovery to Clock | 12 |  | 15 |  | 18 |  | 15 |  | 18 |  | 25 |  | ns |

Shaded area contains advanced information.
Notes:
8. See Output Waveform-McasurementLevel

Output Waveform-Measurement Level

| High Z <br> Output | $\mathrm{V}_{\mathrm{OH}}$ |
| :--- | :--- | :--- | :--- |

## Switching Waveforms

Registered Input and Output (combined with $\overline{\text { INIT }}$ )


Bypassed Address and INIT Registers


Asynchronous $\overline{\mathrm{INIT}}$ and $\overline{\mathrm{OE}}$


## Switching Waveforms

Single- and Double-Registered Chip Select


Bypassed Output Register ${ }^{[9]}$


C258-12
Bypassed Input and Output Register (CS and Address)


Note:
9. $\overline{\mathrm{INIT}}$ only sets output register even though register is bypassed (for feedback purposes).

Mode Table

| Mode | $\underset{\text { (7C258-CLK) }}{\text { LAT }}$ | $\frac{\mathrm{VPP}}{(\mathrm{INIT})}$ | $\begin{aligned} & \overline{\overline{\text { PGM }}} \\ & (\mathbf{C S}) \end{aligned}$ | $\overline{\overline{\mathbf{V F Y}}} \overline{(\overline{\mathbf{O E}})}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}(259) \\ & \mathrm{D}_{0}-\mathrm{D}_{7}(258) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Latch High Byte | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }} / \mathrm{V}_{\text {ILP }}$ |
| ProgramInhibit | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | HI-Z |
| ProgramEnable | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {IHP } / V_{\text {ILP }}}$ |
| Program Verify | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {OHP } / \mathrm{V}_{\text {OLP }}}$ |

## Programming Pinouts



LCC/PLCC


LCCPLCC


## Programming Information

This datasheet provides some but not all the programming information necessary for on-board programming of the CY7C258 and CY7C259. For more information about on-board programming of Cypress PROMs contact your local Cypress Field Sales Engineeror Field Applications Engineer.
$7 C 258$ Bitmap ${ }^{[10]}$


Notes:
10. All configurable bits default to 0 .

## 7C259 Bitmap ${ }^{[10]}$



## Architecture Word

| Control Option | Control Word |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit (258) | Bit (259) | Programmed level |  |
| IA (INITAsync) | $\mathrm{D}_{2}$ | $\mathrm{D}_{10}$ | $\begin{aligned} & 0=\text { Default } \\ & 1=\text { Programmed } \end{aligned}$ | SynchronousINIT AsynchronousINIT |
| $\begin{gathered} \text { IB } \\ \text { (INITBypass) } \end{gathered}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{11}$ | $\begin{aligned} & 0=\text { Default } \\ & 1=\text { Programmed } \end{aligned}$ | INIT Registered Bypass INIT Register |
| $\begin{gathered} \text { CP } \\ \text { (CS Polarity) } \end{gathered}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{12}$ | $\begin{aligned} & 0=\text { Default } \\ & 1=\text { Programmed } \end{aligned}$ | CS Active LOW CS Active HIGH |
| C2 (CSBypass) (Buried Register) | $\mathrm{D}_{5}$ | $\mathrm{D}_{13}$ | $\begin{aligned} & 0=\text { Default } \\ & 1=\text { Programmed } \end{aligned}$ | CS Input Registered Bypass CS Register |
| $\begin{gathered} \text { C1 } \\ \text { (CSBypass) } \\ \text { (Input Register) } \end{gathered}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{14}$ | $\begin{aligned} & 0=\text { Default } \\ & 1=\text { Programmed } \end{aligned}$ | CS Input Registered Bypass CS Register |
| $\begin{gathered} \text { SH } \\ \text { (Set-Up/Hold) } \end{gathered}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{15}$ | $\begin{aligned} & 0=\text { Default } \\ & 1=\text { Programmed } \end{aligned}$ | $\begin{aligned} & \text { Set-Up/Hold }=3 / 3 \mathrm{~ns} \\ & \text { Set-Up/Hold }=7 / 0 \mathrm{~ns} \end{aligned}$ |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CY7C258-12DC | D16 | Commercial |
|  | CY7C258-12HC | H64 |  |
|  | CY7C258-12JC | J64 |  |
|  | CY7C258-12PC | P15 |  |
|  | CY7C258-12WC | W22 |  |
| 15 | CY7C258-15DC | D16 | Commercial |
|  | CY7C258-15HC | H64 |  |
|  | CY7C258-15JC | J64 |  |
|  | CY7C258-15PC | P15 |  |
|  | CY7C258-15WC | W22 |  |
|  | CY7C258-15HMB | H64 | Military |
|  | CY7C258-15LMB | L64 |  |
|  | CY7C258-15QMB | Q64 |  |
|  | CY7C258-15WMB | W22 |  |
| 18 | CY7C258-18DC | D16 | Commercial |
|  | CY7C258-18HC | H64 |  |
|  | CY7C258-18JC | J64 |  |
|  | CY7C258-18PC | P15 |  |
|  | CY7C258-18WC | W22 |  |
|  | CY7C258-18HMB | H64 | Military |
|  | CY7C258-18LMB | L64 |  |
|  | CY7C258-18QMB | Q64 |  |
|  | CY7C258-18WMB | W22 |  |
| 25 | CY7C258-25HMB | H64 | Military |
|  | CY7C258-25LMB | L64 |  |
|  | CY7C258-25QMB | Q64 |  |
|  | CY7C258-25WMB | W22 |  |

Shaded area contains advanced information.

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 12 | CY7C259-12HC | H67 | Commercial |
|  | CY7C259-12JC | J67 |  |
| 15 | CY7C259-15HC | H67 | Commercial |
|  | CY7C259-15JC | J67 |  |
|  | CY7C259-15HMB | H67 | Military |
|  | CY7C259-15LMB | L67 |  |
|  | CY7C259-15QMB | Q67 |  |
| 18 | CY7C259-18HC | H67 | Commercial |
|  | CY7C259-18JC | J67 |  |
|  | CY7C259-18HMB | H67 | Military |
|  | CY7C259-18LMB | L67 |  |
|  | CY7C259-18QMB | Q67 |  |
| 25 | CY7C259-25HMB | H67 | Military |
|  | CY7C259-25LMB | L67 |  |
|  | CY7C259-25QMB | Q67 |  |

Shaded area contains advanced information.

## MILITARY SPECIFICATIONS

 Group A Subgroup TestingDC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$, |
| $\mathrm{V}_{\mathrm{OL}}$ | $1,2,3$, |
| $\mathrm{V}_{\mathrm{IH}}$ | $1,2,3$, |
| $\mathrm{V}_{\mathrm{IL}}$ | $1,2,3$, |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$, |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$, |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$, |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$, |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{CP}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ABS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CKO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{COV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OEV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OEZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IBS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IBH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ICO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IDV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ICR}}$ | $7,8,9,10,11$ |

Document \#: 38-00173-A

## $8192 \times 8$ Power-Switched and Reprogrammable PROM

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
- 20 ns (commercial)
- 25 ns (military)
- Low power
-660 mW (commercial)
-770 mW (military)
- Super low standby power (7C261)
- Less than $\mathbf{2 5 0} \mathbf{~ m W}$ when deselected
—Fast access: 20 ns
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim 300-mil or standard $\mathbf{6 0 0}$-mil packaging available
- $5 \mathrm{~V} \pm 10 \% \mathrm{~V}_{\mathbf{C C}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs


## Functional Description

The CY7C261, CY7C263, and CY7C264 are high-performance 8192 -word by 8 -bit CMOS PROMs. When deselected, the 7C261 automatically powers down into a low-power standby mode. It is packaged in a 300 -mil-wide package. The 7C263 and 7C264 are packaged in 300-mil-wide and $600-$ mil-wide packages respectively, and do not power down when deselected. The reprogrammable packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C261, CY7C263, and CY7C264 are plug-in replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.
Read is accomplished by placing an active LOW signal on CS. The contents of the memory location addressed by the address line $\left(A_{0}-A_{12}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Logic Block Diagram

## Pin Configurations



Selection Guide

|  |  | $\begin{aligned} & \text { 7C261-20 } \\ & \text { 7C263-20 } \\ & \text { 7C264-20 } \end{aligned}$ | $\begin{aligned} & 7 \mathrm{C} 261-25 \\ & 7 \mathrm{C} 263-25 \\ & 7 \mathrm{C} 264-25 \end{aligned}$ | $\begin{aligned} & \text { 7C261-30 } \\ & \text { 7C263-30 } \\ & 7 \mathrm{C} 264-30 \end{aligned}$ | $\begin{aligned} & \text { 7C261-35 } \\ & \text { 7C263-35 } \\ & \text { 7C264-35 } \end{aligned}$ | $\begin{aligned} & \text { 7C261-40 } \\ & \text { 7C263-40 } \\ & \text { 7C264-40 } \end{aligned}$ | $\begin{aligned} & \hline \text { 7C261-45 } \\ & \text { 7C263-45 } \\ & \text { 7C264-45 } \end{aligned}$ | $\begin{aligned} & \text { 7C261-55 } \\ & 7 \mathrm{C} 263-55 \\ & 7 \mathrm{C} 264-55 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 20 | 25 | 30 | 35 | 40 | 45 | 55 |
| $\begin{aligned} & \text { MaximumOperating } \\ & \text { Current (mA) } \end{aligned}$ | Commercial | 120 | 120 | 120 | 100 | 100 | 100 | 100 |
|  | Military |  | 140 |  | 120 |  | 120 | 120 |
| $\begin{aligned} & \text { Maximum Standby } \\ & \text { Current (mA) } \end{aligned}$ | Commercial | 40 | 40 | 40 | 30 | 30 | 30 | 30 |
|  | Military |  | 50 |  | 30 |  | 30 | 30 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Ambient Temperaturewith
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) .......................... . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
DC Program Voltage
(Pin 19 DIP, Pin 23 LCC)
13.0 V

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
UV Exposure
$7258 \mathrm{Wsec} / \mathrm{cm}^{2}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 261-20 \\ & 7 \mathrm{C} 263-20 \\ & 7 \mathrm{C} 264-20 \end{aligned}$ |  | $\begin{aligned} & \text { 7C261-25 } \\ & \text { 7C263-25 } \\ & \text { 7C264-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C261-30 } \\ & 7 \mathbf{C 2 6 3 - 3 0} \\ & 7 \mathrm{C} 264-30 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \end{aligned}$ | Com'l | 2.4 |  | 2.4 |  | 2.4 |  | V |
|  |  |  | Mil |  |  | 2.4 |  |  |  |  |
| VOL | Output LOW Voltage | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \\ (6 \mathrm{~mA} \mathrm{Mil}) \end{array}$ | Com'l |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  |  | Mil |  |  |  | 0.4 |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level |  |  | 2.0 |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 4 |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}, \\ & \text { Output Disabled } \end{aligned}$ |  | -40 | +40 | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short CircuitCurrent ${ }^{[5]}$ | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\text {OUT }}=\mathrm{GND} \end{aligned}$ |  | -20 | -90 | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} \end{aligned}$ | Com'l |  | 120 |  | 120 |  | 120 | mA |
|  |  |  | Mil |  |  |  | 140 |  |  |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current(7C261) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{CS} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 40 |  | 40 |  | 40 | mA |
|  |  |  | Mil |  |  |  | 50 |  |  |  |
| $\mathrm{V}_{\text {PP }}$ | Programming Supply Voltage |  |  | 12 | 13 | 12 | 13 | 12 | 13 | V |
| $\mathrm{I}_{P P}$ | Programming Supply Current |  |  |  | 50 |  | 50 |  | 50 | mA |
| $\mathrm{V}_{\mathrm{IHP}}$ | Input HIGH Programming Voltage |  |  | 3.0 |  | 3.0 |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |

## Notes:

1. See the Ordering Information section regarding industrial temperature range specification.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general infromation on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$ (continued)

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C261-35 } \\ & 7 \mathrm{C} 263-35 \\ & 7 \mathrm{C} 264-35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C261-40 } \\ & \text { 7C263-40 } \\ & 7 \mathrm{C} 264-40 \end{aligned}$ |  | $\begin{aligned} & \text { 7C261-45,55 } \\ & \text { 7C263-45,55 } \\ & \text { 7C264-45, } 55 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{array}{\|l} \hline \text { Output HIGH } \\ \text { Voltage } \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | Com'l | 2.4 |  | 2.4 |  | 2.4 |  | V |
|  |  |  | Mil | 2.4 |  |  |  | 2.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \text { Output LOW } \\ & \text { Voltage } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \end{aligned}$ | Com'l |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  |  | Mil |  | 0.4 |  |  |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level |  |  | 2.0 |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 4 |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}},$ Output Disabled |  | -40 | +40 | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short CircuitCurrent ${ }^{[5]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | -20 | $-90$ | -20 | -90 | $-20$ | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} \end{aligned}$ | Com'l |  | 100 |  | 100 |  | 100 | mA |
|  |  |  | Mil |  | 120 |  |  |  | 120 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current (7C261) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{CS} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 30 |  | 30 |  | 30 | mA |
|  |  |  | Mil |  | 30 |  |  |  | 30 |  |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Supply Voltage |  |  | 12 | 13 | 12 | 13 | 12 | 13 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  |  |  | 50 |  | 50 |  | 50 | mA |
| $\mathrm{V}_{\text {IHP }}$ | Input HIGH ProgrammingVoltage |  |  | 3.0 |  | 3.0 |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| C $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms ${ }^{[4]}$

Test Load for - $\mathbf{2 0}$ through - $\mathbf{3 0}$ speeds

(a)
(b) High Z Load

Equivalent to: THÉVENIN EQUIVALENT


Test Load for - $\mathbf{3 5}$ through - $\mathbf{5 5}$ speeds


C261-6
(d) High Z Load

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O $\overbrace{2.0 \mathrm{~V}}^{\mathrm{R}_{\text {TH }}} 100 \Omega$
Switching Characteristics Overthe Operating Range ${ }^{[2,3,4]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 7C261-20 } \\ & \text { 7C263-20 } \\ & \text { 7C264-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C261-25 } \\ & \text { 7C263-25 } \\ & \text { 7C264-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C261-30 } \\ & \text { 7C263-30 } \\ & \text { 7C264-30 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C261-35 } \\ & 7 \mathrm{C} 263-35 \\ & 7 \mathrm{C} 264-35 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {AA }}$ | Address to Output Valid |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {HZCS1 }}$ | Chip Select Inactive to High Z |  | 12 |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | Chip Select Inactive to High Z (7C261) |  | 20 |  | 25 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ACS} 1}$ | Chip Select Active to Output Valid |  | 12 |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{ACS} 2}$ | Chip Select Active to Output Valid (7C261) |  | 20 |  | 25 |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Select Active to Power-Up(7C261) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Select Inactive to Power-Down (7C261) |  | 20 |  | 25 |  | 30 |  | 35 | ns |

SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[2,3,4]}$ (continued)

| Parameters | Description | $\begin{aligned} & \hline \text { 7C261-40 } \\ & \text { 7C263-40 } \\ & \text { 7C264-40 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C261-45 } \\ & \text { 7C263-45 } \\ & \text { 7C264-45 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C261-55 } \\ & \text { 7C263-55 } \\ & \text { 7C264-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 40 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{HzCS} 1}$ | Chip Select Inactive to High Z |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HZCS} 2}$ | Chip Select Inactive to High Z (7C261) |  | 45 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {ACS }} 1$ | Chip Select Active to Output Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {ACS } 2}$ | Chip Select Active to Output Valid (7C261) |  | 45 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select Active to Power-Up(7C261) | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | Chip Select Inactive to Power-Down (7C261) |  | 40 |  | 45 |  | 55 | ns |

## Switching Waveforms ${ }^{[4]}$



## Erasure Characteristics

Wavelengths of light less than 4000 angstroms begin to erase the devicesin the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating. the exposure time would be approximately 45 minutes. The 7C261 or 7C263 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Operating Modes

## Read

Read is the normal operating mode for a programmed device. In this mode, all signals are normal TTL levels. The PROM is addressedwith a 13-bitfield, a chipselect, (active LOW), is applied to the $\overline{\mathrm{CS}}$ pin, and the contents of the addressed location appear on the data out pins.

## Program, Program Inhibit, Program Verify

These modes are entered by placing a high voltage $\mathrm{V}_{\mathrm{PP}}$ on pin 19, with pins 18 and 20 set to $V_{\text {ILP }}$ In this state, pin 21 becomes a latch signal, allowing the upper 5 address bits to be latched into an onboard register, pin 22 becomes an active LOW program ( $\overline{\mathrm{PGM}}$ ) signal and pin 23 becomes an active LOW verify (VFY) signal.Pins 22 and 23 should never be active LOW at the same time. The PROGRAM mode exists when $\overline{\text { PGM }}$ is LOW, and $\overline{\text { VFY }}$ is HIGH. The verify mode exists when the reverse is true, $\overline{\text { PGM }}$ HIGH and $\overline{\mathrm{VFY}}$ LOW and the program inhibit mode is entered with both $\overline{\text { PGM }}$ and $\overline{\mathrm{VFY}}$ HIGH. Programinhibit is specifically provided to allow data to be placed on and removed from the data pins without conflict.

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{[6,7]}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $A_{10}$ | A9 | $\mathrm{A}_{8}$ | $\overline{\mathrm{CS}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Program | NA | $\mathbf{V}_{\mathbf{P P}}$ | LATCH | $\overline{\text { PGM }}$ | $\overline{\mathbf{V F Y}}$ | $\overline{\mathrm{CS}}$ | $\mathrm{D}_{7}-\mathrm{D}_{\mathbf{0}}$ |
| Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}$ | A9 | $\mathrm{A}_{8}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| OutputDisable |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{V}_{\mathrm{IH}}$ | High Z |
| Program |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| ProgramInhibit |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | High Z |
| Program Verify |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Blank Check |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |

Notes:
6. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.

DIP/Flatpack
Top View


## LCC/PLCC (Opaque only)

Top View


C261-8

Figure 1. Programming Pinouts

## Programming Information

Programmingsupport is available from Cypress as well as from a number of third-party software vendors. For detailed programminginformation, including a listing of software packages, please see the PROM Programming Informationlocated at the endof this section. Programming algorithms can be obtained from any Cy pressrepresentative.

## Typical DC and AC Characteristics









CYPRESS
Ordering Information ${ }^{[8]}$

| Speed (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 20 | CY7C261-20DC | D14 | Commercial |
|  | CY7C261-20JC | J64 |  |
|  | CY7C261-20PC | P13 |  |
|  | CY7C261-20WC | W14 |  |
| 25 | CY7C261-25DC | D14 | Commercial |
|  | CY7C261-25JC | J64 |  |
|  | CY7C261-25PC | P13 |  |
|  | CY7C261-25WC | W14 |  |
|  | CY7C261-25DMB | D14 | Military |
|  | CY7C261-25LMB | L64 |  |
|  | CY7C261-25QMB | Q64 |  |
|  | CY7C261-25TMB | T73 |  |
|  | CY7C261-25WMB | W14 |  |
| 30 | CY7C261-30DC | D14 | Commercial |
|  | CY7C261-30JC | J64 |  |
|  | CY7C261-30PC | P13 |  |
|  | CY7C261-30WC | W14 |  |
| 35 | CY7C261-35DC | D14 | Commercial |
|  | CY7C261-35JC | J64 |  |
|  | CY7C261-35PC | P13 |  |
|  | CY7C261-35WC | W14 |  |
|  | CY7C261-35DMB | D14 | Military |
|  | CY7C261-35LMB | L64 |  |
|  | CY7C261-35QMB | Q64 |  |
|  | CY7C261-35TMB | T73 |  |
|  | CY7C261-35WMB | W14 |  |
| 40 | CY7C261-40DC | D14 | Commercial |
|  | CY7C261-40JC | J64 |  |
|  | CY7C261-40PC | P13 |  |
|  | CY7C261-40WC | W14 |  |
| 45 | CY7C261-45DC | D14 | Commercial |
|  | CY7C261-45JC | J64 |  |
|  | CY7C261-45PC | P13 |  |
|  | CY7C261-45WC | W14 |  |
|  | CY7C261-45DMB | D14 | Military |
|  | CY7C261-45LMB | L64 |  |
|  | CY7C261-45QMB | Q64 |  |
|  | CY7C261-45TMB | T73 |  |
|  | CY7C261-45WMB | W14 |  |
| 55 | CY7C261-55DC | D14 | Commercial |
|  | CY7C261-55JC | J64 |  |
|  | CY7C261-55PC | P13 |  |
|  | CY7C261-55WC | W14 |  |
|  | CY7C261-55DMB | D14 | Military |
|  | CY7C261-55LMB | L64 |  |
|  | CY7C261-55QMB | Q64 |  |
|  | CY7C261-55TMB | T73 |  |
|  | CY7C261-55WMB | W14 |  |


| Speed <br> (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 20 | CY7C263-20DC | D14 | Commercial |
|  | CY7C263-20JC | J64 |  |
|  | CY7C263-20PC | P13 |  |
|  | CY7C263-20WC | W14 |  |
| 25 | CY7C263-25DC | D14 | Commercial |
|  | CY7C263-25JC | J64 |  |
|  | CY7C263-25PC | P13 |  |
|  | CY7C263-25WC | W14 |  |
|  | CY7C263-25DMB | D14 | Military |
|  | CY7C263-25LMB | L64 |  |
|  | CY7C263-25QMB | Q64 |  |
|  | CY7C263-25TMB | T73 |  |
|  | CY7C263-25WMB | W14 |  |
| 30 | CY7C263-30DC | D14 | Commercial |
|  | CY7C263-30JC | J64 |  |
|  | CY7C263-30PC | P13 |  |
|  | CY7C263-30WC | W14 |  |
| 35 | CY7C263-35DC | D14 | Commercial |
|  | CY7C263-35JC | J64 |  |
|  | CY7C263-35PC | P13 |  |
|  | CY7C263-35WC | W14 |  |
|  | CY7C263-35DMB | D14 | Military |
|  | CY7C263-35LMB | L64 |  |
|  | CY7C263-35QMB | Q64 |  |
|  | CY7C263-35TMB | T73 |  |
|  | CY7C263-35WMB | W14 |  |
| 40 | CY7C263-40DC | D14 | Commercial |
|  | CY7C263-40JC | J64 |  |
|  | CY7C263-40PC | P13 |  |
|  | CY7C263-40WC | W14 |  |
| 45 | CY7C263-45DC | D14 | Commercial |
|  | CY7C263-45JC | J64 |  |
|  | CY7C263-45PC | P13 |  |
|  | CY7C263-45WC | W14 |  |
|  | CY7C263-45DMB | D14 | Military |
|  | CY7C263-45LMB | L64 |  |
|  | CY7C263-45QMB | Q64 |  |
|  | CY7C263-45TMB | T73 |  |
|  | CY7C263-45WMB | W14 |  |
| 55 | CY7C263-55DC | D14 | Commercial |
|  | CY7C263-55JC | J64 |  |
|  | CY7C263-55PC | P13 |  |
|  | CY7C263-55WC | W14 |  |
|  | CY7C263-55DMB | D14 | Military |
|  | CY7C263-55LMB | L64 |  |
|  | CY7C263-55QMB | Q64 |  |
|  | CY7C263-55TMB | T73 |  |
|  | CY7C263-55WMB | W14 |  |

Ordering Information (continued) ${ }^{[8]}$

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C264-20DC | D12 | Commercial |
|  | CY7C264-20PC | P11 |  |
|  | CY7C264-20WC | W12 |  |
| 25 | CY7C264-25DC | D12 | Commercial |
|  | CY7C264-25PC | P11 |  |
|  | CY7C264-25WC | W12 |  |
|  | CY7C264-25DMB | D12 | Military |
|  | CY7C264-25WMB | W12 |  |
| 30 | CY7C264-30DC | D12 | Commercial |
|  | CY7C264-30PC | P11 |  |
|  | CY7C264-30WC | W12 |  |
| 35 | CY7C264-35DC | D12 | Commercial |
|  | CY7C264-35PC | P11 |  |
|  | CY7C264-35WC | W12 |  |
|  | CY7C264-35DMB | D12 | Military |
|  | CY7C264-35WMB | W12 |  |
| 40 | CY7C264-40DC | D12 | Commercial |
|  | CY7C264-40PC | P11 |  |
|  | CY7C264-40WC | W12 |  |
| 45 | CY7C264-45DC | D12 | Commercial |
|  | CY7C264-45PC | P11 |  |
|  | CY7C264-45WC | W12 |  |
|  | CY7C264-45DMB | D12 | Military |
|  | CY7C264-45WMB | W12 |  |
| 55 | CY7C264-55DC | D12 | Commercial |
|  | CY7C264-55PC | P11 |  |
|  | CY7C264-55WC | W12 |  |
|  | CY7C264-55DMB | D12 | Military |
|  | CY7C264-55WMB | W12 |  |

## Notes:

8. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.
9. 7C261 only.
10. 7C263 and 7C264 only.

Document \#: 38-00005-H

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[9]}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[10]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[10]}$ | $7,8,9,10,11$ |

## SMD Cross Reference

| SMD <br> Number | Suffix | Cypress <br> Number |
| :--- | :--- | :--- |
| $5962-87515$ | 05KX | CY7C261-45TMB |
| $5962-87515$ | 05 LX | CY7C261-45WMB |
| $5962-87515$ | 053 X | CY7C261-45QMB |
| $5962-87515$ | 06 KX | CY7C261-55TMB |
| $5962-87515$ | 06 LX | CY7C261-55WMB |
| $5962-87515$ | 063 X | CY7C261-55QMB |

## Features

- CMOS for optimum speed/power
- High speed
- 15 ns max. set-up
- $\mathbf{1 2}$ ns clock to output
- Low power
- 660 mW (commercial)
- 770 mW (military)
- On-chip edge-triggered registers
- Ideal for pipelined microprogrammed systems
- EPROM technology
- 100\% programmable
—Reprogrammable (7C265W)
- Capable of withstanding $\mathbf{> 2 0 0 1 V}$ static discharge
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- Slim 28-pin, 300-mil plastic or hermetic DIP


## Functional Description

The CY7C265 is a $8192 \times 8$ registered PROM. It is organized as 8,192 words by 8 bits wide, and has a pipeline output register. In addition, the device features a programmable initialize byte that may be loaded into the pipeline register with the initialize signal. The programmable initialize byte is the $8,193 \mathrm{rd}$ byte in the PROM and its value is programmed at the time of use.
Packaged with 28 pins, the PROM has 13 address signals ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ), 8 data out signals $\left(\mathrm{O}_{0}\right.$ through $\left.\mathrm{O}_{7}\right), \mathrm{E} / \mathrm{I}$ (enable or initialize), and CLOCK.
CLOCK functions as a pipeline clock, loading the contents of the addressed memory location into the pipeline register on each rising edge. The data will appear on the outputs if they are enabled. One pin on the CY7C265 is programmed to perform either the enable or the initialize function.

If the asynchronous enable $(\overline{\mathrm{E}})$ is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.
If the synchronous enable ( $\overline{\mathrm{E}}_{S}$ ) is being used, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the CY7C265 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.


## Pin Configurations



LCC/PLCC (Opaque Only) Top View


SEMICONDUCTOR

## CY7C265

## Functional Description (continued)

If the $E / I$ pin is used for INIT (asynchronous), then the outputs are permanently enabled. The initialize function is useful during power-up and time-out sequences, and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated, the initialize control input causes the contents of a user-programmed 8193 rd 8 -bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combina-
tion of 1's and 0's into the register. In the unprogrammed state, activating INIT will generate a register clear (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register preset (all outputs HIGH).
Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the pipeline register and onto the outputs. The INIT LOW disables clock and must return HIGH to enable clock independent of all other inputs, including the clock.

Selection Guides

|  |  | 7C265-15 | 7C265-18 | 7C265-25 | 7C265-40 | 7C265-50 | 7C265-60 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Set-Up Time (ns) |  | 15 | 18 | 25 | 40 | 50 | 60 |
| Maximum Clock to Output (ns) |  | 12 | 15 | 20 | 20 | 25 | 25 |
| Maximum Operating Current (mA) | Com'l | 120 | 120 | 120 | 100 | 80 | 80 |
|  | Mil |  | 140 | 140 |  | 120 | 100 |

## Maximum Ratings

(Above which the usefullife may be impaired. For user guidelines, not tested.)

Storage Temperature $\ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
DC Program Voltage
13.0 V

UV Exposure
7258 Wsec/cm ${ }^{2}$
Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | 7C265-15 |  | 7C265-18 |  | 7C265-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0$ | mA | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOL}=6.0 \mathrm{~mA}$ | Mil |  |  |  | 0.4 |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ Output Disabled |  | -40 | +40 | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{IOS}^{[4]}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | 90 |  | 90 |  | 90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}$ | Com'l |  | 120 |  | 120 |  | 120 | mA |
|  |  |  | Mil |  |  |  | 140 |  | 140 |  |
| $\mathrm{V}_{\text {PP }}$ | Programming Supply Voltage |  |  | 12 | 13 | 12 | 13 | 12 | 13 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | ProgrammingSupplyCurrent |  |  |  | 50 |  | 50 |  | 50 | mA |
| $\mathrm{V}_{\text {IHP }}$ | Input HIGH Programming Voltage |  |  | 3.0 |  | 3.0 |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | Test Conditions |  | 7C265-40 |  | 7C265-50 |  | 7C265-60 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  |  |  | 0.4 |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}, \\ & \text { OutputDisabled } \end{aligned}$ |  | -40 | +40 | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{IOS}^{[4]}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | 90 |  | 90 |  | 90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Com'l |  | 100 |  | 80 |  | 80 | mA |
|  |  |  | Mil |  |  |  | 120 |  | 100 |  |
| $\mathrm{V}_{\mathrm{PP}}$ | ProgrammingSupply Voltage |  |  | 12 | 13 | 12 | 13 | 12 | 13 | V |
| $\mathrm{I}_{\text {PP }}$ | ProgrammingSupply Current |  |  |  | 50 |  | 50 |  | 50 | mA |
| $\mathrm{V}_{\mathrm{IHP}}$ | Input HIGH Programming Voltage |  |  | 3.0 |  | 3.0 |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:
3. See the last page of this specification for Group A subgroup testing information.
4. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## 5. See Introduction to CMOS PROMs in this Data Book for general in-

 formation on testing.
## AC Test Loads and Waveforms

Test Load for $\mathbf{- 1 5}$ through $\mathbf{- 2 5}$ speeds

(a)


Equivalent to: THÉVENIN EQUIVALENT
$\mathrm{R}_{\mathrm{TH}} 200 \Omega$ ( $250 \Omega \mathrm{Mil}$ )
OUTPUT $\mathrm{O} \longrightarrow-\mathrm{Cl} 2.0 \mathrm{~V}$

## _

## AC Test Loads and Waveforms (continued)

Test Load for -40 through - $\mathbf{5 5}$ speeds


Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT O } \overbrace{-}^{\mathrm{R}_{\mathrm{TH}} 100 \Omega} \mathrm{C}
$$

Switching Characteristics Over the Operating Range ${ }^{[3,5]}$

| Parameters | Description | 7C265-15 |  | 7C265-18 |  | 7C265-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {AS }}$ | Address Set-Up to Clock | 15 |  | 18 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PW }}$ | Clock Pulse Width | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\overline{\bar{E}}_{\text {S }}$ Set-Up to Clock (Sync. Enable Only) | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\overline{\mathrm{E}}_{\text {S }}$ Hold from Clock | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {DI }}$ | INIT to Output Valid |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | $\overline{\text { INIT R Recovery to Clock }}$ | 12 |  | 15 |  | 20 |  | ns |
| teWI | $\overline{\text { INIT Pulse Width }}$ | 12 |  | 15 |  | 20 |  | ns |
| ${ }^{\text {t }}$ COS | Output Valid from Clock (Sync. Mode) |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{HZC}}$ | Output Inactive from Clock (Sync. Mode) |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | Output Valid from $\overline{\mathrm{E}}$ LOW (Async. Mode) |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {HZE }}$ | Output Inactive from $\overline{\mathrm{E}}$ HIGH (Async. Mode) |  | 12 |  | 15 |  | 20 | ns |


| Parameters | Description | 7C265-40 |  | 7C265-50 |  | 7C265-60 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-Up to Clock | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Valid |  | 20 |  | 25 |  | 25 | ns |
| tPW | Clock Pulse Width | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\overline{\mathrm{E}}_{\text {S }}$ Set-Up to Clock (Sync. Enable Only) | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\overline{\mathrm{E}}_{\mathrm{S}}$ Hold from Clock | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {DI }}$ | $\overline{\overline{\text { INIT }} \text { to Output Valid }}$ |  | 25 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\text {RI }}$ | $\overline{\text { INIT }}$ Recovery to Clock | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\text {PWI }}$ | INIT Pulse Width | 25 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{COS}}$ | Output Valid from Clock (Sync. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HzC}}$ | Output Inactive from Clock (Sync. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | Output Valid from $\overline{\mathrm{E}}$ LOW (Async. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {HZE }}$ | Output Inactive from $\overline{\mathrm{E}}$ HIGH (Async. Mode) |  | 20 |  | 25 |  | 25 | ns |

## Switching Waveform



C265-7

## Erasure Characteristics

Wavelengths of light less than 4000 angstroms begin to erase the 7C265 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity $\bullet$ exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a 12 $\mathrm{mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 45 minutes. The 7C265 needs to be within one inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Bit Map Data

| Programmer Address (Hex.) |  | RAM Data |
| :---: | :---: | :---: |
| Decimal | Hex | Contents |
| 0 | 0 | Data |
| $\cdot$ | $\cdot$ | $\cdot$ |
| 8191 | 1FFF | Data |
| 8192 | 2000 | INIT Byte |
| 8193 | 2001 | Control Byte |

Control Byte
00 Asynchronous output enable (default condition)
01 Synchronous output enable
02 Asynchronousinitialize
during programming, so it is important that the condition of the otherpins be met as set forth in the mode table. The considerations that applywith respect to power-up and power-down during intelligent programming also apply during architecture programming. Once the supervoltages have been established and the correct logic states exist on the other device pins, programming may begin. Programming is accomplished by pulling PGM from HIGH to LOW and then back to HIGH with a pulse width equal to 10 ms .

## Programming Modes

The 7C265 offers a limited selection of programmed architectures. Programming these features should be done with a single $10-\mathrm{ms}-$ wide pulse in place of the intelligent algorithm, mainly because thesefeatures are verified operationally, not with the $\overline{\mathrm{VFY}}$ pin. Architecture programmingisimplementedby applying the supervoltage to two additional pins during programming. In programming the 7C265 architecture, $\mathrm{V}_{\mathrm{PP}}$ is applied to pins 3, 9, and 22. The choice of a particular mode depends on the states of the other pins

Table 1. Mode Selection

| Mode |  | Pin Function |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
|  | Other | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathbf{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| Asynchronous Enable Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| Synchronous Enable Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |

CY7C265
SEMICONDUCTOR

| Mode |  | Pin Function |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{12}$ | $A_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $A_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
|  | Other | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| Asynchronous Initialization Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| Program Memory |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| Program Verify |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| Program Inhibit |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| Program Synchronous Enable |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{V}_{\text {IHP }}$ |
| Program Initialize |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{V}_{\text {ILP }}$ |
| Program Initial Byte |  | $\mathrm{A}_{12}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{V}_{\text {ILP }}$ |


| Mode |  | Pin Function |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | GND | CLK | GND | $\overline{\mathbf{E}}, \overline{\mathrm{I}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\overline{\text { PGM }}$ | CLK | $\overline{\text { VFY }}$ | $\mathbf{V P P}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}} / \mathrm{V}_{\text {IH }}$ | High Z | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Asynchronous Enable Read |  | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | High Z | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Synchronous Enable Read |  | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }} / \mathrm{V}_{\text {IH }}$ | High Z | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Asynchronous Initialization Read |  | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | High Z | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Memory |  | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | High Z |
| Program Synchronous Enable |  | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Initialize |  | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Initial Byte |  | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |

## DIP/Flatpack



LCC/PLCC (Opaque Only)


C265-9

Figure 1. Programming Pinout

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed program-
ming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

## Typical DC and AC Characteristics



NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE



OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE


OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


TYPICAL ACCESS TIME CHANGE


SEMICONDUCTOR

## Ordering Information

| Speed (ns) | $\begin{array}{\|l\|} \hline \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{array}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | 120 | CY7C265-15DC | D22 | Commercial |
|  |  | CY7C265-15JC | J64 |  |
|  |  | CY7C265-15PC | P21 |  |
|  |  | CY7C265-15WC | W22 |  |
| 18 | 120 | CY7C265-18DC | D22 | Commercial |
|  |  | CY7C265-18JC | J64 |  |
|  |  | CY7C265-18PC | P21 |  |
|  |  | CY7C265-18WC | W22 |  |
|  | 140 | CY7C265-18DMB | D22 | Military |
|  |  | CY7C265-18LMB | L64 |  |
|  |  | CY7C265-18QMB | Q64 |  |
|  |  | CY7C265-18WMB | W22 |  |
| 25 | 140 | CY7C265-25DC | D22 | Commercial |
|  |  | CY7C265-25JC | J64 |  |
|  |  | CY7C265-25PC | P21 |  |
|  |  | CY7C265-25WC | W22 |  |
|  |  | CY7C265-25DMB | D22 | Military |
|  |  | CY7C265-25LMB | L64 |  |
|  |  | CY7C265-25QMB | Q64 |  |
|  |  | CY7C265-25WMB | W22 |  |
| 40 | 100 | CY7C265-40DC | D22 | Commercial |
|  |  | CY7C265-40JC | J64 |  |
|  |  | CY7C265-40PC | P21 |  |
|  |  | CY7C265-40WC | W22 |  |
| 50 | 80 | CY7C265-50DC | D22 | Commercial |
|  |  | CY7C265-50JC | J64 |  |
|  |  | CY7C265-50PC | P21 |  |
|  |  | CY7C265-50WC | W22 |  |
|  | 175 | CY7C265-50DMB | D22 | Military |
|  |  | CY7C265-50LMB | L64 |  |
|  |  | CY7C265-50QMB | Q64 |  |
|  |  | CY7C265-50WMB | W22 |  |
| 60 | 80 | CY7C265-60DC | D22 | Commercial |
|  |  | CY7C265-60JC | J64 |  |
|  |  | CY7C265-60PC | P21 |  |
|  |  | CY7C265-60WC | W22 |  |
|  | 100 | CY7C265-60DMB | D22 | Military |
|  |  | CY7C265-60LMB | L64 |  |
|  |  | CY7C265-60QMB | Q64 |  |
|  |  | CY7C265-60WMB | W22 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |


| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PW }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SES }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HES}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{COS}}$ | $7,8,9,10,11$ |

Document \#: 38-00084-C

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
- 20 ns (commercial)
- 25 ns (military)
- Low power
-660 mW (commercial)
- 770 mW (military)
- Super low standby power
-Less than 85 mW when deselected
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- $\mathbf{5 V} \pm 10 \% \mathrm{VCC}_{\mathrm{C}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for 27C64 EPROMs


## Functional Description

The CY7C266 is a high-performance 8192 word by 8 bit CMOS PROM. When deselected, the CY7C266 automatically powers down into a low-power standby mode. It is packaged in a 600 -mil-wide package. The reprogrammable packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C266 is a plug-in replacement for EPROM devices. The EPROM cell requires only 12.5 V for the super voltage and low-current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming, the product will meet DC and AC specification limits.
Reading is accomplished by placing an active LOW signal on OE and CE. The contents of the memory location addressed by the address lines ( $\mathrm{A}_{0}$ through $A_{12}$ ) will become available on the output lines ( $\mathrm{O}_{0}$ through $\mathrm{O}_{7}$ ).


## Selection Guide

|  |  | 7C266-20 | 7C266-25 | 7C266-35 | 7C266-45 | 7C266-55 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 35 | 45 | 55 |  |
| Maximum Operating <br> Current (mA) | Commercial | 120 | 120 | 100 | 100 | 100 |
|  | Military |  | 140 |  | 120 | 120 |
| Maximum Standby <br> Current (mA) | Commercial | 15 | 15 | 15 | 15 | 15 |
|  | Military |  | 15 |  | 15 | 15 |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature.................$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) ........................ $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

DC Program Voltage
14.0 V

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$ UVExposure . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm ${ }^{2}$

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameter | Description | Test Conditions |  | 7C266-20 |  | 7C266-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | Com'l | 2.4 |  | 2.4 |  | V |
|  |  |  | Mil |  |  | 2.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ | Mil |  |  |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 4 |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}, \\ & \text { Output Disabled } \end{aligned}$ |  | -40 | +40 | $-40$ | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -20 | $-90$ | $-20$ | $-90$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 120 |  | 120 | mA |
|  |  |  | Mil |  |  |  | 140 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current | Chip Enable Inactive,$\overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}$ | Com'l |  | 15 |  | 15 | mA |
|  |  |  | Mil |  |  |  | 15 |  |

Notes:

1. Contact a Cypress representative regarding industrial temperature rangespecification.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general infromation on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$ (continued)


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| Cout | VutputCapacitance |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 |
| nnnyy |  | pF |  |  |

SEMICONDUCTOR

## AC Test Loads and Waveforms

Test Load for - 20 through - $\mathbf{2 5}$ speeds

(a)
(b) High Z Load

C266-4
Equivalent to: THEVENIN EQUIVALENT


Test Load for - $\mathbf{3 5}$ through - 55 speeds

(c)
(d) High Z Load

C266-6
Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Overthe Operating Range ${ }^{[1,2,4]}$

| Parameters | Description | 7C266-20 |  | 7C266-25 |  | 7C266-35 |  | 7C266-45 |  | 7C266-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 20 |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {HZCE }}$ | Chip Enable Inactive to High Z |  | 25 |  | 30 |  | 40 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {HZOE }}$ | Output Enable Inactive to High Z |  | 12 |  | 15 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {AOE }}$ | Output Enable Active to Output Valid |  | 12 |  | 15 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Active to Output Valid |  | 25 |  | 30 |  | 40 |  | 45 |  | 55 | ns |
| toha | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Enable Active to Power-Up |  | 25 |  | 30 |  | 40 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Enable Inactive to Power-Down |  | 25 |  | 30 |  | 40 |  | 45 |  | 55 | ns |

SEMHCONDUCTOR

## Erasure Characteristics

Wavelengths of light less than 4000 angstroms begin to erase the devices in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum does (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating, the exposure time would be approximately 35 minutes. The CY7C266 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the

EPROM is exposed to high-intensity UV light for an extended period of time.
$7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Modes

Programming support is available from Cypress as well as from a number of third party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{[6,7]}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Normal Operation | $\mathrm{A}_{8}$ | A9 | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
|  | Program | $\overline{\text { VFY }}$ | $\overline{\text { PGM }}$ | LAT | NA | NA | $\overline{\text { CE }}$ | $\mathbf{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Standby |  | X | X | X | X | X | $\mathrm{V}_{\text {IH }}$ | X | Tri-Stated |
| Output Disable |  | $\mathrm{A}_{8}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{12}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | Tri-Stated |
| Program |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | Tri-Stated |
| Blank Check |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |

Notes:
6. $\mathrm{X}=$ "dont't care" but must not exceed $\mathrm{V}_{\mathrm{CC}}+5 \%$.
7. Address $\mathbf{A}_{\mathbf{8}}-\mathbf{A}_{12}$ must be latched through lines $\mathbf{A}_{\mathbf{0}}-\mathbf{A}_{\mathbf{4}}$ in Programming modes.


Figure 1. Programming Pinout



Ordering Information ${ }^{[8]}$

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C266-20DC | D16 | Commercial |
|  | CY7C266-20PC | P15 |  |
|  | CY7C266-20WC | W16 |  |
| 25 | CY7C266-25DC | D16 | Commercial |
|  | CY7C266-25PC | P15 |  |
|  | CY7C266-25WC | W16 |  |
|  | CY7C266-25DMB | D16 | Military |
|  | CY7C266-25LMB | L55 |  |
|  | CY7C266-25QMB | Q55 |  |
|  | CY7C266-25WMB | W16 |  |
| 35 | CY7C266-35DC | D16 | Commercial |
|  | CY7C266-35PC | P15 |  |
|  | CY7C266-35WC | W16 |  |
| 45 | CY7C266-45DC | D16 | Commercial |
|  | CY7C266-45PC | P15 |  |
|  | CY7C266-45WC | W16 |  |
|  | CY7C266-45DMB | D16 | Military |
|  | CY7C266-45LMB | L55 |  |
|  | CY7C266-45QMB | Q55 |  |
|  | CY7C266-45WMB | W16 |  |
| 55 | CY7C266-55DC | D16 | Commercial |
|  | CY7C266-55PC | P15 |  |
|  | CY7C266-55WC | W16 |  |
|  | CY7C266-55DMB | D16 | Military |
|  | CY7C266-55LMB | L55 |  |
|  | CY7C266-55QMB | Q55 |  |
|  | CY7C266-55WMB | W16 |  |

Notes:
8. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AOE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |

Document \#: 38-00086-C


## Features

- CMOS for optimum speed/power
- High speed
- 15-ns max set-up
- 12-ns clock to output
- Low power
-660 mW (commercial)
- 770 mW (military)
- On-chip edge-triggered registers
- Ideal for pipelined microprogrammed systems
- On-chip diagnostic shift register
- For serial observability and controlability of the output register
- EPROM technology
- 100\% programmable
—Reprogrammable (7C269W)
- $\mathbf{5 V} \pm \mathbf{1 0} \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- Capable of withstanding $\mathbf{>} 2001 \mathrm{~V}$ static discharge
- Slim 300-mil, 28-pin plastic or hermetic DIP (7C269)


## Functional Description

The CY7C268 and the CY7C269 are 8192 x 8 registered diagnostic PROMs. They are both organized as 8,192 words by 8 bits wide, and they have both a pipeline output register and an onboard diagnostic shift register. Both devices feature a programmable initialize byte that may be loaded into the pipeline register with the initialize signal. The programmable initialize byte is the 8,193rd byte in the PROM, and may be programmedto any desired value.
The CY7C268 has 32 pins and features full diagnostic capabilities while the CY7C269 provides limited diagnostics and is available in a space-efficient 28 -pin package. This allows the designers to optimize designs for either board-area efficiency with the CY7C269, or combine the CY7C268 with other diagnostic products using the standard interface.

## CY7C268

The CY7C268 provides 13 address signals ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ), 8 data out signals $\left(\mathrm{O}_{0}\right.$ through $\mathrm{O}_{7}$ ), $\overline{\text { ENA }}$ (enable), PCLK (pipeline clock) and INIT(initialize)forcontrol.

The fullstandardfeature diagnosticsof the CY7C268 utilize the SDI and SDO (shift in and shift out), MODE, and DCLK signals. These signals allow serial data to be shifted into and out of the diagnostic shift register at the same time the pipeline register is used for normal operation. The MODE signal is used to control the transfer of the information in the diagnostic register to the pipeline register, or the data on the output bus into the diagnostic register. The data on the output bus may be provided from the pipeline register or from an external source.
When the MODE signal is LOW, the PROM operates in a normal pipeline mode. The contents of the addressed memory location are loaded into the pipeline register on the rising edge of PCLK. the outputs are enabled with the ENA signal either synchronously or asynchronously, depending on how the device is configured when programmed. If programmed for asynchronous enable, ENA LOW enables the outputs. If configured for synchronous enable, ENA LOW will enable theoutputs synchronouslywith PCLKduring the rising edge of PCLK. ENA


## Functional Description (continued)

HIGH will synchronously disable the outputs during the rising edge of PCLK. The asynchronous initialize signal, INIT, transfers the initialize byte into the pipeline register on a HIGH to LOW transition. INIT LOW disables PCLK and must transition back to a HIGH in order to enable PCLK. DCLK shifts data into SDI and out of SDO on each rising edge.
When MODE is HIGH, the rising edge of the PCLK signal loads the pipeline register with the contents of the diagnostic register. Similarly, DCLK, in this mode, loads the diagnostic register with the information on the data output pins. The information loaded will be either the contents of the pipeline register if the outputs are enabled, or data on the bus if the outputs are disabled (in a high-impedance state).

## CY7C269

The CY7C269 is optimized for applications that require diagnostics in a minimum amount of board area. Packaged in 28 pins, it has 13 address signals ( $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ ), 8 data out signals ( $\mathrm{O}_{0}$ through $\mathrm{O}_{7}$ ), $\mathrm{E} / \mathrm{I}$ (Enable or Initialize), and CLOCK (pipeline and diagnostic clock). Additional diagnostic signals consist of MODE, SDI (shift in) and SDO (shift out). Normal pipelined operation and diagnostic operation are mutually exclusive.
When the MODE signal is LOW, the 7C269 operates in a normal pipelined mode. CLOCK functions as a pipeline clock, loading the contents of the addressed memory location into the pipeline register on each rising edge. The data will appear on the outputs if they are enabled. One pin on the 7C269 is programmed to perform either the Enable or the Initialize function. If the $\bar{E} / \bar{I}$ pin is
used for a INIT (asynchronous initialize) function, the outputs are permanently enabled and the initialize word is loaded into the pipeline register on a HIGH to LOW transition of the INIT signal. The INIT LOW disables CLOCK and must return high to re-enable CLOCK. If the $E / I$ pin is used for an enable signal, it may be programmed for either synchronous or asynchronous operation. This enable function then operates exactly the same as the 7C268.
When the MODE signal is HIGH, the 7C269 operates in the diagnostic mode. The $\overline{\mathrm{E}} / \overline{\mathrm{I}}$ signal becomes a secondary mode signal designating whether to shift the diagnostic shift register or to load either the diagnostic register or the pipeline register. If $\bar{E} / \bar{I}$ is HIGH, CLOCK performs the function of DCLK, shifting SDI into the least-significant location of the diagnostic register and all bits one location toward the most-significant location on each rising edge. The contents of the most-significant location in the diagnostic register are available on the SDO pin.
If the $E / I$ signal is LOW, SDI becomes a direction signal, transferring the contents of the diagnostic register into the pipeline register when SDI is LOW. When SDI is HIGH, the contents of the output pins are transferred into the diagnostic register. Both transfers occur on a LOW to HIGH transition of the CLOCK. If the outputs are enabled, the contents of the pipeline register are transferred into the diagnostic register. If the outputs are disabled, an external source of data may be loaded into the diagnostic register. In this condition, the SDO signal is internally driven to be the same as the SDI signal, thus propagating the "direction of transfer information" to the next device in the string.

## Selection Guide

|  |  | 7C269-15 | 7C269-18 | 7C269-25 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Set-Up Time (ns) | 15 | 18 | 25 |  |
| Maximum Clock to Output (ns) | 12 | 15 | 20 |  |
| Maximum Operating Current (mA) | Commercial | 120 | 120 | 120 |
|  | Military |  | 140 | 140 |


|  |  | 7C268-40 <br> 7C269-40 | 7C268-50 <br> 7C269-50 | 7C268-60 <br> 7C269-60 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Set-Up Time (ns) | 40 | 50 | 60 |  |
| Maximum Clock to Output (ns) |  | 20 | 25 | 25 |
| Maximum Operating Current (mA) | Commercial | 100 | 80 | 80 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\ldots \ldots \ldots \ldots . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Ambient Temperature with | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . > $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Power Applied ................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Latch-Up Cur |  | >200 mA |
| Supply Voltage to Ground Potential $\ldots . . . . .-0.5 \mathrm{~V}$ to +7.0 V DC Voltage Applied to Outputs | Operating Range |  |  |
|  | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| DC Program Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| UV Exposure . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm² | Industrial ${ }^{[1]}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |


| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C268-40 } \\ & \text { 7C269-40 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 268-50 \\ & 7 \mathrm{C} 269-50 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 7C268-60 } \\ & 7 \mathrm{C} 269-60 \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Com' |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  | 0.4 |  | 0.4 |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}},$ <br> OutputDisabled |  | -40 | +40 | -40 | +40 | $-40$ | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | 90 |  | 90 |  | 90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Com'l |  | 100 |  | 80 |  | 80 | mA |
|  |  |  | Mil |  |  |  | 120 |  | 100 |  |
| $\mathrm{V}_{\text {PP }}$ | Programming Supply Voltage |  |  | 12 | 13 | 12 | 13 | 12 | 13 | V |
| $\mathrm{I}_{\text {PP }}$ | Programming Supply Current |  |  |  | 50 |  | 50 |  | 50. | mA |
| $\mathrm{V}_{\mathrm{IHP}}$ | Input HIGH Programming Voltage |  |  | 3.0 |  | 3.0 |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |

Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See Introduction to CMOS PROMs in this Data Book for general information on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## Capacitance ${ }^{[4,6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Note:
6. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms

Test Load for - $\mathbf{1 5}$ through $\mathbf{- 2 5}$ speeds

(a)


C268-6

Equivalent to: THÉVENIN EQUIVALENT


Test Load for - 40 through -60 speeds


Equivalent to: THEVENIN EQUIVALENT

$$
\text { OUTPUT } \mathrm{O} \underbrace{\mathrm{R}_{\text {TH }} 100 \Omega} \text { 2.0V }
$$

Switching Characteristics Over the Operating Range ${ }^{3,4]}$

| Parameters | Description | 7C269-15 |  | 7C269-18 |  | 7C269-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-Up to Clock | 15 |  | 18 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Valid |  | 12 |  | 15 |  | 20 | ns |
| tew | Clock Pulse Width | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\overline{\mathrm{E}}_{\text {S }}$ Set-Up to Clock (Sync Enable Only) | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\overline{\mathrm{E}}_{\text {S }}$ Hold from Clock | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {DI }}$ | $\overline{\text { INIT }}$ to Out Valid |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\text {RI }}$ | $\overline{\text { INIT Recovery to Clock }}$ | 12 |  | 15 |  | 20 |  | ns |
| tewI | $\overline{\overline{\text { NIT }} \text { Pulse Width }}$ | 12 |  | 18 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{COS}}$ | Output Valid from Clock (Sync. Mode) |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{HZS}}$ | Output Inactive from Clock (Sync. Mode) |  | 12 |  | 15 |  | 20 | ns |
| t ${ }_{\text {doe }}$ | Output Valid from $\overline{\mathrm{E}}$ LOW (Asynch. Mode) |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {HZE }}$ | Output Inactive from $\overline{\mathrm{E}}$ HIGH (Async. Mode) |  | 12 |  | 15 |  | 20 | ns |

Switching Characteristics Over the Operating Range ${ }^{[3,4]}$ (continued)

| Parameters | Description | $\begin{aligned} & \hline 7 \mathrm{C} 268-40 \\ & 7 \mathrm{C} 269-40 \end{aligned}$ |  | $\begin{aligned} & \text { 7C268-50 } \\ & \text { 7C269-50 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 268-60 \\ & 7 \mathrm{C} 269-60 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-Up to Clock | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Valid |  | 20 |  | 25 |  | 25 | ns |
| tew | Clock Pulse Width | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\bar{E}_{\text {S }}$ Set-Up to Clock (Sync Enable Only) | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\overline{\mathrm{E}}_{\text {S }}$ Hold from Clock | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {DI }}$ | $\overline{\text { INIT }}$ to Output Valid |  | 25 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | INIT Recovery to Clock | 20 |  | 25 |  | 25 |  | ns |
| tewI | $\overline{\text { INIT Pulse Width }}$ | 25 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{COS}}$ | Output Valid from Clock (Sync. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZS}}$ | Output Inactive from Clock (Sync. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $t_{\text {DOE }}$ | Output Valid from $\overline{\mathrm{E}}$ LOW (Asynch. Mode) |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZE}}$ | Output Inactive from $\overline{\mathrm{E}} \mathrm{HIGH}$ (Async. Mode) |  | 20 |  | 25 |  | 25 | ns |

Diagnostic Mode Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description |  | 7C269-15 |  | 7C269-18 |  | 7C269-25 |  | $\begin{aligned} & \hline 7 \mathrm{C} 268-40,50,60 \\ & 7 \mathrm{C} 269-40,50,60 \\ & \hline \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {SSDI }}$ | Set-Up SDI to Clock | Com'l | 20 |  | 25 |  | 25 |  | 30 |  | ns |
|  |  | Mil |  |  | 25 |  | 30 |  | 35 |  |  |
| ${ }^{\text {t }}$ (SDI | SDI Hold from Clock | Com'l | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\text {DSDO }}$ | SDO Delay from Clock | Com'l |  | 20 |  | 25 |  | 25 |  | 30 | ns |
|  |  | Mil |  |  |  | 25 |  | 30 |  | 40 |  |
| ${ }^{\text {t }}$ DCL | Minimum ClockLOW | Com'l | 20 |  | 25 |  | 25 |  | 25 |  | ns |
|  |  | Mil |  |  | 25 |  | 25 |  | 25 |  |  |
| $\mathrm{t}_{\text {DCH }}$ | Minimum Clock HIGH | Com'l | 20 |  | 25 |  | 25 |  | 25 |  | ns |
|  |  | Mil |  |  | 25 |  | 25 |  | 25 |  |  |
| $\mathrm{t}_{\text {SM }}$ | Set-Up to Mode Change | Com'l | 20 |  | 25 |  | 25 |  | 25 |  | ns |
|  |  | Mil |  |  | 25 |  | 30 |  | 30 |  |  |
| $\mathrm{t}_{\mathrm{HM}}$ | Hold from Mode Change (7C269) | Com'l | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\mathrm{MS}}$ | Mode to SDO | Com'l |  | 20 |  | 25 |  | 25 |  | 25 | ns |
|  |  | Mil |  |  |  | 25 |  | 30 |  | 30 |  |
| $\mathrm{t}_{\mathrm{SS}}$ | SDI to SDO | Com'l |  | 30 |  | 35 |  | 40 |  | 40 | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  | 45 |  |
| ${ }^{\text {tso }}$ | Data Set-Up to DCLK | Com'l | 20 |  | 25 |  | 25 |  | 25 |  | ns |
|  |  | Mil |  |  | 25 |  | 30 |  | 30 |  |  |
| $\mathrm{t}_{\mathrm{HO}}$ | Data Hold from DCLK | Com'l | 10 |  | 10 |  | 10 |  | 10 |  | ns |
|  |  | Mil |  |  | 13 |  | 13 |  | 15 |  |  |

Switching Waveforms ${ }^{[3,4]}$
Pipeline Operation $($ Mode $=0)$


Diagnostic Waveform for the 7C268


## Switching Waveforms ${ }^{[3,4]}$ (continued)

Diagnostic Application for the 7C269 (Shifting the Shadow Register ${ }^{[8]}$ )


Diagnostic Application for the 7C269 (Parallel Data Transfer)


## Notes

7. Asynchronous enable mode only.
8. Diagnostic register $=$ shadow register $=$ shift register .
9. The mode transition to HIGH latches the asynchronous enable state. If the enable state is changed and held before leaving the diagnostic mode (mode $H \backslash L$ ) then the output impedance change delay is $t_{M S}$.

## Bit Map Data

| Programmer Address (Hex.) |  | RAM Data |
| :---: | :---: | :---: |
| Decimal | Hex | Contents |
| 0 | 0 | Data |
| $\cdot$ | $\cdot$ | $\cdot$ |
| 8191 | $1 \dot{F F}$ | Data |
| 8192 | 2000 | Init Byte |
| 8193 | 2001 | Control Byte |

## Programming Modes

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

## Control Byte

00 Asynchronous output enable (default condition)
01 Synchronous output enable
02 Asynchronous initialize (CY7C269 only)
Table 1. CY7C268 Mode Selection

| Mode |  | Pin Function ${ }^{[10]}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
|  | Other | $\mathrm{A}_{12}$ | $\mathbf{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $A_{4}-A_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Load SR to PR |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Load Output to SR |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Shift SR |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Asynchronous Enable Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Synchronous Enable Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Asynchronous Initialization Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Program Memory |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Program Verify |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Program Inhibit |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Program Synchronous Enable |  | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ |
| Program Initial Byte |  | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | VILP | $\mathrm{V}_{\mathrm{PP}}$ |


| Mode |  | Pin Function ${ }^{[10]}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $A_{0}$ | MODE | DCLK | PCLK | SDI | SDO | $\overline{\mathbf{E}}, \overline{\mathrm{E}}_{\mathbf{S}}, \mathrm{I}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $A_{0}$ | $\overline{\text { PGM }}$ | DCLK | PCLK | NA | $\overline{\text { VFY }}$ | $\mathbf{V P P}^{\text {Pr }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\text {II }} / V_{\text {IH }}$ | X | SDO | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Load SR to PR |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }} / \mathrm{V}_{\text {IH }}$ | X | SDI | X | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Load Output to SR |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IL}} / \mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | SDI | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Shift SR |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {II }} / \mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{D}_{\text {IN }}$ | SDO | X | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Asynchronous Enable Read |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\text {IL }}$ | SDO | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Synchronous Enable Read |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {II }} / \mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | SDO | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Asynchronous Initialization Read |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\text {IL }}$ | SDO | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Memory |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{0}$ | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | VIHP | $\mathrm{V}_{\mathrm{PP}}$ | High Z |
| Program Synchronous Enable |  | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Initial Byte |  | $\mathrm{V}_{\text {IHP }}$ | VILP | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |

Table 2. CY7C269 Mode Selection

| Mode |  | Pin Function ${ }^{[10]}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathbf{A}_{10}-\mathbf{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
|  | Other | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathbf{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Load SR to PR |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Load Output to SR |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | A5 | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Shift SR |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Asynchronous Enable Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Synchronous Enable Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| AsynchronousInitialization Read |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| ProgramMemory |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| Program Verify |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| ProgramInhibit |  | $\mathrm{A}_{12}$ | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |
| ProgramSynchronousEnable |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ |
| ProgramInitialize |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ |
| Program Initial Byte |  | $\mathrm{A}_{12}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{A}_{10}-\mathrm{A}_{7}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{A}_{4}-\mathrm{A}_{3}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ |


| Mode |  | Pin Function ${ }^{[10]}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{0}$ | MODE | CLK | SDI | SDO | $\overline{\mathbf{E}}, \overline{\mathbf{I}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{0}$ | $\overline{\text { PGM }}$ | CLK | NA | $\overline{\overline{V F Y}}$ | $\mathbf{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {II }} / \mathrm{V}_{\text {IH }}$ | X | High Z | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Load SR to PR |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {II }} / \mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | SDI | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Load Output to SR |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {II }} / \mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | SDI | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Shift SR |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {II }} / \mathrm{V}_{\text {IH }}$ | $\mathrm{D}_{\text {IN }}$ | SDO | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Asynchronous Enable Read |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | High Z | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Synchronous Enable Read |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }} / \mathrm{V}_{\text {IH }}$ | X | High Z | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Asynchronous Initialization Read |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | High Z | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| ProgramMemory |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| ProgramInhibit |  | $\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | High Z |
| ProgramSynchronousEnable |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| ProgramInitialize |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Initial Byte |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |

## Note:

10. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.



LCC/PLCC (Opaque Only)



Figure 1. Programming Pinouts

## Typical DC and AC Characteristics



## Ordering Information ${ }^{[11]}$

| Speed (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 40 | 100 | CY7C268-40DC | D20 | Commercial |
|  |  | CY7C268-40WC | W20 |  |
| 50 | 80 | CY7C268-50DC | D20 | Commercial |
|  |  | CY7C268-50WC | W20 |  |
|  | 120 | CY7C268-50DMB | D20 | Military |
|  |  | CY7C268-50LMB | L55 |  |
|  |  | CY7C268-50QMB | Q55 |  |
|  |  | CY7C268-50WMB | W20 |  |
| 60 | 80 | CY7C268-60DC | D20 | Commercial |
|  |  | CY7C268-60WC | W20 |  |
|  | 100 | CY7C268-60DMB | D20 | Military |
|  |  | CY7C268-60LMB | L55 |  |
|  |  | CY7C268-60QMB | Q55 |  |
|  |  | CY7C268-60WMB | W20 |  |

Notes:
11. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

| Speed (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | 120 | CY7C269-15DC | D22 | Commercial |
|  |  | CY7C269-15PC | P21 |  |
|  |  | CY7C269-15WC | W22 |  |
| 18 | 120 | CY7C269-18DC | D22 | Commercial |
|  |  | CY7C269-18PC | P21 |  |
|  |  | CY7C269-18WC | W22 |  |
|  | 140 | CY7C269-18DMB | D22 | Military |
|  |  | CY7C269-18LMB | L64 |  |
|  |  | CY7C269-18QMB | Q64 |  |
|  |  | CY7C269-18WMB | W22 |  |
| 25 | 140 | CY7C269-25DC | D22 | Commercial |
|  |  | CY7C269-25LC | L64 |  |
|  |  | CY7C269-25PC | P21 |  |
|  |  | CY7C269-25QC | Q64 |  |
|  |  | CY7C269-25WC | W22 |  |
|  |  | CY7C269-25DMB | D22 | Military |
|  |  | CY7C269-25LMB | L64 |  |
|  |  | CY7C269-25QMB | Q64 |  |
|  |  | CY7C269-25WMB | W22 |  |
| 40 | 100 | CY7C269-40DC | D22 | Commercial |
|  |  | CY7C269-40PC | P21 |  |
|  |  | CY7C269-40WC | W22 |  |
| 50 | 80 | CY7C269-50DC | D22 | Commercial |
|  |  | CY7C269-50PC | P21 |  |
|  |  | CY7C269-50WC | W22 |  |
|  | 120 | CY7C269-50DMB | D22 | Military |
|  |  | CY7C269-50LMB | L64 |  |
|  |  | CY7C269-50QMB | Q64 |  |
|  |  | CY7C269-50WMB | W22 |  |
| 60 | 80 | CY7C269-60DC | D22 | Commercial |
|  |  | CY7C269-60PC | P21 |  |
|  |  | CY7C269-60WC | W22 |  |
|  | 100 | CY7C269-60DMB | D22 | Military |
|  |  | CY7C269-60LMB | L64 |  |
|  |  | CY7C269-60QMB | Q64 |  |
|  |  | C7C269Y-60WMB | W22 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SES }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HES}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{COS}}$ | $7,8,9,10,11$ |

Diagnostic Mode Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{SSDI}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HSDI}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DSDO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DCL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DCH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HM}}{ }^{[12]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{MS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SS}}$ | $7,8,9,10,11$ |

Notes:
12. 7C269 only.

Document \#: 38-00069-C

## Features

- 0.8-micron CMOS for optimum speed/ power
- High speed
- 28 ns single access time
- 14 ns burst access time
- 16-bit-wide words
- Input Address Registered or Latched
- On-chip Programmable Burst Logic
- Programmable compatibility with many common microprocessors
- Three programmable chip selects
- Programmable output enable
- 44-pin PLCC and 44-pin LCC packages
- $100 \%$ reprogrammable in windowed packages
- TTL-compatible I/O
- Capable of withstanding greater than 2001V static discharge


## Functional Description

The CY7C270 is a 16 K -word by 16 -bit PROM designed to support a number of popular microprocessors with little or no "glue" logic. This PROM is packaged in a 44-pin PLCC package and a 44-pin LCC package. The CY7C270 is available in windowed packages for $100 \%$ reprogrammability. The memory cells utilize proven EPROM floating-gate technology.
The CY7C270 offers a number of programmable features that allow the user to
configure the PROM for use with their chosen microprocessor. The programmable features include a choice between registered and latched modes of operation. The CY7C270 also has an on-board programmable counter for burst reads. The user may select a 2 -bit, 4 -bit, or 8 -bit linear counter, or program the PROM to use the Intel 80486 burst pattern (Table 2). A separate control input (ADV) is used to choose between single reads and bursts.
The CY7C270 allows the user to independently program the polarity of each chip select ( $\mathrm{CS}_{2}-\mathrm{CS}_{0}$ ). This provides on-chip decoding of up to eight banks of PROM. The polarity of the asynchronous output enable pin (OE) is also programmable.

## Logic Block Diagram



## Selection Guide

|  |  | Cu7c270 20 | M Mc210. 3 | CY7C270-30 | CY7C270-40 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 20 | 25 | 30 | 40 |
| Maximum Operating Current (mA) | Commercial | 200 | 200 | 200 | 200 |
|  | Military |  | 250 | 250 | 250 |

[^36]
## Single Read Access in Latched Mode

In latched mode, the CY7C270 can take advantage of situations where the address is available well before the rising edge of CLK. A read is initiated when the latch is opened (on the falling edge of LE). The address is sent directly to the PROM core and to the counter. The contents of the memory location addressed by the original address are delivered to the outputs. The latch is closed when LE is deasserted.

## Burst Sequence

During a burst, the first read is initiated as a single access read. After the initial read, the LE input is held inactive. The advance enable input ( ADV ) controls the address sequencing starting with the second read. $\overline{\mathrm{ADV}}$ is sampled on the rising edge of the CLK input. If $\overline{A D V}$ is sampled LOW, the address is incremented to the next location. The number of address bits incremented by the counter is programmed by the user. The counter wraps around after reaching the maximum count without affecting other bits in the address.
Special burst advancement logic is included in the CY7C270 to support the Intel 80486 burst operation. The 80486 bursts in the non-sequential pattern shown in Table 2.
Some processors have the capability to suspend a burst. In order to suspend a burst in the CY7C270 the processor must simply deassert the $\overline{A D V}$ input. When the $\overline{A D V}$ input is reasserted the burst will continue from where it left off. It is not necessary for the processor to send a new address to the PROM.

Table 2. Look-Up Table for Use with Intel 486

| First <br> Address |  | Second <br> Address |  | Third <br> Address |  | Fourth <br> Address |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}_{\mathbf{x}+1}$ | $\mathbf{A}_{\mathbf{x}}$ | $\mathbf{A}_{\mathbf{x}+1}$ | $\mathbf{A}_{\mathbf{x}}$ | $\mathbf{A}_{\mathbf{x}+1}$ | $\mathbf{A}_{\mathbf{x}}$ | $\mathbf{A}_{\mathbf{x}+1}$ | $\mathbf{A}_{\mathbf{x}}$ |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

## Application Example 1



80486 Instruction Memory Using Two CY7C270s

## Operating Modes

The CY7C270 can be configured for use with many popular microprocessors. The PROM configuration for some of these processors is detailed in Table 1. Note that many of the processors can use either registered or latched mode depending on their speed.

Table 1. Processor-Specific PROM Configuration

| Processor | Registered/Latched | Burst Counter |
| :--- | :--- | :---: |
| SPARC | Registered | - |
| Intel 486 | Latched | Table Logic ${ }^{[1]}$ |
| 80386 | Latched | - |
| Motorola 68040 | Latched | 2-Bit Counter |
| Motorola 68030 | Latched | 2-Bit Counter |
| Intel 80960KB | Registered | 2-Bit Counter |
| Intel 80960CA | Latched | 2-Bit Counter |
| AMD 29000 | Latched | 8-Bit Counter |
| MIPS R3000 | Registered | - |
| MIPS R2000 | Registered | - |
| Motorola 88000 | Registered | 2-Bit Counter |

Notes:

1. The Intel 486 uses a non-sequential burst. The CY7C270 is equipped with a look-up table (described in Table 2) for use with this processor.

## Single Read Access in Registered Mode

A read access is initiated in registered mode on the rising edge of CLK if all three chip selects are asserted and LE is sampled LOW. The address applied to the input is stored in a register and is delivered to both the PROM core and the counter. The contents of the memory location accessed by the original address are delivered to the outputs. When $\overline{\mathrm{LE}}$ is asserted the system ignores the advance enable ( $\overline{\mathrm{ADV}}$ ) input.

C270-2

## Application Example 2



## AM29000 Instruction Memory Using Two CY7C270s

## Pin Descriptions

## Input Signals

$\mathbf{A}_{13}-\mathbf{A}_{\mathbf{0}}$ (Address lines). The address inputs are stored in a register at the rising edge of CLK if the device is programmed in registered mode. If the device is programmed in latched mode, the address inputs flow into the PROM while $\overline{\mathrm{LE}}$ is active and are captured at the rising edge of $\overline{\mathrm{LE}}$.
CLK (Clock line). The clock is used to sample the $\overline{\mathrm{ADV}}$ input. In registered mode, the clock is also used to sample $\overline{\mathrm{LE}}, \mathrm{CS}_{2}-\mathrm{CS}_{0}$, and the address.
$\overline{\mathbf{L E}}$ (Latch Enable). In registered mode, this input is sampled on the rising edge of CLK. If it is active, the address and chip selects are stored in a register. In latched mode, the address and chip selects are latched on the rising edge of this signal.
$\overline{\mathrm{ADV}}$ (Advance Enable). This signal is used for burst reads. If $\overline{\mathrm{LE}}$ is inactive, $\overline{\mathrm{ADV}}$ is sampled on the rising edge of CLK. If $\overline{\mathrm{ADV}}$ is

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs


DCProgram Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0V
UVErasure ................................... . . 7258 Wsec/cm ${ }^{2}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . $>2001 V$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$

## Pin Definitions

| Signal Name | $\mathrm{I} / \mathrm{O}$ | Description |
| :--- | :---: | :--- |
| $\mathrm{A}_{13}-\mathrm{A}_{0}$ | I | AddressInputs |
| CLK | I | Clock |
| $\overline{\mathrm{LE}}$ | I | Latch Enable |
| $\overline{\mathrm{ADV}}$ | I | Advance Enable |
| $\mathrm{CS}_{2}-\mathrm{CS}_{0}$ | I | ProgrammableChipSelects |
| OE | I | Programmable OutputEnable |
| $\mathrm{D}_{15}-\mathrm{D}_{0}$ | O | Data Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | - | Power Supply |
| $\mathrm{V}_{\mathrm{SS}}$ | - | Ground |

LOW, the counter will be incremented and the next address will be delivered to the PROM core.
$\mathbf{C S}_{\mathbf{2}}-\mathbf{C S}_{\mathbf{0}}$ (Synchronous Chip Selects). The polarity of each chip select is programmed by the user. The inputs from these pins are storedin a register on the rising edge of CLK in registered mode. In latched mode, the inputs are latched on the rising edge of $\overline{\mathrm{LE}}$. All three chip selects must be active in order to select the device.
OE (Asynchronous Output Enable). The polarity of this pin is programmable. The outputs are active when OE is asserted and tristated when OE is deasserted.

## Output Signals

$\mathbf{D}_{\mathbf{1 5}}$ - $\mathbf{D}_{\mathbf{0}}$ (Data Outputs). Data from the arraylocation addressed on inputs $\mathrm{A}_{13}-\mathrm{A}_{0}$ will appear on these pins. The output will be tri-stated if the outputs are disabled or if the chip is not selected.

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria $[2]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Notes:

2. Contact a Cypress representative for industrial temperature range specifications.
3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## Electrical Characteristics ${ }^{[4,5]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { CY7C270-20 } \\ & \text { CY7C270-25 } \end{aligned}$ |  | $\begin{aligned} & \text { CY7C270-30 } \\ & \text { CY7C270-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}(6.0 \mathrm{~mA} \mathrm{Mil})$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  | $-3.0$ | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | Note 4 |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{OH}}$, OutputDisabled |  | -40 | $+40$ | -40 | +40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[6]}$ |  | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0.0 \mathrm{~mA}$ | Com'l |  | 200 |  | 200 | mA |
|  |  |  | Military |  | 250 |  | 250 | mA |

Shaded area contains advanced information.
Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

4. See Introduction to CMOS PROMs in this Data Book for general information on testing.
5. See the last page of this specification for Group A subgroup testing information.
6. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

( 1.9 V mil) C270-7

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | CY7C270-20 |  | CY7C270-25 |  | CY7C270-30 |  | CY7C270-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CP}}$ | Clock Period | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {t }}$ CH | Clock HIGH Pulse Width | $\begin{aligned} & \mathrm{t}_{\mathrm{CP}} / \mathrm{l} \\ & 2-2 \end{aligned}$ |  | $2-2$ |  | $\begin{aligned} & \mathrm{t}_{\mathrm{CP}} / \mathrm{l} \\ & 2-2 \end{aligned}$ |  | $2^{\mathrm{t}_{\mathrm{CP}} / 2}$ |  | ns |
| ${ }^{\text {t }}$ CL | Clock LOW Pulse Width | $\begin{aligned} & \mathrm{t}_{\mathrm{CP}} / \mathrm{l} \\ & 2-2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{t}_{\mathrm{CPP} / 2} \\ & 2-2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{t}_{\mathrm{CP}} / \\ & 2-2 \end{aligned}$ |  | ${ }^{\mathrm{t}_{\mathrm{CP}} / 2}$ |  | ns |
| ${ }^{\text {t }}$ S | Address Set-Up to CLK Rise | 4 |  | 4 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold from CLK Rise | 3 |  | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {LES }}$ | $\overline{\text { LE Set-Up to CLK Rise }}$ | 4 |  | 4 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LEH }}$ | $\overline{\text { LE }}$ Hold from CLK Rise | 3 |  | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {LW }}$ | Latch Pulse Width | 10 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {ADVS }}$ | $\overline{\text { ADV }}$ Set-Up to CLK Rise | 4 |  | 4 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ADVH }}$ | $\overline{\mathrm{ADV}}$ Hold from CLK R ise | 3 |  | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {ASL }}$ | Address Set-Up to Latch Close | 4 |  | 4 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {AHL }}$ | Address Hold from Latch Close | 3 |  | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from CLK Rise | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data for Single Read |  | 28 |  | 28 |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\text {LEA }}$ | $\overline{\overline{L E}}$ Low to Data Valid for Single Read |  | 28 |  | 28 |  | 35 |  | 40 | ns |
| $t_{\text {CKA }}$ | Clock to Data for Single Read |  | 28 |  | 28 |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\text {CKB }}$ | CLK Rise to Data for Burst Read |  | 14 |  | 19 |  | 24 |  | 30 | ns |
| $\mathrm{t}_{\text {CSS }}$ | CS Set-Up to CLK Rise | 4 |  | 4 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | CS Hold from CLK Rise | 3 |  | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {cov }}$ | CLK Rise to Output Valid |  | 12 |  | 12 |  | 15 |  | 18 | ns |
| $\mathrm{t}_{\mathrm{COZ}}$ | CLK Rise to High Z Output |  | 12 |  | 12 |  | 15 |  | 18 | ns |
| $\mathrm{t}_{\text {CSOV }}$ | CS Asserted to Output Valid |  | 15 |  | 15 |  | 18 |  | 21 | ns |
| $\mathrm{t}_{\text {CSOZ }}$ | CS Deasserted to High Z Output |  | 15 |  | 15 |  | 18 |  | 21 | ns |
| $\mathrm{t}_{\text {CSSL }}$ | CS Set-Up to Latch Close | 4 |  | 4 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CSHL }}$ | CS Hold from Latch Close | 3 |  | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {LOV }}$ | Latch Open to Output Valid |  | 15 |  | 15 |  | 18 |  | 21 | ns |
| ${ }^{\text {t }}$ LOZ | Latch Open to High Z Output |  | 15 |  | 15 |  | 18 |  | 21 | ns |
| toev | OE Asserted to Output Valid |  | 12 |  | 12 |  | 15 |  | 18 | ns |
| toez | OE Deasserted to High Z Output |  | 12 |  | 12 |  | 15 |  | 18 | ns |

Shaded area contains advanced information.

## Switching Waveforms

## Single Reads - Registered Mode ${ }^{[7,8]}$



## Single Reads - Latched Mode ${ }^{[8]}$



4-Word Burst Followed by Single Read - Registered Mode ${ }^{[8]}$


Notes:
7. $\overline{\mathrm{ADV}}$ is assumed HIGH .
8. $\mathrm{CS}_{2}-\mathrm{CS}_{0}$, OE are assumed active.

Switching Waveforms (continued)
4-Word Burst Followed by Single Read - Latched Mode ${ }^{[8]}$


Suspended Burst ${ }^{[8,9]}$


Output Controlled by CS and CLK - RegisteredMode ${ }^{[10]}$


Note:
9. Burst in progress.
10. OE assumed active.


Outputs Controlled by OE ${ }^{[11]}$


Notes:
11. $\mathrm{CS}_{2}-\mathrm{CS}_{0}$ are assumed active.

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the CY7C270. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose for erasure of ultraviolet light is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be
12. OE active HIGH is a programmable option.
approximately 35 minutes. The 7C270 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Architecture Configuration Bits

The CY7C270 is configured by programming the Control Word located at the end of the programmable array $(4000 \mathrm{H})$. Table 3 gives the specific information for configuring the architecture.

Table 3. Control Word for Architecture Configuration

| Control Option | Control Word |  | Function |
| :---: | :---: | :---: | :---: |
|  | Bit | Programmed Level |  |
| $\begin{gathered} \text { OE } \\ \text { Output Enable } \end{gathered}$ | $\mathrm{D}_{0}$ | $\begin{aligned} & 0=\text { DEFAULT } \\ & 1=\text { PROGRAMMED } \end{aligned}$ | OE Active LOW OE Active HIGH |
| $\underset{\text { (Counter Configuration) }}{\mathrm{C}_{1} \mathrm{C}_{0}}$ | $\mathrm{D}_{2} \mathrm{D}_{1}$ | $\begin{aligned} & 00=\text { DEFAULT } \\ & 01=\text { PROGRAMMED } \\ & 10=\text { PROGRAMMED } \\ & 11=\text { PROGRAMMED } \end{aligned}$ | 486 2-Bit Counter Linear 2-Bit Counter Linear 4-Bit Counter Linear 8-Bit Counter |
| $\frac{\mathrm{R} / \mathrm{L}}{\text { Registered/Latched }}$ | $\mathrm{D}_{3}$ | $\begin{aligned} & 0=\text { DEFAULT } \\ & 1=\text { PROGRAMMED } \end{aligned}$ | Registered Mode Latched Mode |
| $\xrightarrow{\mathrm{CS}_{0}}$ | $\mathrm{D}_{12}$ | $\begin{aligned} & 0=\text { DEFAULT } \\ & 1=\text { PROGRAMMED } \end{aligned}$ | $\mathrm{CS}_{0}$ Active LOW $\mathrm{CS}_{0}$ Active HIGH |
| $\underset{\text { Chip Select } 1}{\mathrm{CS}_{1}}$ | $\mathrm{D}_{13}$ | $\begin{aligned} & 0=\text { DEFAULT } \\ & 1=\text { PROGRAMMED } \end{aligned}$ | $\begin{aligned} & \mathrm{CS}_{1} \text { Active LOW } \\ & \mathrm{CS}_{1} \text { Active HIGH } \end{aligned}$ |
| $\underset{C h i p ~ S e l e c t ~}{ }{ }_{C}$ | $\mathrm{D}_{14}$ | $\begin{aligned} & 0=\text { DEFAULT } \\ & 1=\text { PROGRAMMED } \end{aligned}$ | $\mathrm{CS}_{2}$ Active LOW $\mathrm{CS}_{2}$ Active HIGH |
| $\begin{gathered} \mathrm{BE} \\ \text { (Burst Enable) } \end{gathered}$ | $\mathrm{D}_{15}$ | $\begin{aligned} & 0=\text { DEFAULT } \\ & 1=\text { PROGRAMMED } \end{aligned}$ | $\begin{aligned} & \hline \text { No Burst } \\ & \text { Burst (follow } \mathrm{C}_{1} \mathrm{C}_{0} \text { ) } \end{aligned}$ |

## Bit Map

| Programmer Address (Hex) | RAM Data |
| :---: | :--- |
| 0000 | Data |
| . | $\vdots$ |
| $\vdots$ | $\vdots$ |
| 3 FFF | Data |
| 4000 | Control Word |

Control Word $(4000 \mathrm{H}$ - default state is 00 H$)$
$\mathrm{D}_{15} \quad \mathrm{D}_{0}$
BE CS $2_{2} \mathrm{CS}_{1} \mathrm{CS}_{0}$ XXXXXXXXR/LC1 $\mathrm{C}_{0} \mathrm{OE}$

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 4. Program Mode Table

| Mode | $\mathbf{V}_{\mathbf{P P}}$ | $\overline{\mathbf{P G M}}$ | $\overline{\mathrm{VFY}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: | :---: |
| Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |
| Program Enable | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\text {IHP }}$ | Data |
| Program Verify | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | Data |

Table 5. Configuration Mode Table

| Mode | $\mathbf{V P P}^{\text {Pr }}$ | $\overline{\text { PGM }}$ | $\overline{\mathbf{V F Y}}$ | $\mathbf{A}_{2}$ | $\mathrm{D}_{0}-\mathrm{D}_{15}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Program Inhibit | $V_{\text {PP }}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | High Z |
| Program Control Word | VPP | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | Control Word |
| Verify Control Word | VPP | $\mathrm{V}_{\text {IHP }}$ | VILP | $V_{\text {PP }}$ | Control Word |

Table 6. Signature Mode Table

| Signature Mode | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{A}_{\mathbf{9}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: |
| Cypress Code | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathbf{0 0 3 4 \mathrm { H }}$ |
| Device Code | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | 0013 H |



Figure 1. Programming Pinout

SEMICONDUCTOR
Ordering Information ${ }^{[13]}$

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 20 | CY7C270-20HC | H67 | Commercial |
|  | CY7C270-20JC | J67 |  |
| 25 | CY7C270-25HC | H67 | Commercial |
|  | CY7C270-25JC | J67 |  |
|  | CY7C270-25HMB | H67 | Military |
|  | CY7C270-25LMB | L67 |  |
|  | CY7C270-25QMB | Q67 |  |
| 30 | CY7C270-30HC | H67 | Commercial |
|  | CY7C270-30JC | J67 |  |
| 40 | CY7C270-40HC | H67 | Commercial |
|  | CY7C270-40JC | J67 |  |
|  | CY7C270-40HMB | H67 | Military |
|  | CY7C270-40LMB | L67 |  |
|  | CY7C270-40QMB | Q67 |  |

Shaded area contains advanced information.

## Note:

13. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LES}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LEH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADVS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ADVH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CKA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CKB}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LEA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OEV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ASL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSSL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AHL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSHL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSOV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LOV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{COV}}$ | $7,8,9,10,11$ |

Document \#: 38-00179-A

## Switched and Reprogrammable

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
-30 ns (commercial)
- 35 ns (military)
- Low power
-660 mW (commercial)
-715 mW (military)
- Super low standby power
-Less than 165 mW when deselected
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim 300-mil package (7C271)
- Direct replacement for bipolar PROMs
- Capable of withstanding $\mathbf{>} 2001 \mathrm{~V}$ static discharge


## Functional Description

The CY7C271 and CY7C274 are highperformance 32,768 -word by 8 -bit CMOS PROMs. When disabled (CE HIGH), the 7C271/7C274 automatically powers down into a low-power stand-by mode. The CY7C271 is packaged in the $300-\mathrm{mil}$ slim package. The CY7C274 is packaged in the industry standard 600 -mil package. Both the 7C271 and 7C274 are available in a cerDIP package equipped with an erasure window to provide for reprogrammability. When exposed to UV light, the PROM is erased and can be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C271 and CY7C274 offer the advantage of lower power, superior performance, and programming yield. The EPROM cell requires only 12.5 V for the super voltage, and low current requirements allow for gang programming. The EPROM cells allow each memory location to be tested $100 \%$ because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming, the product will meet DC and $A C$ specification limits.
Reading the 7C271 is accomplished by placing active LOW signals on $\mathrm{CS}_{1}$ and CE , and an active HIGH on $\mathrm{CS}_{2}$. Reading the 7C274 is accomplished by placing active LOW signals on OE and CE. The contents of the memory location addressed by the address lines $\left(\mathrm{A}_{0}-\mathrm{A}_{14}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.


## Selection Guide

|  |  | $\begin{aligned} & \text { 7C271-30 } \\ & \text { 7C274-30 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 7C271-35 } \\ & \text { 7C274-35 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 7C271-45 } \\ & \text { 7C274-45 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { 7C271-55 } \\ & \text { 7C274-55 } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time | (ns) | 30 | 35 | 45 | 55 |
| Maximum Operating | Com'l | 120 | 120 | 120 | 120 |
| Current (mA) | Military |  | 130 | 130 | 130 |
| Standby Current(mA) | Com'l | 30 | 30 | 30 | 30 |
|  | Military |  | 40 | 40 | 40 |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots . \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots . . \quad-3.0 \mathrm{~V}$ to +7.0 V
DC Program Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0 V
Static Discharge Voltage ............................ $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)

Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
UVExposure . . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/ $\mathrm{cm}^{2}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range ${ }^{[3]}$



## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. Contact a Cypress representative for information on industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. $\quad 6.0 \mathrm{~mA}$ military
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
6. Sce Introduction to CMOS PROMs in this Data Book for general information on testing.

## AC Test Loads and Waveforms ${ }^{[6]}$



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT 0 1.90V MILITARY
C271-8

Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | $\begin{aligned} & \text { 7C271-30 } \\ & \text { 7C274-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C271-35 } \\ & 7 \mathrm{C} 274-35 \end{aligned}$ |  | $\begin{aligned} & \text { 7C271-45 } \\ & \text { 7C274-45 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C271-55 } \\ & \text { 7C274-55 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {AA }}$ | Address to Output Valid |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | ChipSelect Inactive to High Z ( $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{2}, 7 \mathrm{C} 271$ Only) |  | 20 |  | 25 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Active to Output Valid ( $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{2}$, 7C271 Only) |  | 20 |  | 25 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\text {HzOE }}$ | Output Enable Inactive to High Z ( $\overline{\mathrm{OE}}, 7 \mathrm{C} 274$ Only) |  | 20 |  | 25 |  | 25 |  | 30 | ns |
| toe | Output Enable Active to Output Valid ( $\overline{\mathrm{OE}}, 7 \mathrm{C} 274$ Only) |  | 20 |  | 25 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {HZCE }}$ | Chip Enable Inactive to High Z ( $\overline{\mathrm{CE}}$ Only) |  | 35 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Active to Output Valid ( $\overline{\mathrm{CE}}$ Only) |  | 35 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Enable Active to Power Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Enable Inactive to Power Down |  | 35 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from AddressChange | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## Switching Waveform



Note:
7. $\mathrm{CS}_{2}$ and $\overline{\mathrm{CS}}_{1}$ are used on the 7 C 271 only. $\overline{\mathrm{OE}}$ is used on the 7 C 274 only.
lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Modes

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. CY7C271 Mode Selection

| Mode |  | Pin Function ${ }^{[8]}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | CE | $\mathrm{CS}_{2}$ | $\mathrm{CS}_{1}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\overline{\text { VFY }}$ | $\overline{\text { PGM }}$ | $\mathbf{V P P}$ | $\mathrm{D}_{7}-\mathrm{D}_{\mathbf{0}}$ |
| Read |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Power Down |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | High Z |
| Output Disable |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IL }}$ | X | High Z |
| Output Disable |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | X | X | $\mathrm{V}_{\text {IH }}$ | High Z |
| Program |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }} / \mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | High Z |
| Blank Check |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }} / \mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |

Table 2. CY7C274 Mode Selection

| Mode |  | Pin Function ${ }^{[8]}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{C E}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\overline{\mathbf{V F Y}}$ | $\overline{\text { PGM }}$ | $\mathbf{V P P}^{\text {P }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IH }}$ | X | X | High Z |
| Power Down |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | X | High Z |
| Program |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }} / \mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | High Z |
| Blank Check |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }} / \mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |

Note:
8. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.

CY7C271

SEMICONDUCTOR


LCC
Top View


Figure 1. Programming Pinouts

## Typical DC and AC Characteristics









C271-14

Ordering Information ${ }^{[9]}$

| Speed <br> (ns) | Ordering Code | Package Type | $\begin{aligned} & \hline \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 30 | CY7C271-30DC | D16 | Commercial |
|  | CY7C271-30JC | J65 |  |
|  | CY7C271-30WC | W22 |  |
| 35 | CY7C271-35DC | D22 | Commercial |
|  | CY7C271-35JC | J65 |  |
|  | CY7C271-35PC | P21 |  |
|  | CY7C271-35WC | W22 |  |
|  | CY7C271-35DMB | D22 | Military |
|  | CY7C271-35KMB | K74 |  |
|  | CY7C271-35LMB | L55 |  |
|  | CY7C271-35QMB | Q55 |  |
|  | CY7C271-35WMB | W22 |  |
| 45 | CY7C271-45DC | D22 | Commercial |
|  | CY7C271-45JC | J65 |  |
|  | CY7C271-45PC | P21 |  |
|  | CY7C271-45WC | W22 |  |
|  | CY7C271-45DMB | D22 | Military |
|  | CY7C271-45KMB | K74 |  |
|  | CY7C271-45LMB | L55 |  |
|  | CY7C271-45QMB | Q55 |  |
|  | CY7C271-45TMB | T74 |  |
|  | CY7C271-45WMB | W22 |  |
| 55 | CY7C271-55DC | D22 | Commercial |
|  | CY7C271-55JC | J65 |  |
|  | CY7C271-55PC | P21 |  |
|  | CY7C271-55WC | W22 |  |
|  | CY7C271-55DMB | D22 | Military |
|  | CY7C271-55KMB | K74 |  |
|  | CY7C271-55LMB | L55 |  |
|  | CY7C271-55QMB | Q55 |  |
|  | CY7C271-55TMB | T74 |  |
|  | CY7C271-55WMB | W22 |  |

Note:
9. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

| Speed <br> (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 30 | CY7C274-30DC | D16 | Commercial |
|  | CY7C274-30JC | J65 |  |
|  | CY7C274-30PC | P15 |  |
|  | CY7C274-30WC | W16 |  |
| 35 | CY7C274-35DC | D16 | Commercial |
|  | CY7C274-35JC | J65 |  |
|  | CY7C274-35PC | P15 |  |
|  | CY7C274-35WC | W16 |  |
|  | CY7C274-35DMB | D16 | Military |
|  | CY7C274-35KMB | K74 |  |
|  | CY7C274-35LMB | L55 |  |
|  | CY7C274-35QMB | Q55 |  |
|  | CY7C274-35TMB | T74 |  |
|  | CY7C274-35WMB | W16 |  |
| 45 | CY7C274-45DC | D22 | Commercial |
|  | CY7C274-45JC | J65 |  |
|  | CY7C274-45PC | P15 |  |
|  | CY7C274-45WC | W16 |  |
|  | CY7C274-45DMB | D16 | Military |
|  | CY7C274-45KMB | K74 |  |
|  | CY7C274-45LMB | L55 |  |
|  | CY7C274-45QMB | Q55 |  |
|  | CY7C274-45TMB | T74 |  |
|  | CY7C274-45WMB | W16 |  |
| 55 | CY7C274-55DC | D16 | Commercial |
|  | CY7C274-55JC | J65 |  |
|  | CY7C274-55PC | P15 |  |
|  | CY7C274-55WC | W16 |  |
|  | CY7C274-55DMB | D16 | Military |
|  | CY7C274-55KMB | K74 |  |
|  | CY7C274-55LMB | L55 |  |
|  | CY7C274-55QMB | Q55 |  |
|  | CY7C274-55TMB | T74 |  |
|  | CY7C274-55WMB | W16 |  |

## MILITARY SPECIFICATIONS <br> Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}[10]$ | $7,8,9,10,11$ |
| $\left.\mathrm{t}_{\mathrm{OE}}{ }^{11]}\right]$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}$ | $7,8,9,10,11$ |

Notes:
10. 7C274 and 7C271 ( $\overline{\mathrm{CS}}_{2}, \mathrm{CS}_{3}$ and $\overline{\mathrm{CS}}_{4}$ only).
11. 7 C 271 only.

## SMD Cross Reference

| SMD <br> Number | Suffix | Cypress <br> Number |
| :--- | :--- | :--- |
| $5962-89817$ | 01 XX | CY7C271-55WMB |
| $5962-89817$ | 01 YX | CY7C271-55TMB |
| $5962-89817$ | 01 ZX | CY7C271-55QMB |
| $5962-89817$ | $02 X X$ | CY7C271-45WMB |
| $5962-89817$ | $02 Y X$ | CY7C271-45TMB |
| $5962-89817$ | 02 ZX | CY7C271-45QMB |

Document \#: 38-00068-F

## Reprogrammable 16K x 16 Registered PROM

## Features

- 0.8-micron CMOS for optimum speed/ power
- High speed
- $\mathbf{2 5} \mathrm{ns}$ max set-up
- $\mathbf{2 5}$ ns clock to output
- 16-bit-wide words
- Registered outputs
- Programmable synchronous or asynchronous output enable
- Initialization capability
-Separate control pin (INIT)
- Programmable initialization word
- 40-pin, 600-mil-wide DIP packages
- 44-pin PLCC and 44-pin LCC packages
- $100 \%$ reprogrammable in windowed packages
- TTL-compatible I/O
- Capable of withstanding greater than 2001V static discharge


## Functional Description

The CY7C272 is a high-performance 16 K -word by 16 -bit CMOS PROM with output registers. It is available in 40-pin, 600 -mil-wide DIP packages and 44-pin PLCC and LCC packages. The 7C272 is $100 \%$ reprogrammable in windowed packages. The memory cells utilize proven EPROM floating gate technology and word-wide programming algorithms. The CY7C272 is a plug-in replacement for EPROM devices.
The CY7C272 features a programmable synchronous or asynchronous output enable and a programmable initialization word.
In order to read the CY7C272, an address is placed on the address lines $\left(\mathrm{A}_{13}-\mathrm{A}_{0}\right)$. The data stored at the array location addressed by the address lines is placed in
the output registers at the rising edge of CLK. The data will remain on the outputs until the following rising edge of CLK.
If asynchronous output enable is being used, the outputs will enter the active state whenever a LOW is placed on $\overline{O E}$. If a HIGH is placed on $\overline{O E}$, the outputs will be tri-stated. If the synchronous output enable is being used, the outputs will enter the active state following the first rising edge of CLK after a LOW is placed on OE. The outputs will be three-stated following the first rising edge of CLK after a HIGH is placed on OE.
An initialization control input (INIT) is provided. Applying a LOW to INIT causes an immediate load of the programmable initialize word into the output registers and onto the outputs. The output enable must be active when reading the initialization word. The INIT LOW disables CLK and must return HIGH to reenable CLK.

Logic Block Diagram


## Pin Configurations



C272-2

## Selection Guide

|  |  | CY7C272-25 | CY7C272-30 |
| :--- | :--- | :---: | :---: |
| MaximumSet-Up Time(ns) | 25 | 30 |  |
| Maximum Clock to Output (ns) | Commercial | 25 | 30 |
| MaximumOperating <br> Current(mA) | Military | 200 | 200 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)


## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature

SEMICONDUCTOR
Electrical Characteristics ${ }^{[3,4]}$

| Parameter | Description | Test Conditions |  | CY7C272-25 |  | CY7C272-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | mA Mil) |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HI for All Inputs. | H Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LO for All Inputs. | Voltage | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \\ & \text { OutputDisabled } \end{aligned}$ |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[5]}$ |  | -20 | -90 | $-20$ | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0.0 \mathrm{~mA}$ | Com'l |  | 200 |  | 200 | mA |
|  |  |  | Mil |  |  |  | 250 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| CIN | InputCapacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 10 | pF |
| Cout | OutputCapacitance |  | 10 | pF |

Notes:
3. See Introduction to CMOS PROMs in this Data Book for general information on testing.
4. See the last page of this specification for Group A subgroup testing information.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## AC Test Loads and Waveforms


(a)

R1 $500 \Omega$
 JIG AND SCOPE
(b) High Z Load

Equivalent to: THEVENIN EQUIVALENT

$$
200 \Omega \quad(250 \Omega \text { Mil })
$$

OUTPUT O——~ 2.0 V ( 1.9 V Mil)

Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | CY7C272-25 |  | CY7C272-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CP}}$ | Clock Period | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH Pulse Width | $\mathrm{t}_{\mathrm{CP} / 2-2}$ |  | $\mathrm{t}_{\mathrm{CP}} / 2-2$ |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW Pulse Width | $\mathrm{t}_{\mathrm{CP} / 2-2}$ |  | $\mathrm{t}_{\mathrm{CP} / 2-2}$ |  | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Valid to CLK Rise | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold from CLK Rise | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {CKO }}$ | Clock Rise to Output Data |  | 25 |  | 30 | ns |
| toes | $\overline{\mathrm{OE}}$ Set-Up to CLK Rise | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {OEH }}$ | $\overline{\mathrm{OE}}$ Hold from CLK Rise | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {cov }}$ | Clock Rise to Output Valid |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{COZ}}$ | Clock Rise to High Z Output |  | 25 |  | 30 | ns |
| toev | $\overline{\text { OE }}$ LOW to Output Valid |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {OEZ }}$ | $\overline{\text { OE }}$ HIGH to High Z Output |  | 25 |  | 30 | ns |
| tiw | INIT Pulse Width | 15 |  | 18 |  | ns |
| $\mathrm{t}_{\text {IDV }}$ | $\overline{\text { INIT LOW to Data Valid }}$ |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ICR}}$ | $\overline{\text { INIT }}$ Recovery to CLK | 15 |  | 18 |  | ns |

## Switching Waveforms

## Read Operation Timing Diagram ${ }^{[6]}$



Asynchronous Output Enable


SEMICONDUCTOR
Switching Waveforms (continued)

## Synchronous Output Enable



Asynchronous Initialization Timing Diagram ${ }^{[6]}$


C272-10

## Architecture Configuration Bits

The CY7C272 has two user-programmable options in addition to the reprogrammable data array. For detailed programming information, contact your local Cypress representative.

The first programmable option determines the operation of the output enable. When this control bit is programmed with a 0 , the output enable operates asynchronously. When this control bit is programmed with a 1 , the output enable operates synchronously. The initialization word is also user-programmable.

| Control Option | Control Word |  | Function |
| :---: | :---: | :---: | :---: |
|  | Bit | Programmed Level |  |
| OS | $\mathrm{D}_{0}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\overline{\overline{\mathrm{OE}} A s y n c h r o n o u s}$ OESynchronous |

## Bit Map

| Programmer Address (Hex) | RAM Data |
| :---: | :--- |
| 0000 | Data |
| . | . |
| $\cdot$ | . |
| 3 FFF | Data |
| 4000 | Control Word |
| 4001 | InitializationWord |

Control Word (4000H)
$\mathrm{D}_{15}$
XXXXXXXXXX
$\mathrm{D}_{0}$
XXXXXXXXXXXXXXXOS

SEMICONDUCTOR

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C272 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 35 minutes. The 7C272 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Modes

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please
see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Program Mode Table

| Mode | $\mathbf{V}_{\mathbf{P P}}$ | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\mathrm{D}_{0}-\mathrm{D}_{15}$ |
| :---: | :---: | :---: | :---: | :---: |
| Program Inhibit | $V_{\text {PP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | High Z |
| Program Enable | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{IHP}}$ | Data |
| Program Verify | VPP | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | Data |

Table 2. Signature Mode Table

| Signature Mode | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{A}_{\mathbf{9}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: |
| Cypress Code | $\mathbf{V}_{\mathbf{I L P}}$ | $\mathbf{V}_{\mathrm{PP}}$ | 0034 (hex) |
| Device Code | $\mathbf{V}_{\text {IHP }}$ | $\mathbf{V}_{\mathrm{PP}}$ | 0016 (hex) |

Table 3. Configuration Mode Table ${ }^{[7]}$

| Mode | $\mathbf{V}_{\mathrm{PP}}$ | $\overline{\mathbf{P G M}}$ | $\overline{\mathrm{FFY}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{4}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | X | $\mathbf{X}$ | High |
| Program Control Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | Control Word |
| Verify Control Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | Control Word |
| Program Init Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | Init Word |
| Verify Init Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | Init Word |

## Notes:

7. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.


Figure 1. Programming Pinouts


Ordering Information ${ }^{[8]}$

| Speed (ns) |  | OrderingCode | Package Type | OperatingRange |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AS }}$ | $\mathbf{t c k o}$ |  |  |  |
| 25 | 25 | CY7C272-25DC | D18 | Commercial |
|  |  | CY7C272-25HC | H67 |  |
|  |  | CY7C272-25JC | J67 |  |
|  |  | CY7C272-25PC | P17 |  |
|  |  | CY7C272-25WC | W18 |  |
| 30 | 30 | CY7C272-30DC | D18 | Commercial |
|  |  | CY7C272-30HC | H67 |  |
|  |  | CY7C272-30JC | J67 |  |
|  |  | CY7C272-30PC | P17 |  |
|  |  | CY7C272-30WC | W18 |  |
|  |  | CY7C272-30DMB | D18 | Military |
|  |  | CY7C272-30HMB | H67 |  |
|  |  | CY7C272-30LMB | L67 |  |
|  |  | CY7C272-30QMB | Q67 |  |
|  |  | CY7C272-30WMB | W18 |  |

Notes:
8. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS
Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CKO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OES}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OEH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{COV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OEV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IDV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ICR}}$ | $7,8,9,10,11$ |

Document \#: 38-00180-A

## 16K x 16 Power Switched and Reprogrammable PROM

## Features

- 0.8-micron CMOS for optimum speed/ power
- High speed
- 40 ns access time
- 16-bit-wide words
- 40-pin, 600-mil-wide DIP packages
- 44-pin PLCC and 44-pin LCC packages
- Direct replacement for EPROMs
- $\mathbf{1 0 0 \%}$ reprogrammable in windowed packages
- TTL-compatible I/O
- Capable of withstanding greater than 2001V static discharge


## Functional Description

The CY7C273 is a high-performance 16 K -word by 16 -bit CMOS PROM. It is available in 40 -pin, 600 -mil-wide DIP packages and 44-pin PLCC and LCC packages. The CY7C273 is $100 \%$ reprogrammable in windowed packages. The memory cells utilize proven EPROM floating-gate technology and word-wide programming algorithms.

The CY7C273 is a plug-in replacement for EPROM devices. When deselected, the CY7C273 automatically powers down into a low-power standby mode.
Reading is accomplished by placing an active LOW signal on $\overline{O E}$ and CE. The contents of the memory location addressed by the address lines $\left(\mathrm{A}_{13}-\mathrm{A}_{10}\right)$ will become available on the output lines ( $D_{15}$ $-D_{0}$ ). The data will remain on the outputs until the address changes or the outputs are disabled.


## Selection Guide

|  |  | CY7C273-40 | CY7C273-45 |
| :--- | :--- | :---: | :---: |
| Maximum Access Time(ns) |  | 40 | 45 |
| Maximum OperatingCurrent(mA) | Commercial | 200 | 200 |
|  | Military |  | 250 |
| Maximum Standby Current(mA) | Commercial | 40 | 40 |
|  | Military |  | 50 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential. -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
DC Program Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0V
UVErasure ................................... 7258 Wsec/cm ${ }^{2}$

Static Discharge Voltage ............................... . . >2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria[ $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics ${ }^{[3,4]}$

| Parameter | Description | Test Conditions |  | CY7C273-40 |  | CY7C273-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | Com'l | 2.4 |  | 2.4 |  | V |
|  |  |  | Mil |  |  | 2.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ | Mil |  |  |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{VOL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}, \\ & \text { OutputDisabled } \end{aligned}$ |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current ${ }^{5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 200 |  | 200 | mA |
|  |  |  | Mil |  |  |  | 250 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current | Chip Enable Inactive,$\mathrm{CE} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{OUT}}=0.0 \mathrm{~mA}$ | Com'l |  | 40 |  | 40 | mA |
|  |  |  | Mil |  |  |  | 50 |  |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature
3. See the last page of this specification for Group A subgroup testing information.
4. SeeIntroduction to CMOS PROMs in this Data Book for general information on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds..

## AC Test Loads and Waveforms


$\begin{array}{ll}\text { (a) SCOPE } & \text { (b) High Z Load }\end{array}$


C273-5

Equivalent to: THEVENIN EQUIVALENT $200 \Omega \quad(250 \Omega$ Mil) OUTPUT O——

Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description |  | CY7C273-40 |  | CY7C273-45 |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Units |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Data Valid |  | 40 |  | 45 |  |
| $\mathrm{t}_{\mathrm{CEV}}$ | $\overline{\mathrm{CE}}$ LOW to Output Valid |  | 45 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{CEZ}}$ | $\overline{\mathrm{CE}}$ HIGH to High Z Output |  | 45 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{OEV}}$ | $\overline{\mathrm{OE}}$ LOW to Output Valid |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{OEZ}}$ | $\overline{\mathrm{OE}}$ HIGH to High Z Output |  | 25 |  | 30 | ns |

## Switching Waveforms

Read Operation Timing Diagram ${ }^{[6]}$


Chip Enable and Output Enable Timing Diagrams


Notes:
6. $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}$ assumed LOW.

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C273 in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 35 minutes. The 7C273 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the EPROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of
this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Program Mode Table

| Mode | $\mathbf{V}_{\mathbf{P P}}$ | $\overline{\mathbf{P G M}}$ | $\overline{\mathbf{V F Y}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: | :---: |
| Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathbf{I H P}}$ | High Z |
| Program Enable | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | Data |
| Program Verify | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | Data |

Table 2. Signature Mode Table

| Signature Mode | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{A}_{\mathbf{9}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: |
| Cypress Code | $\mathbf{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathbf{0 0 3 4 \mathrm { H }}$ |
| Device Code | $\mathbf{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathbf{0 0 1 7 \mathrm { H }}$ |




Figure 1. Programming Pinouts

## Ordering Information ${ }^{[7]}$

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 40 | CY7C273-40DC | D18 | Commercial |
|  | CY7C273-40HC | H67 |  |
|  | CY7C273-40JC | J67 |  |
|  | CY7C273-40PC | P17 |  |
|  | CY7C273-40WC | W18 |  |
| 45 | CY7C273-45DC | D18 | Commercial |
|  | CY7C273-45HC | H67 |  |
|  | CY7C273-45JC | J67 |  |
|  | CY7C273-45PC | P17 |  |
|  | CY7C273-45WC | W18 |  |
|  | CY7C273-45DMB | D18 | Military |
|  | CY7C273-45HMB | H67 |  |
|  | CY7C273-45LMB | L67 |  |
|  | CY7C273-45QMB | Q67 |  |
|  | CY7C273-45WMB | W18 |  |

7. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CEV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OEV}}$ | $7,8,9,10,11$ |

Document \#: 38-00182-A

- TTL-compatible I/O


## Features

- 0.8-micron CMOS for optimum speed/ power
- High speed
- 20 ns max set-up
- 12 ns clock to output
- 16-bit-wide words
- Registered outputs
- Three programmable input chip selects
- Synchronous or asynchronous chip selects
- Programmable output enable
- Initialization capability
—Separate control pin (INIT)
- Programmable initialization word
- Programmable synchronous or asynchronous Init
- 44-pin PLCC and 44-pin LCC packages
- $100 \%$ reprogrammable in windowed packages


## Reprogrammable 16K x 16 Registered PROM

$\left(A_{13}-A_{0}\right)$ is placed in the output register at the rising edge of CLK. The data will remain on the outputs until the following rising edge of CLK.
An initialization control input (INIT) is provided. The initialization mode can be programmed to operate either synchronously or asynchronously. If the synchronous mode is being used, when INIT is LOW during the rising edge of CLK, a separate, programmable initialization word appears on the output at the next rising edge of CLK. The chip selects and output enable must be active when reading the initialization word.
If the asynchronous initialize mode is being used, applying a LOW to INIT causes an immediate load of the programmable initialize word into the output registers and onto the outputs. The chip selects and output enable must be active when reading the initialization word. The asynchronous INIT LOW disables CLK and must retum HIGH to re-enable CLK.

Logic Block Diagram


## Pin Configurations



## Selection Guide

|  |  | CY7C275-20 | CY7C275-25 | CY7C275-30 |
| :--- | :--- | :---: | :---: | :---: |
| MaximumSet-Up Time(ns) | 20 | 25 | 30 |  |
| Maximum Clock to Output (ns) | 12 | 15 | 18 |  |
| MaximumOperating <br> Current(mA) | Commercial | 200 | 200 | 200 |
|  | Military |  | 250 | 250 |

Shaded areas contain advanced information.

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)


Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015) Latch-UpCurrent ................................ $\quad>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial 1$]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics ${ }^{[3,4]}$

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { CY7C275-20 } \\ & \text { CY7C275-25 } \\ & \text { CY7C275-30 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{(6}$. |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HI | All Inputs | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LO | All Inputs | $-3.0$ | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OL }} \leq \mathrm{V}_{\text {OUT }} \leq$ | Disabled | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[5]}$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0.0 \mathrm{~mA}$ | Com'l |  | 200 | mA |
|  |  |  | Mil |  | 250 |  |

## Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See Introduction to CMOS PROMs in this Data Book for general information on testing.
4. See the last page of this specification for Group A subgroup testing information.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms

OUTPUT O——n
SCOPE


C275-4

Equivalent to: THÉVENIN EQUIVALENT
$200 \Omega$ ( $250 \Omega \mathrm{Mil}$ )
OUTPUT O—— 2.0 V ( 1.9 V Mil)
C275-5
Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | CY7C275-20 |  | CY7C275-25 |  | CY7C275-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CP}}$ | Clock Period | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH Pulse Width | ${ }_{\mathrm{t}_{\mathrm{C}} / 2-2}$ |  | $\mathrm{t}_{\mathrm{CP} / 2} / 2$ |  | $\mathrm{t}_{\mathrm{CP} / 2-2}$ |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW Pulse Width | $\mathrm{t}_{\mathrm{CP} / 2-2}$ |  | $\mathrm{t}_{\mathrm{CP} / 2-2}$ |  | $\mathrm{t}_{\mathrm{CP} / 2-2}$ |  | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Valid to CLK Rise | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold from CLK Rise | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CKO}}$ | Clock Rise to Output Data |  | 12 |  | 15 |  | 18 | ns |
| $\mathrm{t}_{\text {CSS }}$ | CS Set-Up to CLK Rise | 4 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | CS Hold from CLK Rise | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{COV}}$ | Clock Rise to Output Valid |  | 12 |  | 15 |  | 18 | ns |
| $\mathrm{t}_{\mathrm{COZ}}$ | Clock Rise to High Z Output |  | 12 |  | 15 |  | 18 | ns |
| toev | OE Active to Output Valid |  | 12 |  | 15 |  | 18 | ns |
| $\mathrm{t}_{\text {OEZ }}$ | OE Inactive to High Z Output |  | 12 |  | 15 |  | 18 | ns |
| $\mathrm{t}_{\text {IS }}$ | $\overline{\text { INIT }}$ Set-Up to CLK Rise | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {IH }}$ | $\overline{\overline{I N I T}}$ Hold from CLK Rise | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {IW }}$ | Asynchronous Init Pulse Width | 12 |  | 15 |  | 18 |  | ns |
| $\mathrm{t}_{\text {IDV }}$ | Asynchronous Init to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {ICR }}$ | Asynchronous Init Recovery to CLK | 12 |  | 15 |  | 18 |  | ns |
| tcsov | CS Active to Output Valid |  | 15 |  | 18 |  | 21 | ns |
| $\mathrm{t}_{\mathrm{CSOZ}}$ | CS Inactive to High Z Output |  | 15 |  | 18 |  | 21 | ns |

Shaded areas contain advanced information.

## Switching Waveforms

Read Operation ${ }^{[6]}$


Synchronous Chip Select and Output Enable


## Asynchronous Chip Select and Output Enable



Notes:
6. $\mathrm{CS}_{2}-\mathrm{CS}_{0}$, OE assumed active

Switching Waveforms (continued)
Synchronous Initialization Timing Diagram ${ }^{[6]}$


Asynchronous Initialization Timing Diagram ${ }^{[6]}$


## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C275 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 35 minutes. The 7C275 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Program Mode Table

| Mode | $\overline{V_{P P}}$ | $\overline{\mathbf{P G M}}$ | $\overline{\mathbf{V F Y}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: | :---: |
| Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | High Z |
| Program Enable | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | Data |
| Program Verify | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | Data |

Table 2. Signature Mode Table

| Signature Mode | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{A}_{\mathbf{9}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: |
| Cypress Code | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | 0034 (hex) |
| Device Code | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | 0014 (hex) |

## Bit Map

| Programmer Address (Hex) | RAM Data |
| :---: | :--- |
| 0000 | Data |
| $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ |
| 3 FFF | Data |
| 4000 | Control Word |
| 4001 | Initialization Word |

Control Word (4000H)


Table 3. Configuration Mode Table ${ }^{[7]}$

| Mode | $\overline{V_{P P}}$ | $\overline{\mathbf{P G M}}$ | $\overline{\mathbf{V F Y}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{4}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathbf{X}$ | $\mathbf{X}$ | High Z |
| Program Control Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | Control Word |
| Verify Control Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | Control Word |
| Program Init Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | Init Word |
| Verify Init Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | Init Word |

Notes:
7. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.

Ordering Information ${ }^{[8]}$


Figure 1. Programming Pinout

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |


| Speed (ns) |  | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AS }}$ | $\mathrm{t}_{\text {CKO }}$ |  |  |  |
| 20 | 12 | CY7C275-20HC | H67 | Commercial |
|  |  | CY7C275-20JC | J67 |  |
| 25 | 15 | CY7C275-25HC | H67 | Commercial |
|  |  | CY7C275-25JC | J67 |  |
|  |  | CY7C275-25HMB | H67 | Military |
|  |  | CY7C275-25LMB | L67 |  |
|  |  | CY7C275-25QMB | Q67 |  |
| 30 | 18 | CY7C275-30HC | H67 | Commercial |
|  |  | CY7C275-30JC | J67 |  |
|  |  | CY7C275-30HMB | H67 | Military |
|  |  | CY7C275-30LMB | L67 |  |
|  |  | CY7C275-30QMB | Q67 |  |

Shaded areas contain advanced information.
Notes:
8. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CKO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{COV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OEV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IDV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ICR}}$ | $7,8,9,10,11$ |

Document \#: 38-00181-A

Features

- 0.8-micron CMOS for optimum speed/ power
- High speed
- 25 ns access time
- 16-bit-wide words
- Three programmable chip selects
- Programmable output enable
- 44-pin PLCC and 44-pin LCC packages
- $100 \%$ reprogrammable in windowed packages
- TTL-compatible I/O
- Capable of withstanding greater than 2001V static discharge


## Functional Description

The CY7C276 is a high-performance 16 K -word by 16 -bit CMOS PROM. It is available in a 44 -pin PLCC and a 44 -pin LCC, and is $100 \%$ reprogrammable in windowed packages. The memory cells utilize proven EPROM floating-gate technology and word-wide programming algorithms.

The CY7C276 features three independently programmable chip selects ( $\mathrm{CS}_{2}-$ $\mathrm{CS}_{0}$ ) for on-chip address decoding of up to eight banks of PROMs. The polarity of the output enable (OE) is also programmable.
In order to read the CY7C276, all three chip selects must be active and OE must be enabled. The contents of the memory location addressed by the address lines ( $A_{13}-A_{0}$ ) will become available on the output lines $\left(D_{15}-D_{0}\right)$. The data will remain on the outputs until the address changes or the outputs are disabled.


## Selection Guide

|  |  | croculf | CY7C276-30 | CY7C276-35 |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 2J | 30 | 35 |
| Maximum Operating | Commercial | 200 | 200 | 200 |
| Current (mA) | Military |  |  | 250 |

Shaded area contains advanced information.

## Maximum Ratings

(Abovewhich the useful life may be impaired. For userguidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential........ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . .$.

DC Program Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0 V
UV Erasure .................................... 7258 Wsec/cm ${ }^{2}$

Static Discharge Voltage ........................... $\quad>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $\quad>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial 1$]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics ${ }^{[3,4]}$

| Parameter | Description | Test Conditions |  | $\begin{gathered} \hline \text { CY7C276-25[5] } \\ \text { CY7C276-30 } \\ \text { CY7C276-35 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOL}=8.0 \mathrm{~mA}(6.0 \mathrm{~mA} \mathrm{Mil})$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  | $-3.0$ | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | Note 3 |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}, \\ & \text { OutputDisabled } \end{aligned}$ |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}^{[6]}$ |  | $-20$ | -90 | mA |
| $\mathrm{I}_{\text {CC }}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0.0 \mathrm{~mA}$ | Com'l |  | 200 | mA |
|  |  |  | Military |  | 250 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature
3. See Introduction to CMOS PROMs in this Data Book for general information on testing.
4. See the last page of this specification for Group A subgroup testing information.
5. Data for 25 -ns is advanced information.
6. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } \mathrm{O} \mathrm{~m}^{200 \Omega} \quad(250 \Omega \mathrm{Mil})
$$

Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | Mreminienj |  | CY7C276-30 |  | CY7C276-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Min: | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Data Valid |  | 23 |  | 30 |  | 35 | ns |
| tcsov | CS Active to Output Valid |  | $1 \%$ |  | 18 |  | 21 | ns |
| ${ }^{\text {c }}$ CSOZ | CS Inactive to High Z Output |  | 15 |  | 18 |  | 21 | ns |
| toev | OE Active to Output Valid |  | 12 |  | 15 |  | 18 | ns |
| toez | OE Inactive to High Z Output |  | 1\% |  | 15 |  | 18 | ns |

Shaded area contains advanced information.

## Erasure Characteristics

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating the exposure time would be approximately 35 minutes. The 7C276 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the EPROM is exposed to high-intensity UV light for an extended
period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.
Wavelengths of light less than 4000 Angstroms begin to erase the 7C276 in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.

## Switching Waveforms

Read Operation Timing Diagram ${ }^{[7]}$


Chip Select and Output Enable Timing Diagrams


C276-7

[^37]
## Architecture Configuration Bits

The CY7C276 has four user-programmable options in addition to the reprogrammable data array. For detailed programming information contact your local Cypress representative.
The programmable options determine the active polarity for the three chip selects $\left(\mathrm{CS}_{2}-\mathrm{CS}_{0}\right)$ and OE. When these control bits are programmed with a 0 the inputs are active LOW. When these control bits are programmed with a 1 the inputs are active HIGH.

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

| Control Option | Control Word |  | Function |
| :---: | :---: | :---: | :---: |
|  | Bit | Programmed Level |  |
| OE | $\mathrm{D}_{0}$ | 0 1 | OE Active LOW OE Active HIGH |
| $\mathrm{CS}_{0}$ | $\mathrm{D}_{12}$ | 0 1 | $\mathrm{CS}_{0}$ Active LOW $\mathrm{CS}_{0}$ Active HIGH |
| $\mathrm{CS}_{1}$ | $\mathrm{D}_{13}$ | 0 1 | $\mathrm{CS}_{1}$ Active LOW $\mathrm{CS}_{1}$ Active HIGH |
| $\mathrm{CS}_{2}$ | $\mathrm{D}_{14}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\mathrm{CS}_{2}$ Active LOW $\mathrm{CS}_{2}$ Active HIGH |

## Bit Map

| Programmer Address (Hex) | RAM Data |
| :---: | :--- |
| 0000 | Data |
| $\cdot$ | $\vdots$ |
| $\vdots$ | $\vdots$ |
| 3 FFF | Data |
| 4000 | Control Word |

Control Word (4000H)

X CS $2 \mathrm{CS}_{1} \mathrm{CS}_{0}$ XXXXXXXXXXXOE

Table 1. Program Mode Table

| Mode | $\mathbf{V P P}^{\text {Pr }}$ | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\mathrm{D}_{0}-\mathrm{D}_{15}$ |
| :---: | :---: | :---: | :---: | :---: |
| Program Inhibit | $\mathrm{V}_{\text {PP }}$ | VIHP | $V_{\text {IHP }}$ | High Z |
| Program Enable | $V_{P P}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | Data |
| Program Verify | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | VILP | Data |

Table 2. Signature Mode Table

| Signature Mode | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{A}_{9}$ | $\mathbf{D}_{\mathbf{0}}-\mathrm{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: |
| Cypress Code | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathbf{P P}}$ | $\mathbf{0 0 3 4}$ (hex) |
| Device Code | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathbf{P P}}$ | $\mathbf{0 0 1 5}$ (hex) |

Table 3. Configuration Mode Table

| Mode | $\mathbf{V}_{\mathrm{PP}}$ | $\overline{\mathbf{P G M}}$ | $\overline{\mathbf{V F P}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{0}}-\mathbf{D}_{\mathbf{1 5}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Program Inhibit | $\mathrm{V}_{\mathrm{PP}}$ | $\mathbf{V}_{\mathrm{IHP}}$ | $\mathbf{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | High $\mathbf{Z}$ |
| Program Control Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | Control Word |
| Verify Control Word | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IHP}}$ | $\mathrm{V}_{\mathrm{ILP}}$ | $\mathrm{V}_{\mathrm{PP}}$ | Control Word |



Figure 1. Programming Pinout

## Ordering Information ${ }^{[8]}$

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C276-25HC | H67 | Commercial |
|  | CY7C276-25JC | J67 |  |
| 30 | CY7C276-30HC | H67 | Commercial |
|  | CY7C276-30JC | J67 |  |
|  | CY7C276-30HMB | H67 | Military |
|  | CY7C276-30LMB | L67 |  |
|  | CY7C276-30QMB | Q67 |  |
| 35 | CY7C276-35HC | H67 | Commercial |
|  | CY7C276-35JC | J67 |  |
|  | CY7C276-35HMB | H67 | Military |
|  | CY7C276-35LMB | L67 |  |
|  | CY7C276-35QMB | Q67 |  |

Shaded area contains advanced information.
Notes:
8. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CSOV}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OEV}}$ | $7,8,9,10,11$ |

Document \#: 38-00183

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 30 ns (7C277) and 3 ns (7C279) max. set-up
-15 ns (7C277) and 35 ns (7C279) clock to output
- Low power
-660 mW (commercial)
- 715 mW (military)
- Programmable address latch enable input
- Programmable synchronous or asynchronous output enable (7C277)
- On-chip edge-triggered output registers (7C277)
- Optional registered/latched address inputs (7C279)
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- Slim 300-mil, 28-pin plastic or hermetic DIP
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathrm{CC}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000V static discharge



## Selection Guides

|  |  | 7C277-30 | 7C279-35 | 7C277-40 | 7C279-45 | 7C277-50 | 7C279-55 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 35 |  | 45 |  | 55 |  |
| Maximum Setup Time(ns) | 30 |  | 40 |  | 50 |  |  |
| Maximum Clock to Output (ns) | 15 |  | 20 |  | 25 |  |  |
| Maximum Operating <br> Current(mA) | Com'l | 120 | 120 | 120 | 120 | 120 | 120 |
|  | Military |  |  | 130 | 130 | 130 | 130 |
| Maximum Standby <br> Current(mA) | Com'l |  | 30 |  | 30 |  | 30 |
|  | Military |  |  |  | 40 |  | 40 |

## Functional Description

The CY7C277 and the CY7C279 are high-performance 32 K word by 8 -bit CMOS PROMs. When deselected, the 7C279 automatically powers down into a low-power standby mode. The 7C277 and the 7C279 both are packaged in the slim 28-pin 300 -mil package. The ceramic package may be equipped with an erasure window; when exposed to UV light, the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide algorithms.
The CY7C277 and the CY7C279 offer the advantages of low power, superior performance, and high programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be $100 \%$ tested, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and AC specification limits after customer programming.
On the 7C277, the outputs are pipelined through a master-slave register. On the rising edge of CP , data is loaded into the 8 -bit edge triggered output register. The $\mathrm{E} / \mathrm{E}_{S}$ input provides a programmable bit to select between asynchronous and synchro-

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

nous operation. The default condition is asynchronous. When the asynchronous mode is selected, the $\mathrm{E} / \mathrm{E}_{S}$ pin operates as an asynchronous output enable. If the synchronous mode is selected, the $\mathrm{E} / \mathrm{E}_{S}$ pin is sampled on the rising edge of CP to enable and disable the outputs. The 7C277 also provides a programmable bit to enable the Address Latch input. If this bit is not programmed, the device will ignore the ALE pin and the address will enter the device asynchronously. If the ALE function is selected, the address enters the PROM while the ALE pin is active, and is captured when ALE is deasserted. The user may define the polarity of the ALE signal, with the default being active HIGH.
On the 7C279, address registers are provided to easily interface with the Cypress 7C601 and other microprocessors that deliver addresses around a rising clock edge. A programmable bit is provided to select between latched and registered address inputs. The default is registered inputs, which will sample the address on the RISING EDGE of CP and load the address register. The latched address option will recognize any address changes while the ALE pin is active and load the address into the address latches on the deactivating edge of ALE. If the latched address option is selected, another programmable bit is provided for the user to select the polarity that will define ALE active, with the default being active HIGH.

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 277-30 \\ & \text { 7C279-35 } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{C} 277-40,50 \\ 7 \mathrm{C} 279-45,55 \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2$. |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOL}=8.0 \mathrm{~m}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logic for All Inputs | IGH Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logic for All Inputs | LOW Voltage |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ | OUT $=0 \mathrm{~mA}$ |  |  | te 6 |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}, \mathrm{O}$ | ut Disabled ${ }^{[5]}$ | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| IoS | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0$. |  | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{CS} \geq \mathrm{V}_{\mathrm{IH}}$ | Commercial |  | 120 |  | 120 | mA |
|  |  | IOUT | Military |  |  |  | 130 |  |
| $\mathrm{ISB}^{[7]}$ | Standby Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{CS} \geq \mathrm{V}_{\mathrm{IH}}$ | Commercial |  | 30 |  | 30 | mA |
|  |  | Iout $=$ | Military |  |  |  | 40 |  |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Supply Voltage |  |  | 12 | 13 | 12 | 13 | V |
| $\mathrm{I}_{\mathrm{PP}}$ | Programming Supply Current |  |  |  | 50 |  | 50 | mA |
| $\mathrm{V}_{\text {IHP }}$ | Input HIGH Programming Voltage |  |  | 3.0 |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 |  | 0.4 | V |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| C $_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms ${ }^{[4]}$


(a)


C277-8

ALL INPUT PULSES


Equivalent to: THÉVENIN EQUIVALENT



C277-9

## Notes:

3. See the last page of this specification for Group A subgroup testing information.
4. See "Introduction to CMOS PROMs" in this Book for general information on testing.
5. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
6. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
7. Only the CY7C279 has a standby mode.

CY7C277 Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | 7C277-30 |  | 7C277-40 |  | 7C277-50 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AL}}$ | Address Setup to ALE Inactive | 5 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{LA}}$ | Address Hold from ALE Inactive | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {LL }}$ | ALE Pulse Width | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Setup to Clock HIGH | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SES }}$ | $\bar{E}_{\text {S }}$ Setup to Clock HIGH | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HES }}$ | $\overline{\mathrm{E}}_{\text {S }}$ Hold from Clock HIGH | 5 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Output Valid |  | 15 |  | 20 |  | 25 | ns |
| tPWC | Clock Pulse Width | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{LZC}}{ }^{\text {8] }}$ | Output Low Z from Clock HIGH |  | 15 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HzC}}{ }^{[9]}$ | Output High Z from Clock HIGH |  | 15 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{LZE}}{ }^{[10]}$ | Output Low Z from $\overline{\mathrm{E}}$ LOW |  | 15 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HZE}}{ }^{[10]}$ | Output High Z from $\overline{\mathbf{E}}$ HIGH |  | 15 |  | 20 |  | 30 | ns |

CY7C279 Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | 7C279-35 |  | 7C279-45 |  | 7C279-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid (Latched Mode) |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Valid (RegisteredMode) |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | Chip Select Inactive to High Z |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Active to Output Valid |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {AR }}$ | Address Setup to Clock Rise (RegisteredMode) | 3 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {RA }}$ | Address Hold from Clock Rise (RegisteredMode) | 6 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Data Hold from Clock Rise (RegisteredMode) | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SU }}$ | Address Setup to ALE Inactive (Latched Mode) | 5 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Address Hold from ALE Inactive (LatchedMode) | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Enable Active to Power Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Enable Inactive to Power Down |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\mathrm{OH}}{ }^{[11]}$ | Output Hold from Address Change (Latched Mode) | 0 |  | 0 |  | 0 |  | ns |
| tPWA | ALE Pulse Width | 10 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {cesc }}$ | Chip Enable Setup to Clock Rise | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {CESL }}$ | Chip Enable Setup to Latch Close | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {CEV }}$ | Chip Enable to ALE Active | 40 |  | 50 |  | 60 |  | ns |

## Notes:

8. Applies only when the synchronous $\left(\overline{\mathrm{E}}_{\mathrm{S}}\right)$ function is used.
9. Applies only when the asynchronous ( $\overline{\mathbf{E}}$ ) function is used.
10. These parameters apply to the 7 C 279 only.
11. $t_{\mathrm{AA}}$ and $\mathrm{t}_{\mathrm{OH}}$ apply only when the latched mode is selected.

## Architecture Configuration Bits

| $\begin{gathered} \hline \text { Architecture } \\ \text { Bit } \end{gathered}$ | Device | Architecture Verify$\mathbf{D}_{7}-\mathbf{D}_{\mathbf{0}}$ |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| ALE | 7C277 | $\mathrm{D}_{1}$ | 0 = DEFAULT | Input Transparent |
|  |  |  | 1 = PGMED | Input Latched |
| ALE | 7C279 | $\mathrm{D}_{1}$ | 0 = DEFAULT | Input Registered |
|  |  |  | 1 = PGMED | Input Latched |
| ALEP | 7C277 | $\mathrm{D}_{2}$ | 0 = DEFAULT | ALE = Active HIGH |
|  |  |  | 1 = PGMED | ALE = Active LOW |
| ALEP | 7C279 | $\mathrm{D}_{2}$ | 0 = DEFAULT | ALE $=$ Active HIGH |
|  |  |  | 1 = PGMED | ALE = Active LOW |
| $\overline{\mathrm{E}} / \overline{\mathrm{E}} \mathrm{S}$ | 7 C 277 | $\mathrm{D}_{0}$ | 0 = DEFAULT | Asynchronous Output Enable ( $\overline{\mathrm{E}})$ |
|  |  |  | 1 = PGMED | Synchronous Output Enable ( $\overline{\mathrm{E}}_{\text {S }}$ ) |

## Bit Map

| Programmer Address (Hex.) | RAM Data |
| :---: | :---: |
| 0000 | Data |
| $\dot{.}$ | $\vdots$ |
| Architecture Byte (8000) |  |
| $\mathrm{D}_{7}$ |  |
| $\mathrm{C}_{7} \mathrm{C}_{6} \mathrm{C}_{5} \mathrm{C}_{4} \mathrm{C}_{3} \mathrm{C}_{2} \mathrm{D}_{1} \mathrm{C}_{0}$ |  |
| 8 FFF | $\vdots$ |
| 8000 | Data |
|  | Control Byte |

## Timing Diagram CY7C277 (Input Latched) ${ }^{[12]}$



## Notes:

12. ALE is shown with positive polarity.

## Timing Diagram CY7C277 (Input Transparent)



Timing Diagram CY7C279 (Registered) ${ }^{[12]}$


Timing Diagram CY7C279 (ALE)


## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please
see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{\text {[13] }}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\overline{\mathbf{E}}, \overline{\mathbf{E}}_{\mathbf{S}}$, or $\overline{\mathbf{C E}}$ | CP or CS | ALE or CP, ALE | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\overline{\text { VFY }}$ | $\overline{\text { PGM }}$ | $\mathbf{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | High Z |
| Program |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | $V_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }} / \mathrm{V}_{\text {ILP }}$ | $V_{\text {PP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | VPP | High Z |
| Blank Check |  | $\mathrm{A}_{14}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }} / \mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |

Notes:
13. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.


Figure 1. Programming Pinouts

Typical DC and AC Characteristics






TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING



Ordering Information ${ }^{[14]}$

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 30 | CY7C277-30DC | D22 | Commercial |
|  | CY7C277-30JC | J65 |  |
|  | CY7C277-30PC | P21 |  |
|  | CY7C277-30WC | W22 |  |
| 40 | CY7C277-40DC | D22 | Commercial |
|  | CY7C277-30JC | J65 |  |
|  | CY7C277-30PC | P21 |  |
|  | CY7C277-40WC | W22 |  |
|  | CY7C277-40DMB | D22 | Military |
|  | CY7C277-40KMB | K74 |  |
|  | CY7C277-40LMB | L55 |  |
|  | CY7C277-40QMB | Q55 |  |
|  | CY7C277-40TMB | T74 |  |
|  | CY7C277-40WMB | W22 |  |
| 50 | CY7C277-50DC | D22 | Commercial |
|  | CY7C277-50JC | J65 |  |
|  | CY7C277-50PC | P21 |  |
|  | CY7C277-50WC | W22 |  |
|  | CY7C277-50DMB | D22 | Military |
|  | CY7C277-50KMB | K74 |  |
|  | CY7C277-50LMB | L55 |  |
|  | CY7C277-50QMB | Q55 |  |
|  | CY7C277-50TMB | T74 |  |
|  | CY7C277-50WMB | W22 |  |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C279-35DC | D22 | Commercial |
|  | CY7C279-35JC | J65 |  |
|  | CY7C279-35PC | P21 |  |
|  | CY7C279-35WC | W22 |  |
| 45 | CY7C279-45DC | D22 | Commercial |
|  | CY7C279-45JC | J65 |  |
|  | CY7C279-45PC | P21 |  |
|  | CY7C279-45WC | W22 |  |
|  | CY7C279-45DMB | D22 | Military |
|  | CY7C279-45KMB | K74 |  |
|  | CY7C279-45LMB | L55 |  |
|  | CY7C279-45QMB | Q55 |  |
|  | CY7C279-45TMB | T74 |  |
|  | CY7C279-45WMB | W22 |  |
| 55 | CY7C279-55DC | D22 | Commercial |
|  | CY7C279-55JC | J65 |  |
|  | CY7C279-55PC | P21 |  |
|  | CY7C279-55WC | W22 |  |
|  | CY7C279-55DMB | D22 | Military |
|  | CY7C279-55KMB | K74 |  |
|  | CY7C279-55LMB | L55 |  |
|  | CY7C279-55QMB | Q55 |  |
|  | CY7C279-55TMB | T74 |  |
|  | CY7C279-55WMB | W22 |  |

## Notes:

14. Most of the above products are available in industrial temperature range. Contacta Cypress representative for specifications and product availability.

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[9]}$ | $1,2,3$ |

## Switching Characteristics

| Device | Parameters | Subgroups |
| :---: | :--- | :---: |
| 7 C 277 | $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{AR}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{RA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{DHA}}$ | $7,8,9,10,11$ |

Document \#: 38-00085-D

## Features

- CMOS for optimum speed/power
- High speed
- $\mathbf{3 0} \mathrm{ns}$ (commercial)
- 45 ns (military)
- Low power
-495 mW (commercial)
-660 mW (military)
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim 300-mil or standard 600-mil DIP or 28-pin LCC
- $\mathbf{5 V} \pm 10 \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding $>1500 \mathrm{~V}$ static discharge


## Functional Description

The CY7C281 and CY7C282 are highperformance 1024 -word by 8 -bit CMOS PROMs. They are functionally identical, but are packaged in $300-\mathrm{mil}$ and $600-\mathrm{mil}-$ wide packages respectively. The CY7C281 is also available in a 28 -pin leadless chip carrier. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.
The CY7C281 and CY7C282 are plug-in replacements for bipolar devices and offer the advantages of lower power, superior performance, and programming yield. The EPROM cell requires only 13.5 V for the supervoltage, and low current requirements
allow for gang programming. The EPROMcells allow each memory location to be tested $100 \%$ because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming, the product will meet DC and AC specificationlimits.
Reading is accomplished by placing an active LOW signal on $\overline{\mathrm{CS}}_{1}$ and $\overline{\mathrm{CS}}_{2}$, and active HIGH signals on $\mathrm{CS}_{3}$ and $\mathrm{CS}_{4}$. The contents of the memory location addressedby the address lines $\left(\mathrm{A}_{0}-\mathrm{A}_{9}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}\right.$ $-\mathrm{O}_{7}$ ).

## Pin Configurations



C281-2


## Selection Guide

|  |  | $\begin{aligned} & \hline 7 \mathrm{C} 281-30 \\ & 7 \mathrm{C} 282-30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathbf{C} 281-45 \\ & 7 \mathrm{C} 282-45 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 30 | 45 |
| MaximumOperating Current (mA) | Commercial | 100 | 90 |
|  | Military |  | 120 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) .......................... $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State .......................... $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Input Voltage ....................... -3.0 V to +7.0 V
DC Program Voltage (Pins 18, 20) ....................... . 14.0V
Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >1500V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |


| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C281-30 } \\ & \text { 7C282-30 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C281-45 } \\ & \text { 7C282-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{OH}}$, OutputDisabled |  | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[5]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=$ GND |  | -20 | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current ${ }^{[6]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Commercial |  | 100 |  | 90 | mA |
|  |  |  | Military |  |  |  | 120 |  |
| $\mathrm{V}_{\text {PP }}$ | Program Voltage |  |  | 13 | 14 | 13 | 14 | V |
| $\mathrm{V}_{\text {IHP }}$ | Program HIGH Voltage |  |  | 3.0 |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Program LOW Voltage |  |  |  | 0.4 |  | 0.4 | V |
| IPP | Program Supply Current |  |  |  | 50 |  | 50 | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:

1. Contact a Cypress representative for industrial temperature range specifications
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See"Introduction to CMOSPROMs" in this Data Book forgeneral information on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
6. Due to the design of the differential cell in this device, $\mathrm{I}_{\mathrm{cc}}$ can only be accurately measured on a programmed array.

AC Test Loads and Waveforms ${ }^{[4]}$


Equivalent to: THÉVENIN EQUIVALENT

## Switching Waveforms



Switching Characteristics Over the Operating Range ${ }^{2,4]}$

| Parameters | Description | $\begin{aligned} & \text { 7C281-30 } \\ & 7 \mathrm{C} 282-30 \end{aligned}$ |  | $\begin{aligned} & \text { 7C281-45 } \\ & \text { 7C282-45 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Output Valid |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | Chip Select Inactive to High Z |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Active to Output Valid |  | 20 |  | 25 | ns |

CYPRESS

## Programming Information

Programmingsupport is available from Cypress as well as from a number of third partysoftware vendors. Fordetailedprogramming information, includingalisting of softwarepackages, pleasesee the

PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{[7]}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{9}-\mathrm{A}_{0}$ | $\mathrm{CS}_{4}$ | $\mathrm{CS}_{3}$ | $\overline{\mathbf{C S}_{2}}$ | $\overline{\mathbf{C S}}_{1}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{9}-\mathrm{A}_{0}$ | $\overline{\mathbf{P G M}}$ | $\overline{\overline{\mathbf{V F Y}}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\overline{\mathbf{C S}}_{1}$ | $\mathbf{D}_{7}-\mathbf{D}_{\mathbf{0}}$ |
| Read |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | X | X | $\mathrm{V}_{\text {IH }}$ | X | High Z |
| Output Disable |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IL }}$ | X | X | High Z |
| Output Disable |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | X | X | X | High Z |
| Output Disable |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | X | X | X | $\mathrm{V}_{\mathrm{IH}}$ | High Z |
| Program |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| ProgramInhibit |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | High Z |
| Intelligent Program |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Blank Check Ones |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | Ones |
| Blank Check Zeros |  | $\mathrm{A}_{7}-\mathrm{A}_{0}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | Zeros |

Notes:
7. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.


Figure 1. Programming Pinouts

## Typical DC and AC Characteristics



Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CY7C281-30DC | D14 | Commercial |
|  | CY7C281-30JC | J64 |  |
|  | CY7C281-30LC | L64 |  |
|  | CY7C281-30PC | P13 |  |
| 45 | CY7C281-45DC | D14 |  |
|  | CY7C281-45JC | J64 |  |
|  | CY7C281-45LC | L64 |  |
|  | CY7C281-45PC | P13 |  |
|  | CY7C281-45DMB | D14 | Military |
|  | CY7C281-45KMB | K73 |  |
|  | CY7C281-45LMB | L64 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CY7C282-30DC | D12 | Commercial |
|  | CY7C282-30PC | P11 |  |
|  | CY7C282-45DC | D12 |  |
|  | CY7C282-45PC | P11 |  |
|  | CY7C282-45DMB | D12 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |

## SMD Cross Reference

| SMD <br> Number | Suffix | Cypress <br> Number |
| :--- | :--- | :--- |
| $5962-87651$ | 01JX | CY7C282-45DMB |
| $5962-87651$ | 01 KX | CY7C281-45KMB |
| $5962-87651$ | 01 LX | CY7C281-45DMB |
| $5962-87651$ | 013 X | CY7C281-45LMB |

Document \#: 38-00056-D

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- Unique fast column access
- $_{\mathrm{AA}}=\mathbf{2 0} \mathbf{n s}$ (commercial)
$-\mathrm{t}_{\mathrm{AA}}=25 \mathrm{~ns}$ (military)
- WAIT signal
- User configurable chip select decoding (7C289)
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- $5 \mathrm{~V} \pm \mathbf{1 0} \% \mathrm{~V}_{\mathbf{C C}}$, commercial and military
- TTL-compatible I/O
- Slim 300-mil package
- Capable of withstanding >2001V static discharge


## Functional Description

The CY7C285 and the CY7C289 are high-performance 65,536 by 8 -bit CMOS PROMs. The CY7C285 is available in a 28 -pin 300 -mil package. It features a unique fast column access feature that allow access times as fast as 20 ns for each byte in a 64-byte page. There are 1024 pages in the device. The access time when changing pages will be 65 ns . In order to easily facilitate the use of the fast column access feature, a WAIT signal will be generated to advise the processor of a page change. The CY7C289 also incorporates the fast column access feature and through the use of the ALE option adds either synchronous address registers or asynchronous address latches. The CY7C289 is particularly well suited to support applications using the CY7C601 as well as other RISC or CISC microprocessors. It is available in a 32 -pin $300-\mathrm{mil}$ package.

## 65,536 x 8 Reprogrammable Fast Column Access PROM

The CY7C285 and CY7C289 offer the advantage of low power, superior performance, and programming yield. The EPROM cell requires only 12.5 V for the super voltage and low current requirements. The EPROM cells allow for each memory location to be $100 \%$ tested, with each location being written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.
Reading the CY7C285 is accomplished by placing an active LOW signal on the CS pin. Reading the CY7C289 is accomplished by placing an active LOW signal on the CE pin and by placing active HIGH signals on the $\mathrm{CS}_{1}$ or $\mathrm{CS}_{2}$ pins as appropriate. The contents of the memory location addressed by the address lines ( $\mathrm{A}_{0}-\mathrm{A}_{15}$ ) will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.


## Selection Guide

| ( Description | 7C285-65 | 7C285-75 | 7C285-85 |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | 7C289-65 |  | 7C289-75 | 7C289-85 |
|  | Page Access Time | 65 | 75 | 85 |
|  | Column Access Time | 20 | 25 | 35 |
| Maximum OperatingCurrent(mA) | Commercial | 180 | 180 | 180 |
|  | Military |  | 200 | 200 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(CY7C285: Pin 28 to Pin 14)
(CY7C289: Pin 32 to Pin 12,21) .......... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
DC Program Voltage
(CY7C285: Pin 22; CY7C289: Pin 26)
13.0 V

UV Exposure $\qquad$ $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$
Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial 11$]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C285-65, 75, 85 } \\ & 7 \mathrm{C} 289-65,75,85 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~m}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}^{[5]}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical H for All Inputs | Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical for All Inputs | Voltage |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 4 |  | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$, Output Disabled |  | -40 | +40 | $\mu \mathrm{A}$ |
| I OS | OutputShort Circuit Current ${ }^{[6]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Com'l |  | 180 | mA |
|  |  |  | Mil |  | 200 | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. Contact a Cypress representative for industrial temperature range specification.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See Introduction to CMOS PROMs in this Data Book for general information on testing.
5. $\mathrm{I}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ for military $7 \mathrm{C} 285, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{mAforcommercial} 7 \mathrm{C} 289$, and $\mathrm{I}_{\mathrm{OL}}=3.0 \mathrm{~mA}$ for military 7C289.
6. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

## AC Test Loads and Waveform ${ }^{[4,7]}$


(b) High Z Load


Notes:
7. Note that R1 and R2 for the 7C7C289 will be $961 \Omega$ and $510 \Omega$ forcommercial (Thévenin equivalent is $333 \Omega$ to 1.73 V ) and $1250 \Omega$ and $588 \Omega$ for military (Thévenin equivalent is $400 \Omega$ to 1.6 V ).

7C285 Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | 7C285-65 |  | 7C285-75 |  | 7C285-85 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {RAC }}$ | Slow Address Access Time ( $\mathrm{A}_{6}-\mathrm{A}_{15}$ ) |  | 65 |  | 75 |  | 85 | ns |
| $\mathrm{t}_{\text {CAA }}$ | Fast Address Access Time ( $\mathrm{A}_{0}-\mathrm{A}_{5}$ ) |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | Output High Z from $\overline{\mathrm{CS}}$ |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Output Valid from $\overline{\mathrm{CS}}$ |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {WD }}$ | Wait Delay from First Slow AddressChange |  | 20 |  | 25 |  | 35 | ns |
| $t_{\text {DW }}$ | Wait Hold from Data Valid | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {ww }}$ | Wait Recovery from Last AddressChange |  | 90 |  | 110 |  | 120 | ns |
| tpWD | Wait Pulse Width | 10 |  | 12 |  | 15 |  | ns |

7C289 Switching Characteristics Over the Operating Rangee ${ }^{[3,4]}$

| Parameters | Description | 7C289-65 |  | 7C289-75 |  | 7C289-85 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {RAC1 }}$ | Slow Address Access Time ( $\mathrm{A}_{6}-\mathrm{A}_{15}$ ) |  | 65 |  | 75 |  | 85 | ns |
| $\mathrm{t}_{\text {CAA1 }}$ | Fast Address Access Time ( $\mathrm{A}_{0}-\mathrm{A}_{5}$ ) |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {AR1 }}$ | Register Address Set-Up Time | 2 |  | 4 |  | 8 |  | ns |
| $\mathrm{t}_{\text {RA1 }}$ | Register Address Hold Time | 6 |  | 6 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{AR} 2}{ }^{[8]}$ | Register Address Set-Up | 8 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{RA} 2}{ }^{[8]}$ | Register Address Hold Time | 2 |  | 4 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | Output High Z from Clock HIGH |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Output Valid from Clock HIGH |  | 20 |  | 20 |  | 25 | ns |
| $t_{\text {PWC }}$ | Clock Pulse Width | 11 |  | 13 |  | 15 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Data Hold Time | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | ChipEnable Set-Up | 2 |  | 4 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HCE}}$ | Chip Enable Hold | 6 |  | 6 |  | 10 |  | ns |

Notes:
8. Parameters for the 7 C 289 with $\mathrm{t}_{\mathrm{AS}}$ option enabled.

Switching Characteristics for the 7C289 Over the Operating Range ${ }^{[3,4]}$ (continued)

| Parameters | Description | 7C289-65 |  | 7C289-75 |  | 7C289-85 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {WD1 }}$ | Wait Delay from Clock LOW | 0 | 19 | 0 | 25 | 0 | 30 | ns |
| $\mathrm{t}_{\text {WD } 3}{ }^{[9]}$ | Wait Delay from Clock HIGH | 0 | 16 | 0 | 20 | 0 | 25 | ns |
| $\mathrm{t}_{\text {RAC2 }}{ }^{[10]}$ | Slow Address Access Time ( $\mathrm{A}_{6}-\mathrm{A}_{15}$ ) |  | 65 |  | 75 |  | 85 | ns |
| $\mathrm{t}_{\mathrm{CAA} 2}{ }^{[10]}$ | Fast Address Access Time ( $\mathrm{A}_{0}-\mathrm{A}_{5}$ ) |  | 22 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ACE}}{ }^{[10]}$ | Output Valid from $\overline{\mathrm{CE}}$ |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[10]}$ | Output High Z from $\overline{\mathbf{C E}}$ |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{AL}}{ }^{[10]}$ | Address Set-Up Time | 5 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{LA}}{ }^{[10]}$ | Address Hold Time | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{LL}}{ }^{[10]}$ | ALE Pulse Width | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{tPWD}^{[10]}$ | Wait Pulse Width | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{WD} 2}{ }^{[10]}$ | Wait Delay from First Slow AddressChange |  | 21 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{DW} 2}{ }^{[10]}$ | Wait Hold from Data Valid | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{WW}}{ }^{[10]}$ | Wait Recovery from Last AddressChange |  | 90 |  | 110 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{CES}}{ }^{[10]}$ | $\overline{\overline{C E}}$ Set-Up Time for High Z Outputs | 3 |  | 4 |  | 8 |  | ns |

Architecture Configuration Bits (7C289 only)

| Architecture Bit | Architecture Verify$D_{0}-D_{7}$ |  | Function |
| :---: | :---: | :---: | :---: |
| TAS | $\mathrm{D}_{1}$ | $0=$ Erased | Address Set-Up < Address Hold |
|  |  | 1 = PGMED | Address Set-Up > Address Hold |
| ALE | $\mathrm{D}_{2}$ | $0=$ Erased | Input Registered (ADDR, $\overline{\mathrm{CE}}, \mathrm{CS}_{1}, \mathrm{CS}_{2}$ ) |
|  |  | 1 = PGMED | Input Latched (ADDR, $\overline{\mathrm{CE}}, \mathrm{CS}_{1}, \mathrm{CS}_{2}$ ) |
| ALEP | $\mathrm{D}_{3}$ | $0=$ Erased | ALE = LOW, Addresses Latched |
|  |  | 1 = PGMED | ALE $=$ HIGH, Addresses Latched |
| WAITC | $\mathrm{D}_{4}$ | $0=$ Erased | WAIT Follows the Falling Edge of CP |
|  |  | 1 = PGMED | WAIT Follows the Rising Edge of CP |
| WAITP | $\mathrm{D}_{5}$ | $0=$ Erased | WAIT Signal Active LOW |
|  |  | 1 = PGMED | WAIT Signal Active HIGH |
| CS1E | $\mathrm{D}_{6}$ | $0=$ Erased | $\mathrm{CS}_{1}($ Pin 24$)=$ LOW, Disables Outputs |
|  |  | 1 = PGMED | $\mathrm{CS}_{1}($ Pin 24$)=\mathrm{HIGH}$, Disables Outputs |
| CS2E | $\mathrm{D}_{7}$ | $0=$ Erased | $\mathrm{CS}_{2}(\operatorname{Pin} 16)=$ LOW, Disables Outputs |
|  |  | 1 = PGMED | $\mathrm{CS}_{2}($ Pin 16$)=\mathrm{HIGH}$, Disables Outputs |

## Bit Map

| Programmer Address (Hex.) | RAM Data |
| :---: | :---: |
| 0000 | Data |
| $\cdot$ | $\cdot$ |
| FFFF | Data |
| 10000 | Control Byte |

Architecture Byte $(10000 \mathrm{H})$
${ }_{\mathrm{C}_{7}}^{\mathrm{D}_{7}} \mathrm{C}_{6} \mathrm{C}_{5} \mathrm{C}_{4} \mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0}$

## Notes:

9. Parameters for the 7C289 with WAITC option enabled.
10. Parameters for the 7 C 289 with ALE option enabled.

## Switching Waveform for the 7C285



Switching Waveforms for the 7C289
Fast Column Access


## Switching Waveforms for the 7C289 (continued)

Using WAIT


## ALE Option



## Erasure Characteristics

Wavelengths of light less than 4000 angstroms begin to erase the 7C285 and 7C289 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity multipled by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating, the exposure time would be approximately 35 minutes. The 7C285 or 7C289 needs to be within

1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Modes

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. CY7C285 Mode Selection

| Mode |  | Pin Function |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | CS | $\overline{\text { WAIT }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathbf{V P P}^{\text {P }}$ | LATCH | $\overline{\text { PGM }}$ | $\overline{\text { VFY }}$ | $\mathrm{D}_{7}-\mathrm{D}_{\mathbf{0}}$ |
| Read (within a page: $\mathrm{A}_{6}-\mathrm{A}_{15}$ stable) |  | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{V}_{\text {IL }}$ | One | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Read (page break: $A_{6}-A_{15}$ transition) |  | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{V}_{\text {IL }}$ | Pulse LOW | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ | $\mathrm{V}_{\text {IH }}$ | Output | High Z |
| Program |  | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ | $V_{\text {ILP }}$ | $V_{\text {IHP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Inhibit |  | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {IHP }}$ | High Z |
| Program Verify |  | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Blank Check |  | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | Zeros |

Table 2. CY7C289 Mode Selection

| Mode |  | Pin Function ${ }^{[1]}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | A9 | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $A_{3}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ |
|  | Other | A9 | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $A_{3}$ | $\mathbf{V P P}^{\text {P }}$ | LATCH |
| Registered Input Read (FCA) |  | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ |
| Registered Input Read (page break) |  | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ |
| Latched Input Read (FCA) |  | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ |
| Latched Input Read (page break) |  | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ |
| Output Disable |  | A9 | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ |
| Output Disable (default architecture) |  | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ |
| Output Disable (default architecture) |  | A9 | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{15}$ | $\mathrm{A}_{14}$ |
| Program |  | A9 | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $V_{\text {PP }}$ | $V_{\text {ILP }}$ |
| Program Inhibit |  | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $V_{\text {PP }}$ | $\mathrm{V}_{\text {ILP }}$ |
| Program Verify |  | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {IHP }}$ |
| Blank Check |  | A9 | $\mathrm{A}_{8}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ |
| Program Address Set-Up/Hold Option |  | $\mathrm{V}_{\mathrm{HH}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ |
| Program Address/Latch Option |  | $\mathrm{V}_{\mathrm{HH}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | X | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ |
| Program ALE Polarity Option |  | $\mathrm{V}_{\mathrm{HH}}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ |
| Program Edge Trigger for WAIT |  | $\mathrm{V}_{\mathrm{HH}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | X | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {ILP }}$ |
| Program WAIT Polarity |  | $\mathrm{V}_{\mathrm{HH}}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {ILP }}$ |
| Program $\mathrm{CS}_{1}, \mathrm{CS}_{2}$ Polarity |  | $\mathrm{V}_{\mathrm{HH}}$ | VIHP | VIHP | $\mathrm{CS}_{2}$ | $\mathrm{CS}_{1}$ | VIHP | VPP | $\mathrm{V}_{\text {ILP }}$ |

Table 2. CY7C289 Mode Selection (continued)

| Mode |  | Pin Function ${ }^{[11]}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{CS}_{1}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{C E}}$ | CP/AL | $\overline{\text { WAIT }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\overline{\text { PGM }}$ | GND | NC | NC | $\overline{\overline{V F Y}}$ | $\mathrm{D}_{7}-\mathrm{D}_{\mathbf{0}}$ |
| Registered Input Read (FCA) |  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | CLK | One | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Registered Input Read (page break) |  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | CLK | Zero | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Latched Input Read (FCA) |  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | LATCH | One | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Latched Input Read (page break) |  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | LATCH | Pulse LOW | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | X | X | $\mathrm{V}_{\text {IH }}$ | X | Output | High Z |
| Output Disable (default architecture) |  | X | $\mathrm{V}_{\text {IL }}$ | X | X | Output | High Z |
| OutputDisable (default architecture) |  | $\mathrm{V}_{\text {IL }}$ | X | X | X | Output | High Z |
| Program |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{1}$ |
| ProgramInhibit |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | High Z |
| Program Verify |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | X | X | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{1}$ |
| Blank Check |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | X | X | $\mathrm{V}_{\text {ILP }}$ | Zeros |
| Program Address Set-Up/Hold Option |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{ILP}}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | X |
| Program Address/Latch Option |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | X |
| Program ALE Polarity Option |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | X |
| Program Edge Trigger for WAIT |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | X |
| Program WAIT Polarity |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | X |
| Program $\mathrm{CS}_{1}, \mathrm{CS}_{2}$ Polarity |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | X | X | $\mathrm{V}_{\text {IHP }}$ | X |

Note:
11. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}} \pm 5 \%$.


Figure 1. Programming Pinouts

Ordering Information ${ }^{[12]}$

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 65 | CY7C285-65PC | P21 | Commercial |
|  | CY7C285-65WC | W22 |  |
|  | CY7C285-75PC | P21 | Commercial |
|  | CY7C285-75WC | W22 |  |
|  | CY7C285-75DMB | D22 | Military |
|  | CY7C285-75LMB | L55 |  |
|  | CY7C285-75QMB | Q55 |  |
|  | CY7C285-75WMB | W22 |  |
| 85 | CY7C285-85PC | P21 | Commercial |
|  | CY7C285-85WC | W22 |  |
|  | CY7C285-85DMB | D22 |  |
|  | CY7C285-85LMB | L55 |  |
|  | CY7C285-85QMB | Q55 |  |
|  | CY7C285-85WMB | W22 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 65 | CY7C289-65WC | W32 | Commercial |
| 75 | CY7C289-75WC | W32 | Commercial |
|  | CY7C289-75DMB | D32 | Military |
|  | CY7C289-75LMB | L55 |  |
|  | CY7C289-75QMB | Q55 |  |
|  | CY7C289-75WMB | W32 |  |
| 85 | CY7C289-85WC | W32 |  |
|  | CY7C289-85DMB | D32 | Military |
|  | CY7C289-85LMB | L55 |  |
|  | CY7C289-85QMB | Q55 |  |
|  | CY7C289-85WMB | W32 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CAA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACE}}{ }^{[13]}$ | $7,8,9,10,11$ |

Notes:
12. Most of these products are available inindustrial temperature range. Contact a Cypress representative for specifications and product availability.
13. CY7C289 only.

Document \#: 38-00097-E

CY7C286
CY7C287
CYPRESS $65,536 \times 8$ Reprogrammable
Asynchronous/Registered PROMs

## Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
$-\mathbf{t}_{\mathrm{SA}}=45$ ns (7C287)
- $_{\mathbf{C O}}=15$ ns (7C287)
$-\mathrm{t}_{\mathrm{ACC}}=50 \mathrm{~ns}$ (7C286)
- Low power
-120 mA active
- 40 mA standby (7C286)
- On-chip, edge-triggered output registers (7C287)
- Programmable synchronous (7C287 only) or asynchronous output enable
- EPROM technology, $\mathbf{1 0 0 \%}$ programmable
- $\mathbf{5 V} \pm \mathbf{1 0 \%} \mathrm{V}_{\mathbf{C C}}$, commercial and military
- TTL-compatible I/O
- Slim 300-mil package (7C287)
- Capable of withstanding $\mathbf{> 2 0 0 1 V}$ static discharge


## Functional Description

The CY7C286 and the CY7C287 are high-performance 65,536 by 8 -bit CMOS PROMs. The CY7C286 is configured in the JEDEC-standard 512 K EPROM pinout and is available in a 28 -pin, 600 -mil package. Power consumption is 120 mA in the active mode and 40 mA in the standby mode. Access time is 50 ns . The CY7C287 has registered outputs and operates in the synchronous mode. $\bar{E}$ can also be programmed into the synchronous mode, $\mathrm{E}_{S}$. It is available in a 28 -pin, 300 -mil package. The address set-up time is 45 ns and the time from clock HIGH to output valid is 15 ns .
Both the CY7C286 and the CY7C287 are available in a cerDIP package equipped with an erasure window to provide reprogrammability. When exposed to UV light, the PROM is erased and can be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C286 and the CY7C287 offer the advantage of low power, superior performance, and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be $100 \%$ tested with each location being written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and AC specification limits after customer programming.
Reading the CY7C286 is accomplished by placing active LOW signals on the OE and CE pins. Reading the CY7C287 is accomplished by placing an active LOW signal on $E / E_{S}$. The contents of the memory location addressed by the address lines ( $A_{0}-A_{15}$ ) will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$ on the next rising of CP.


Selection Guide

|  |  | 7C286-50 | 7C286-60 | 7C286-70 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) | 50 | 60 | 70 |  |
| Maximum Operating Current (mA) | Com'l | 120 | 120 | 90 |
|  | Mil |  | 150 | 120 |


|  |  | 7C287-45 | 7C287-55 | 7C287-65 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Set-UpTime(ns) |  | 45 | 55 | 65 |
| Maximum Clock to Output (ns) | 15 | 20 | 25 |  |
| Maximum Operating Current (mA) | Com'l | 120 | 120 | 120 |
|  | Mil |  | 150 | 150 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)


UVExposure . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/ $\mathrm{cm}^{2}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015.2)
Latch-UpCurrent ................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial ${ }^{\circ} \mathrm{J}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[$ $]$ ] | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \hline 7 \mathrm{C} 286-50 \\ & \hline 7 \mathrm{C} 287-45 \end{aligned}$ |  | $\begin{array}{\|c\|} \hline 7 \mathrm{C} 286-60 \\ \hline 7 \mathrm{C} 287-55 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline 7 \mathrm{C} 286-70 \\ \hline 7 \mathrm{C} 287-65 \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOL}=8.0 \mathrm{~mA}$ | Com'l |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ | Mil |  |  |  | 0.4 |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for Inputs |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | $\begin{aligned} & \text { Guaranteed Input Logical LOW } \\ & \text { Voltage for Inputs } \end{aligned}$ |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | $-10$ | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 4 |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}},$ OutputDisabled |  | -40 | +40 | -40 | +40 | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=\mathrm{GND}^{[5]}$ |  | -20 | $-90$ | -20 | $-90$ | $-20$ | -90 | mA |
| $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & (7 \mathrm{C} 286) \end{aligned}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 120 |  | 120 |  | 90 | mA |
|  |  |  | Mil |  |  |  | 150 |  | 120 |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & (7 \mathrm{C} 287) \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 120 |  | 120 |  | 120 | mA |
|  |  |  | Mil |  |  |  | 150 |  | 150 |  |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[6]}$ | Standby Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.,CE=HIGH} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 40 |  | 40 |  | 30 | mA |
|  |  |  | Mil |  |  |  | 50 |  | 40 |  |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. Contact a Cypress representative for industrial termperature range specifications.
3. See the last page of this specification for Group A subgroup testing information.
4. See Introduction to CMOS PROMs for general information on testing.
5. Short circuit test should not exceed 30 seconds.
6. Only the CY7C286 has a standby mode.

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveform ${ }^{[4]}$



Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O- Commercial $_{200 \Omega}^{2.0 \mathrm{~V}, ~}$


7C286 Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description |  | 7C286-50 |  | 7C286-60 |  | 7C286-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address Access Time |  |  | 50 |  | 60 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | Output Valid from $\overline{\mathrm{CE}}$ | Commercial |  | 50 |  | 60 |  | 70 | ns |
|  |  | Military |  |  |  | 60 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Valid from $\overline{\mathrm{OE}}$ |  |  | 18 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | Output Tri-State from $\overline{\mathrm{CE}} / \overline{\mathrm{OE}}$ |  |  | 18 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Enable to Power-Up |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Disable to Power-Down |  |  | 40 |  | 50 |  | 60 | ns |

7C287 Switching Characteristics Over the Operating Rangee ${ }^{[3,4]}$

| Parameters | Description | 7C287-45 |  | 7C287-55 |  | 7C287-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Clock HIGH | 45 |  | 55 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Clock HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock HIGH to Output Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HZE}}$ | Output High Z from $\overline{\mathrm{E}}$ |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | Output Valid from $\overline{\mathrm{E}}$ |  | 15 |  | 20 |  | 25 | ns |
| tpwC | Clock Pulse Width | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{tsEs}^{[7]}$ | $\overline{\bar{E}}_{\text {S }}$ Set-Up to Clock HIGH | 12 |  | 15 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{HEs}}{ }^{[7]}$ | $\overline{\mathrm{E}}_{\text {S }}$ Hold from Clock HIGH | 5 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HZC}}{ }^{[7]}$ | Output High Z from CLK $/ \overline{\mathrm{E}}_{\mathbf{S}}$ |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{COs}}{ }^{[7]}$ | Output Valid from CLK/ $\overline{\mathrm{E}}_{\text {S }}$ |  | 20 |  | 25 |  | 30 | ns |

## Note:

7. Parameters with synchronous $\bar{E}_{S}$ option.

## Architecture Configuration Bits

| Architecture <br> Bit | Device | Architecture Verify <br> $\mathbf{D}_{\mathbf{0}}$ |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $\overline{\mathrm{E}} / \overline{\mathrm{E}}_{\mathrm{S}}$ | 7 C 287 | $\mathrm{D}_{0}$ | $0=$ Erased | Function |
|  |  |  | 1 = PGMED | Asynchronous Output Enable $(\operatorname{Pin} 20=\overline{\mathrm{E}})$ |

## Bit Map

| Programmer Address (Hex.) | RAM Data |
| :---: | :---: |
| 0000 | Data |
| $\cdot$ | $\vdots$ |
| FFFF | Data |
| 10000 | Control Byte |

Architecture Byte $(10000 \mathrm{H})$
$\mathrm{D}_{7} \quad \mathrm{D}_{0}$


## Switching Waveform for the 7C286



C286-8

Switching Waveform for the 7C287


## Erasure Characteristics

Wavelengths of light less than 4000 angstroms begin to erase the 7C286 and 7C287 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity multiplied by exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating, the exposure time would be approximately 35 minutes. The 7C286 or 7C287 needs to be within

1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Modes

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. CY7C286 Mode Selection

| Mode |  | Pin Function ${ }^{[8]}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\overline{\text { PGM }}$ | LATCH | $\overline{\text { VFY }}$ | $\mathbf{V P P}^{\text {P }}$ | $\mathrm{D}_{7}-\mathrm{D}_{\mathbf{0}}$ |
| Read |  | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable |  | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | X | $\mathrm{V}_{\text {IH }}$ | High Z |
| Output Disable \& Power Down |  | $\mathrm{A}_{10}$ | $\mathrm{A}_{11}$ | $\mathrm{V}_{\text {IH }}$ | X | High Z |
| Program |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{V}_{\text {IHP }}$. | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | High Z |
| Blank Check |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | Zeros |

Table 2. CY7C287 Mode Selection

| Mode |  | Pin Function ${ }^{[8]}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | CP | $\mathrm{A}_{14}$ | $\overline{\mathbf{E}, \bar{E}_{\mathbf{S}}}$ | $\mathrm{A}_{15}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\overline{\text { PGM }}$ | LATCH | $\overline{\mathbf{V F Y}}$ | $V_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Synchronous Read |  | $\mathrm{V}_{\mathrm{IL}} / \mathrm{V}_{\text {IH }}$ | $\mathrm{A}_{14}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{A}_{15}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable - Asychronous |  | X | $\mathrm{A}_{14}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{A}_{15}$ | High Z |
| Output Disable - Synchronous |  | $\mathrm{V}_{\mathrm{II}} / \mathrm{V}_{\text {IH }}$ | $\mathrm{A}_{14}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{A}_{15}$ | High Z |
| Program |  | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $V_{\text {IHP }}$ | $V_{\text {ILP }}$ | $\mathrm{V}_{\text {ILP }}$ | $V_{\text {PP }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {ILP }}$ | VIHP | $\mathrm{V}_{\mathrm{PP}}$ | High Z |
| Blank Check |  | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | V ILP | $\mathrm{V}_{\mathrm{PP}}$ | Zeros |

Note:
8. $X=$ "don't care" but not to exceed $V_{C C} \pm 5 \%$.



LCC



I

Figure 1. Programming Pinouts

Ordering Information ${ }^{[9]}$

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 50 | CY7C286-50PC | P15 | Commercial |
|  | CY7C286-50WC | W16 |  |
| 60 | CY7C286-60PC | P15 | Commercial |
|  | CY7C286-60WC | W16 |  |
|  | CY7C286-60DMB | D16 | Military |
|  | CY7C286-60LMB | L55 |  |
|  | CY7C286-60QMB | Q55 |  |
|  | CY7C286-60WMB | W16 |  |
| 70 | CY7C286-70PC | P15 | Commercial |
|  | CY7C286-70WC | W16 |  |
|  | CY7C286-70DMB | D16 | Military |
|  | CY7C286-70LMB | L55 |  |
|  | CY7C286-70QMB | Q55 |  |
|  | CY7C286-70WMB | W16 |  |
| 80 | CY7C286-80WMB | W16 | Military |
|  | CY7C286-80QMB | Q55 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}{ }^{[10]}$ | $1,2,3$ |

## Notes:

9. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.
10. CY7C286 only.

Document \#: 38-00103-E

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 45 | CY7C287-45PC | P21 | Commercial |
|  | CY7C287-45WC | W22 |  |
| 55 | CY7C287-55PC | P21 | Commercial |
|  | CY7C287-55WC | W22 |  |
|  | CY7C287-55DMB | D22 | Military |
|  | CY7C287-55LMB | L55 |  |
|  | CY7C287-55QMB | Q55 |  |
|  | CY7C287-55WMB | W22 |  |
| 65 | CY7C287-65PC | P21 | Commercial |
|  | CY7C287-65WC | W22 |  |
|  | CY7C287-65DMB | D22 | Military |
|  | CY7C287-65LMB | L55 |  |
|  | CY7C287-65QMB | Q55 |  |
|  | CY7C287-65WMB | W22 |  |

## Switching Characteristics

| Device | Parameters | Subgroups |
| :---: | :--- | :---: |
| 7 C 286 | $\mathrm{t}_{\mathrm{ACC}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{CE}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{OE}}$ | $7,8,9,10,11$ |
| 7 C 287 | $\mathrm{t}_{\mathrm{SA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{HA}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{DOE}}$ | $7,8,9,10,11$ |
|  | $\mathrm{t}_{\mathrm{PWC}}$ | $7,8,9,10,11$ |



## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 35 ns (commercial)
- 35 ns (military)
- Low power
- $\mathbf{3 3 0} \mathrm{mW}$ (commercial)
- 413 mW (military)
- EPROM technology 100\% programmable
- Slim 300-mil or standard 600-mil packaging available
- $\mathbf{5 V} \pm 10 \% \mathrm{~V}_{\mathrm{CC}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs


## Logic Block Diagram



Pin Configurations


Window available on $300-\mathrm{mil}$ cerDIP only.

## Selection Guide

|  |  |  | $\begin{aligned} & \hline \text { 7C291-35 } \\ & \text { 7C292-35 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{C} 291-50 \\ & \text { 7C292-50 } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  |  | 35 | 50 |
| Maximum Operating Current (mA) | STD | Commercial | 90 | 90 |
|  |  | Military | $120{ }^{11}$ | 120 |
|  | L | Commercial | 60 | 60 |

Note:

1. 7C291 only.

## Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
- 20 ns (commercial)
- 25 ns (military)
- Low power
- 660 mW (commercial and military)
- Low standby power
- 220 mW (commercial and military)
- EPROM technology $\mathbf{1 0 0 \%}$ programmable
- Slim $\mathbf{3 0 0}-\mathrm{mil}$ or standard $\mathbf{6 0 0}-\mathrm{mil}$ packaging available
- $\mathbf{5 V} \pm 10 \% \mathrm{~V}_{\mathbf{C C}}$, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding >2001V static discharge


## Functional Description

The CY7C291A, CY7C292A, and CY7C293A are high-performance 2 K word by 8 -bit CMOS PROMs. They are functionally identical, but are packaged in 300-mil (7C291A, 7C293A) and 600 -mil wide plastic and hermetic DIP packages (7C292A). The CY7C293A has an automatic power down feature which reduces the power consumption by over $70 \%$ when deselected. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C291A, CY7C292A, and CY7C293A are plug-in replacements for bipolar devices and offer the advantages of lower power, reprogrammability, superior performance, and programming yield. The EPROM cell requires only 12.5 V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested $100 \%$, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet $D C$ and $A C$ specification limits.
A read is accomplished by placing an active LOW signal on $\mathbf{C S}_{1}$, and active HIGH signals on $\mathrm{CS}_{2}$ and $\mathrm{CS}_{3}$. The contents of the memory location addressed by the address line $\left(\mathrm{A}_{0}-\mathrm{A}_{10}\right)$ will become available on the output lines $\left(\mathrm{O}_{0}-\mathrm{O}_{7}\right)$.

## Logic Block Diagram



Pin Configurations

Top View

| $A_{7}$ | 124 |
| :---: | :---: |
| $A_{8}$ | 223 |
| $A_{5}$ | 3 7C291A 22 |
| $A_{4}$ | 4 7C292A 21 |
| $A_{3}$ | $5^{7 C 293 A} 20$ |
| $A_{2}$ | $6 \bigcirc 19$ |
| $A_{1}$ | 7 18 |
| $A_{0}$ | 8 17 |
| $\mathrm{O}_{0}$ | 9 |
| $\mathrm{O}_{1}$ | 1015 |
| $\mathrm{O}_{2}$ | $11 \quad 14$ |
| GND | 1213 |

C291A-2

LCC/PLCC (Opaque Only) Top View


C291A-3

Window available on 7C291A and 7C293A only.

## Selection Guide

|  |  |  | $\begin{aligned} & \text { 7C291A-20 } \\ & \text { 7C292A-20 } \\ & \text { 7C293A-20 } \end{aligned}$ | $\begin{aligned} & \text { 7C291A-25 } \\ & \text { 7C292A-25 } \\ & \text { 7C293A-25 } \end{aligned}$ | $\begin{aligned} & \text { 7C291A-30 } \\ & \text { 7C292A-30 } \\ & \text { 7C293A-30 } \end{aligned}$ | $\begin{array}{\|l} \hline \text { 7C291AL-35 } \\ \text { 7C292AL-35 } \\ \text { 7C293AL-35 } \\ \text { 7C291A-35 } \\ \text { 7CC29A-35 } \\ \text { 7C293A-35 } \end{array}$ | $\begin{array}{\|r\|} \hline \text { 7C291AL-50 } \\ \text { 7C292AL-50 } \\ \text { 7C293AL-50 } \\ \text { 7C291AL-50 } \\ \text { 7C292A-50 } \\ \text { 7C293A-50 } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  |  | 20 | 25 | 30 | 35 | 50 |
| $\begin{array}{\|l} \text { MaximumOperating } \\ \text { Current (mA) } \end{array}$ | Standard | Commercial | 120 | 90 |  | 90 | 90 |
|  |  | Military |  | 120 | 120 | 90 | 90 |
|  | L | Commercial |  |  |  | 60 | 60 |
| $\begin{aligned} & \hline \text { Standby Current (mA) } \\ & \text { 7C293A Only } \end{aligned}$ |  | Commercial | 40 | 30 |  | 30 | 30 |
|  |  | Military |  | 40 | 40 | 40 | 40 | SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots . . . . . . . . . . .$.
Ambient Temperaturewith
PowerApplied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High ZState
-0.5 V to +7.0 V
DC Input Voltage -3.0 V to +7.0 V
DC Program Voltage 13.0 V

UVExposure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm ${ }^{2}$

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industria $[1]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[2]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$



Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general infromation on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{[3,4]}$ (continued)

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C291AL-35,50 } \\ & \text { 7C292AL-35,50 } \\ & \text { 7C293AL-35,50 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C291A-35,50 } \\ & \text { 7C292A-35,50 } \\ & \text { 7C293A-35, } 50 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=-16.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |  | $-10$ | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Diode Clamp Voltage |  |  | Note 4 |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}, \\ & \text { Output Disabled } \end{aligned}$ |  | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | $-20$ | -90 | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} \end{aligned}$ | Commercial |  | 60 |  | 90 | mA |
|  |  |  | Military |  |  |  | 90 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current (7C293A Only) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{CS}_{1} \geq \mathrm{V}_{\mathrm{IH}} \end{aligned}$ | Commercial |  | 30 |  | 30 | mA |
|  |  |  | Military |  |  |  | 40 |  |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Supply Voltage |  |  | 12 | 13 | 12 | 13 | V |
| $\mathrm{I}_{\text {PP }}$ | ProgrammingSupplyCurrent |  |  |  | 50 |  | 50 | mA |
| $\mathrm{V}_{\text {IHP }}$ | Input HIGH ProgrammingVoltage |  |  | 3.0 |  | 3.0 |  | V |
| $\mathrm{V}_{\text {ILP }}$ | Input LOW Programming Voltage |  |  |  | 0.4 |  | 0.4 | V |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |  |

SEMICONDUCTOR

## AC Test Loads and Waveforms ${ }^{[4]}$



(b) High Z Load
(a)


C291A-5
Equivalent to: THÉVENIN EQUIVALENT

OUTPUT 0 - $100 \Omega$ C2.0V $\longrightarrow$ C291A-6


C291A-7
Switching Characteristics Over the Operating Range ${ }^{[3,4]}$

| Parameters | Description | $\begin{aligned} & \text { 7C291A-20 } \\ & \text { 7C292A-20 } \\ & \text { 7C293A-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C291A-25 } \\ & \text { 7C292A-25 } \\ & \text { 7C293A-25 } \end{aligned}$ |  | $\begin{array}{\|l} \text { 7C291A-30 } \\ \text { 7C292A-30 } \\ \text { 7C293A-30 } \end{array}$ |  | 7C291AL-35 <br> 7C292AL-35 <br> 7C293AL-35 <br> 7C291A-35 <br> 7C292A-35 <br> 7C293A-35 |  | $\begin{aligned} & \text { 7C291AL-50 } \\ & \text { 7C29AAL-50 } \\ & \text { 7C293AL-50 } \\ & \text { 7C291A-50 } \\ & \text { 7C292A-50 } \\ & \text { 7C293A-50 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {AA }}$ | Address to Output Valid |  | 20 |  | 25 |  | 30 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{HZCS} 1}$ | Chip Select Inactive to High Z |  | 15 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ACS}} 1$ | Chip Select Active to Output Valid |  | 15 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| ${ }^{\text {t }} \mathrm{HZCS} 2$ | Chip Select Inactive to High Z (7C293A $\overline{C S}_{1}$ Only) ${ }^{[6]}$ |  | 22 |  | 27 |  | 32 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{ACS}} 2$ | Chip Select Active to Output Valid (7C293A ${ }^{\text {CS }}{ }_{1}$ Only) ${ }^{[6]}$ |  | 22 |  | 27 |  | 32 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Select Active to Power-Up (7C293A $\overline{\mathrm{CS}}_{1}$ Only) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Select Inactive to Power-Down (7C293A $\overline{\mathrm{CS}}_{1}$ Only) |  | 22 |  | 27 |  | 32 |  | 35 |  | 45 | ns |

Notes:
6. $\mathrm{t}_{\mathrm{HZCS} 2}$ and $\mathrm{t}_{\mathrm{ACS} 2}$ refer to $7 \mathrm{C} 293 \mathrm{~A} \overline{\mathrm{CS}}_{1}$ only.

## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase these PROMs. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.
The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity $x$ exposure time) or $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a 12 $\mathrm{mW} / \mathrm{cm}^{2}$ power rating. the exposure time would be approximately 30 to 35 minutes.

These PROMs need to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 $W \mathrm{sec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

| Mode |  | Pin Function ${ }^{[7]}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read or Output Disable | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | $\mathrm{CS}_{3}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{C S}}_{1}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
|  | Other | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | $\overline{\text { PGM }}$ | $\overline{\mathbf{V F Y}}$ | $\mathbf{V P P}^{\text {Pr }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Read |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {IL }}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Output Disable ${ }^{[8]}$ |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | X | X | $\mathrm{V}_{\mathrm{IH}}$ | High Z |
| Output Disable |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | X | $\mathrm{V}_{\text {IL }}$ | X | High Z |
| Output Disable |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IL }}$ | X | X | High Z |
| Program |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | V ILP | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Program Verify |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{O}_{7}-\mathrm{O}_{0}$ |
| Program Inhibit |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | $V_{\text {IHP }}$ | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | High Z |
| Intelligent Program |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | VILP | $\mathrm{V}_{\text {IHP }}$ | $V_{\text {PP }}$ | $\mathrm{D}_{7}-\mathrm{D}_{0}$ |
| Blank Check Zeros |  | $\mathrm{A}_{10}-\mathrm{A}_{0}$ | $\mathrm{V}_{\text {IHP }}$ | $\mathrm{V}_{\text {ILP }}$ | $\mathrm{V}_{\mathrm{PP}}$ | Zeros |

Notes:
7. $\mathrm{X}=$ "don't care" but not to exceed $\mathrm{V}_{\mathrm{CC}}+5 \%$.

8. The power-down mode for the CY7C293A is activated by deselecting $\mathrm{CS}_{1}$.

Figure 1. Programming Pinouts

## Typical DC and AC Characteristics









C291A-11

SEMICONDUCTOR

CY7C291A<br>CY7C292A/CY7C293A

## Ordering Information ${ }^{[9]}$

| Speed <br> (ns) | $\begin{array}{\|l\|} \hline \mathbf{I}_{\mathbf{C C}} \\ (\mathbf{m A}) \end{array}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 20 | 120 | CY7C291A-20JC | J64 | Commercial |
|  |  | CY7C291A-20PC | P13 |  |
|  |  | CY7C291A-20SC | S13 |  |
|  |  | CY7C291A-20WC | W14 |  |
| 25 | 120 | CY7C291A-25JC | J64 | Commercial |
|  |  | CY7C291A-25PC | P13 |  |
|  |  | CY7C291A-25SC | S13 |  |
|  |  | CY7C291A-25WC | W14 |  |
|  |  | CY7C291A-25DMB | D14 | Military |
|  |  | CY7C291A-25LMB | L64 |  |
|  |  | CY7C291A-25QMB | Q64 |  |
|  |  | CY7C291A-25TMB | T73 |  |
|  |  | CY7C291A-25WMB | W14 |  |
| 30 | 120 | CY7C291A-30DMB | D14 | Military |
|  |  | CY7C291A-30LMB | L64 |  |
|  |  | CY7C291A-30QMB | Q64 |  |
|  |  | CY7C291A-30TMB | T73 |  |
|  |  | CY7C291A-30WMB | W14 |  |
| 35 | 60 | CY7C291AL-35JC | J64 | Commercial |
|  |  | CY7C291AL-35PC | P13 |  |
|  |  | CY7C291AL-35WC | W14 |  |
|  | 90 | CY7C291A-35DC | D14 | Commercial |
|  |  | CY7C291A-35LC | L64 |  |
|  |  | CY7C291A-35SC | S13 |  |
|  |  | CY7C291A-35PC | P13 |  |
|  |  | CY7C291A-35WC | W14 |  |
|  | 120 | CY7C291A-35DMB | D14 | Military |
|  |  | CY7C291A-35LMB | L64 |  |
|  |  | CY7C291A-35QMB | Q64 |  |
|  |  | CY7C291A-35TMB | T73 |  |
|  |  | CY7C291A-35WMB | W14 |  |
| 50 | 60 | CY7C291AL-50JC | J64 | Commercial |
|  |  | CY7C291AL-50PC | P13 |  |
|  |  | CY7C291AL-50WC | W14 |  |
|  | 90 | CY7C291A-50DC | D14 | Commercial |
|  |  | CY7C291A-50LC | L64 |  |
|  |  | CY7C291A-50SC | S13 |  |
|  |  | CY7C291A-50PC | P13 |  |
|  |  | CY7C291A-50WC | W14 |  |
|  | 90 | CY7C291A-50DMB | D14 | Military |
|  |  | CY7C291A-50LMB | L64 |  |
|  |  | CY7C291A-50QMB | Q64 |  |
|  |  | CY7C291A-50TMB | T73 |  |
|  |  | CY7C291A-50WMB | W14 |  |


| Speed (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 20 | 120 | CY7C292A-20DC | D12 | Commercial |
|  |  | CY7C292A-20PC | P11 |  |
| 25 | 120 | CY7C292A-25DC | D12 | Commercial |
|  |  | CY7C292A-25PC | P11 |  |
|  |  | CY7C292A-25DMB | D12 | Military |
| 30 | 120 | CY7C292A-30DMB | D12 | Military |
| 35 | 60 | CY7C292AL-35PC | P11 | Commercial |
|  | 90 | CY7C292A-35DC | D12 | Commercial |
|  |  | CY7C292A-35PC | P11 |  |
|  | 120 | CY7C292A-35DMB | D12 | Military |
| 50 | 60 | CY7C292AL-50PC | P11 | Commercial |
|  | 90 | CY7C292A-50DC | D12 | Commercial |
|  |  | CY7C292A-50PC | P11 |  |
|  | 120 | CY7C292A-50DMB | D12 | Military |

Notes:
9. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

CY7C291A CY7C292A/CY7C293A
SEMICONDUCTOR

Ordering Information (continued) ${ }^{9]}$

| Speed <br> (ns) | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 20 | 120 | CY7C293A-20JC | J64 | Commercial |
|  |  | CY7C293A-20PC | P13 |  |
|  |  | CY7C293A-20WC | W14 |  |
| 25 | 120 | CY7C293A-25JC | J64 | Commercial |
|  |  | CY7C293A-25PC | P13 |  |
|  |  | CY7C293A-25WC | W14 |  |
|  |  | CY7C293A-25DMB | D14 | Military |
|  |  | CY7C293A-25LMB | L64 |  |
|  |  | CY7C293A-25QMB | Q64 |  |
|  |  | CY7C293A-25WMB | W14 |  |
| 30 | 120 | CY7C293A-30DMB | D14 | Military |
|  |  | CY7C293A-30LMB | L64 |  |
|  |  | CY7C293A-30QMB | Q64 |  |
|  |  | CY7C293A-30WMB | W14 |  |
| 35 | 60 | CY7C293AL-35JC | J64 | Commercial |
|  |  | CY7C293AL-35PC | P13 |  |
|  |  | CY7C293AL-35WC | W14 |  |
|  | 90 | CY7C293A-35DC | D14 | Commercial |
|  |  | CY7C293A-35LC | L64 |  |
|  |  | CY7C293A-35PC | P13 |  |
|  |  | CY7C293A-35WC | W14 |  |
|  | 90 | CY7C293A-35DMB | D14 | Military |
|  |  | CY7C293A-35LMB | L64 |  |
|  |  | CY7C293A-35QMB | Q64 |  |
|  |  | CY7C293A-35WMB | W14 |  |
| 50 | 60 | CY7C293AL-50JC | J64 | Commercial |
|  |  | CY7C293AL-50PC | P13 |  |
|  |  | CY7C293AL-50WC | W14 |  |
|  | 90 | CY7C293A-50DC | D14 | Commercial |
|  |  | CY7C293A-50LC | L64 |  |
|  |  | CY7C293A-50PC | P13 |  |
|  |  | CY7C293A-50WC | W14 |  |
|  | 90 | CY7C293A-50DMB | D14 | Military |
|  |  | CY7C293A-50LMB | L64 |  |
|  |  | CY7C293A-50QMB | Q64 |  |
|  |  | CY7C293A-50WMB | W14 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB}}[10]$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 1}{ }^{[11]}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACS} 2}{ }^{[10]}$ | $7,8,9,10,11$ |

SMD Cross Reference

| SMD <br> Number | Suffix | Cypress <br> Number |
| :--- | :--- | :--- |
| $5962-87650$ | 01 KX | CY7C291-50TMB |
| $5962-87650$ | 01 LX | CY7C291-50WMB |
| $5962-87650$ | 013 X | CY7C291-50QMB |
| $5962-87650$ | 03 KX | CY7C291-35TMB |
| $5962-87650$ | 03 LX | CY7C291-35WMB |
| $5962-87650$ | $033 X$ | CY7C291-35QMB |
| $5962-88734$ | 02 JX | CY7C292A-45DMB |
| $5962-88734$ | 02 KX | CY7C291A-45KMB |
| $5962-88734$ | 02 LX | CY7C291A-45DMB |
| $5962-88734$ | $023 X$ | CY7C291A-45LMB |
| $5962-88734$ | 03 JX | CY7C292A-35DMB |
| $5962-88734$ | 03 KX | CY7C291A-35KMB |
| $5962-88734$ | 03 LX | CY7C291A-35DMB |
| $5962-88734$ | $033 X$ | CY7C291A-35LMB |
| $5962-88734$ | 04 JX | CY7C292A-25DMB |
| $5962-88734$ | 04 KX | CY7C291A-25KMB |
| $5962-88734$ | 04 LX | CY7C291A-25DMB |
| $5962-88734$ | $043 X$ | CY7C291A-25LMB |

## Notes:

10. 7C293A only.
11. 7C291A and 7C292A only.

Document \#: 38-00075-E

## PROM Programming Information

## Introduction

PROMs or Programmable Read Only Memories have existed since the early 1970's and continue to provide the highest speed non-volatile form of semiconductor memory available. Until the introduction of CMOS PROMs from Cypress, all PROMs were produced in bipolar technology, because bipolar technology provided the highest possible performance at an acceptable cost level. All bipolar PROMs use a fuse for the programming element. The fuses are intact when the product is delivered to the user, and may be programmed or written once with a pattern and used or read infinitely. The fuses are literally blown using a high current supplied by a Programming System. Since the fuses may only be blown or programmed once, they may not be programmed during test. In addition, since they may not be programmed until the user determines the pattern, they may not be completely tested prior to shipment form the supplier. This inability to completely test, results in less than $100 \%$ yield during programming an use by the customer for two reasons. First, some percentage of the product fails to program. These devices fall out during the programming operation, and although a nuisance are easily identified. Additional yield is lost because the device fails to perform even though it programs correctly. This failure is normally due to the device being too slow. This is a more subtle failure, and can only be found by $100 \%$ post program AC testing, or even worst by trouble shooting an assembled board or system.
Cypress CMOS PROMs use an EPROM programming mechanism. This technology has been in use in MOS technologies since the late 1970's. However, as with most MOS technologies the emphasis has been on density, not performance. CMOS at Cypress is as fast as or faster than Bipolar and coupled with EPROM, becomes a viable alternative to bipolar PROMs form a performance point of view. In the arena of programming, EPROM has some significant advantages over fuse technology. EPROM cells are programmed by injecting charge on an isolated gate which permanently turns off the transistor. This mechanism can be reversed by irradiating the device with ultraviolet light. The fact that programming can be erased, totally changes the testing and programming situation and philosophy. All cells can be programmed during the manufacturing process and then erased prior to packaging and subsequent shipment. While these cells are programmed, the performance of each cell in the memory can be tested allowing the shipment of devices that program every time, and will perform as specified when programmed. In addition when these devices are supplied in a windowed package they can be programmed and erased indefinitely providing the designer a RE-PROGRAM-
MABLE PROM for development.

## Programmable Technology

## EPROM Process Technology

EPROM technology employs a floating or isolated gate between the normal control gate and the source/drain region of a transistor. This gate may be charged with electrons during the programming operation and when charged with electrons, the transistor is permanently turned off. When uncharged (the transistor is unprogrammed) the device may be turned on and off normally with the control gate. The state of the floating gate, charged or uncharged, is permanent because the gate is isolated in an extremely pure oxide. The charge may be removed if the device is irradiated with ultraviolet energy in the form of light. This ultraviolet light allows the electrons on the gate to recombine and discharge the the gate. This process is repeatable and therefore can be used during the process-
ing of the device repeatedly if necessary to assure programming function and performance.

## Two Transistor Cells

In order to provide an EPROM cell that is as fast as the fuse technology employed in bipolar processes, Cypress uses a two transistor EPROM cell. One transistor is optimized for reliable programming, and one transistor is optimized for high speed. The floating gates are connected such that charge injected on the floating gate of the programming transistor is conducted to read transistor, biasing it off.

## Differential Memory Cells

In the 4 K (CY7C225); 8K (CY7C235, CY7C281, CY7C282); and 16K (CY7C245, CY7C291, CY7C292) CMOS PROMs, Cypress employs a differential memory cell and sense amplifier technique. Higher density devices such as the 7C261, 7C263, 7C264, or 7C269 64 K PROMs employ a single ended Cell and sense amplifier technique similar to the approach used in more conventional EPROMs.
In a conventional high density EPROM a single EPROM transistor is used to switch the input to one side of a differential sense amplifier. The other side of the sense amplifier is biased at an intermediate level with a dummy cell. An unprogrammed EPROM transistor will conduct and drive the sense amplifier to a logic " 0 ." A programmed EPROM transistor will not conduct, and consequently drives the sense amplifier to a logic "1." A conventional EPROM cell therefore is delivered with a specific state " 0 " or " 1 " in it depending on the number of inversions after the sense amplifier and can always be programmed to the opposite state. Access time in this conventional approach is heavily dependent on the time the selected EPROM transistor takes to move the input of the sense amplifier from a quiescent condition to the threshold that the dummy cell is biasing the second input to the sense amplifier. This bias is several volts, and requires a significant delay before the sense amplifier begins to react.
Cypress PROMs employ a true differential cell approach, with EPROM cells attached to both inputs of the sense amplifier. As indicated above, the read transistor which is optimized for speed is actually the transistor attached to the sense amplifier. In the erased state, both EPROM transistors conduct when selected eccentrically biasing the input of the sense amplifier at the same level. If the inputs were at identical levels, the output of the sense amplifier would be in a mestastable condition or, neither a " 1 " nor " 0 ." In actual practice the natural bias and high gain of the sense amplifier combine to cause the output to favor one or the other stable conditions. The difference between the two conditions is however only a few millivolts and the memory cell should be considered to contain neither a " 1 " nor a " 0 ." As a result of this design approach, the memory cell must be programmed to either a " 1 " or a " 0 " depending on the desired condition and the conventional BLANK CHECK mechanism is invalid. The benefit of the approach however is that only a small differential signal from the cell begins the sense amplifier switching and the access time of the memory is extremely fast.

## Single Ended Memory Cells

Although a more conventional approach, single ended memory cells and sensing techniques offer a superior trade-off between die size and performance than the differential cell for devices of 64 K densities and above, the Single ended technique employed by Cy -

## Programmable Technology (continued)

press uses a dummy cell for the reference voltage thus providing a reference that tracks the programmed cell in process related parameters, power supply and temperature induced variations. The memory cell used is a second generation two transistor cell derived from earlier work at the 16 K density level. It has an optimized READ transistor that is matched to the sense amplifier, and a second transistor optimized for programming. The floating gates of the two transistors that make up a memory cell are connected electrically so that the charge programmed onto one device controls the threshold of the second transistor.
Unlike the differential memory approach, the erased single ended device contains all " 0 "s and on the ones are programmed. Therefore a " 1 " on the data pins during programming causes a " 1 " to be programmed into the addressed location.

## Programming Algorithm

## Byte Addressing and Programming

All Cypress CMOS PROMs are addressed and programmed on a byte basis unlike the bipolar products that they replace. The address lines used to access the memory in a read mode are the same for programming, and the address map is identical. The information to be programmed into each byte is presented on the data out pins during the programming operation and the data is read from these same pins for verification that the byte has been programmed.

## Blank Check for Differential Cells

Since a differential cell contains neither a " 1 " not a " 0 " before it is programmed, the conventional BLANK CHECK is not valid. For this reason, all Cypress CMOS PROMs contain a special BLANK CHECK mode of operation. Blank check is performed by separately examining the " 0 " and " 1 " sides of the differential memory cell to determine whether either side has been independentiy programmed. this is accomplished in two passes one comparing the " 0 " side of the differential cell against a reference voltage applied to the opposite side of the sense amplifier and then repeating this operation for the " 1 "s side of the cell. The modes are called BLANK CHECK ONES and BLANK CHECK ZEROS. These modes are entered by application of a supervoltage to the device.

## Blank Check for Single Ended Cells

Single ended cells BLANK CHECK in a conventional manner. An erased device contains all " 0 "s and a programmed cell will contain a " 1. ." Cypress PROMs that use the single ended approach provide a specific mode to perform the BLANK CHECK which also provides the verify function. This makes the need to switch high voltages unnecessary during the program verify operation. See specific data sheets for details.

## Programming the Data Array

Programming is accomplished by applying a supervoltage to one pin of the device causing it to enter the programming mode of operation. This also provides the programming voltage for the cells to be programmed. In this mode of operation, the address lines of the device are used to address each location to be programmed, and the data is presented on the pins normally used for reading the contents of the device. Each device has a READ and WRITE pin in the programming mode. These are active low signals and cause the data on the output pins to be written into the addressed memory location in the case of the WRITE signal or read out of the device in the case of the READ signal. When both the READ and WRITE signals are high, the outputs are disabled and in a high impedance state. Programming therefore is accomplished by placing
data on the output pins, and writing it into the addressed location with the WRITE signal. Verification of data is accomplished by reading the information on the output pins while the READ signal is active.
The timing for actual programming is supplied in the unique programming specifications for each device.

## Special Features

Depending on the specific CMOS PROM in question, additional features that require programming may be available to the designer. Two of these features are a Programmable INITIAL BYTE and Programmable SYNCHRONOUS/ASYNCHRONOUS ENABLE available in some of the registered devices. Like programming the array, these features make use of EPROM cells and are programmed in a similar manner, using supervoltages. The specific timing and programming requirements are specified in the data sheet of the device employing the feature.

## Programming Support

Programming support for Cypress CMOS PROMs is available from a number of programmer manufacturers, some of which are listed below.
Data I/O Corporation
10525 Willows Rd. N.E.
P.O. Box 97046

Redmond, WA 98073-9746
(206) 881-6444

| Data I/O 29B Unipak II |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Cypress <br> Part Number | Generic Part <br> Number | Family Code <br> and Pinout |  |  |
| CY7C225 | 27 Revision |  |  |  |
| CY7C235 | 27 S 35 | F0 | B6 | V12 |
| CY7C245 | 27 S 45 A | F0 | B0 | V09 |
| CY7C261/3/4 | $27 S 49$ | EF | 31 | V11 |
| CY7C281/2 | $27 S 281 / 282$ | EE | B4 | V09 |
| CY7C291/2 | $27 S 291 / 292$ | F2 | AF | V09 |

Stag Microsystems
1600 Wyatt Dr.
Santa Clara, CA 95054
(408) 988-1118

| Data I/O 29B Unipak II |  |  |  |
| :--- | :---: | :---: | :---: |
| Cypress <br> Part Number | Generic Part <br> Number | Family Code <br> and Pinout | Revision |
| CY7C225 | 27 S25 |  | Rev 21 |
| CY7C235 | $27 S 35$ |  | Rev 21 |
| CY7C245 | 27 S45A | Menu | Rev 24 |
| CY7C281/2 | 27 D281/282 |  | Rev 21 |
| CY7C291/2 | $27 S 291 / 292$ |  | Rev 21 |

Cypress Semiconductor, Inc.
3901 North First St.
San Jose, CA 95134
(408) 943-2600

| Cypress CY3000 QuickPro Rev. PROM 2.10 |  |  |
| :--- | :---: | :---: |
| Cypress <br> Part Number | Generic <br> Part Number | Family Code <br> and Pinout |
| CY7C225 |  |  |
| CY7C235 |  |  |
| CY7C245 | Menu | Menu |
| CY7C261/3/4 | Driven | Driven |
| CY7C268 |  |  |
| CY7C269 |  |  |
| CY7C281/2 |  |  |
| CY7C291/2 |  |  |

INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
FIFOs ..... 5
LOGIC ..... 6
COMM ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

Section Contents
PLDs (Programmable Logic Devices) Page Number
Introduction to Cypress PLDs ..... 4-1
Device Number Description PLDC18G8 CMOS Generic 20-Pin Programmable Logic Device ..... 4-6
PALC20 Series Reprogrammable CMOS PAL C 16L8, 16R8, 16R6, 16R4 ..... 4-13
PAL20 Series 5-ns, Industry-Standard, 20-Pin PLDs ..... 4-28
PALC20G10 CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-29
PALC20G10B CMOS Generic 24-Pin Reprogrammable Logic Device ..... 4-29
PALC20G10C Generic 24-Pin PAL Device ..... 4-37
PLDC20RA10 Reprogrammable Asynchronous CMOS Logic Device ..... 4-47
PALC22V10 Reprogrammable CMOS PAL Device ..... 4-57
PALC22V10B Reprogrammable CMOS PAL Device ..... 4-67
PAL22V10C Universal PAL Device ..... 4-77
PAL22VP10C Universal PAL Device ..... 4-77
PAL22V10D Flash Erasable, Reprogrammable CMOS PAL Device ..... 4-88
CY7C325 Timing Control Unit ..... 4-95
CY7C330 CMOS Programmable Synchronous State Machine ..... 4-102
CY7C331 Asynchronous Registered EPLD ..... 4-113
CY7C332 Registered Combinatorial EPLD ..... 4-126
CY7B333 General-Purpose Synchronous BiCMOS PLD ..... 4-136
CY7B335 Universal Synchronous EPLD ..... 4-144
CY7B336 6-ns BiCMOS PAL with Input Registers ..... 4-157
CY7B337 7-ns BiCMOS PAL with Input Registers ..... 4-163
CY7B338 6-ns BiCMOS PAL with Output Latches ..... 4-169
CY7B339 7-ns BiCMOS PAL with Output Latches ..... 4-175
CY7C340 EPLD Family Multiple Array Matrix High-Density EPLDs ..... 4-181
CY7C341 192-Macrocell MAX EPLD ..... 4-190
CY7C342 128-Macrocell MAX EPLD ..... 4-201
CY7C345 128-Macrocell MAX EPLD ..... 4-201
CY7C343 64-Macrocell MAX EPLD ..... 4-214
CY7C344 32-Macrocell MAX EPLD ..... 4-225
CY7C361 Ultra High Speed State Machine EPLD ..... 4-235
PLD610 Multipurpose BiCMOS PLD ..... 4-249
PLD Programming Information ..... 4-257

## Cypress PLD Family Features

Cypress Semiconductor's PLD family offers the user a wide range of programmable logic solutions that incorporate leading-edge circuit design techniques as well as diverse process technology capabilities. This allows Cypress PLD users to select PLDs that best suit the needs of their particular high-performance system, regardless of whether speed, power consumption, density, or device flexibility are the critical requirements imposed by the system.
Cypress offers enhanced-performance industry-standard 20- and 24 -pin device architectures, proprietary 28 -pin application-tailored architectures and highly flexible 28 - to 84 -pin universal device architectures. The range of technologies offered includes lea-ding-edge 0.8 -micron CMOS EPROM for high speed, low power, and high density, 0.8 -micron bipolar for the highest-speed ECL devices, 0.8 -micron BiCMOS for high-speed, power-sensitive applications, and 0.65 -micron FLASH technology for high speed, low power and electrical alterability.
The reprogrammable memory cells used by Cypress serve the same purpose as the fuse used in most bipolar PLD devices. Before programming, the AND gates or product terms are connected via the reprogrammable memory cell to both the true and complement inputs. When the reprogrammable memory cell is programmed, the inputs from a gate or product term are disconnected. Programming alters the transistor threshold of each cell so that no conduction can occur, which is equivalent to disconnecting the input from the gate or product term. This is similar to "blowing" the fuses of BiCMOS or bipolar fusible devices, which disconnects the input gate from the product term. Selective programming of each of these reprogrammable memory cells enables the specific logic function to be implemented by the user.
The programmability of Cypress's PLDs allows the users to customize every device in a number of ways to implement their unique logic requirements. Using PLDs in place of SSI or MSI components results in more effective utilization of board space, reduced cost and increased reliability. The flexibility afforded by these PLDs allows the designer to quickly and effectively implement a number of logic functions ranging from random logic gate replacement to complex combinatorial logic functions.

The PLD family implements the familiar "sum of products" logic by using a programmable AND array whose output terms feed a fixed OR array. The sum of these can be expressed in a Boolean transfer function and is limited only by the number of product terms available in the AND-OR array. A variety of different sizes and architectures are available. This allows for more efficient logic optimization by matching input, output, and product terms to the desired application.

## PLD Notation

To reduce confusion and to have an orderly way of representing the complex logic networks, logic diagrams are provided for the various part types. In order to be useful, Cypress logic diagrams employ a common logic convention that is easy to use. Figure 1 shows the adopted convention. In part (a), an " $\times$ " represents an unprogrammed EPROM cell or intact fuse link that is used to perform the logical AND operation upon the input terms. The convention adopted does not imply that the input terms are connected on the common line that is indicated. A further extension of this convention is shown in part (b), which shows the implementation of a simple transfer function. The normal logic representation of the transfer function logic convention is shown in part (c).

## PLD Circuit Configurations

Cypress PLDs have several different output configurations that cover a wide spectrum of applications. The available output configurations offer the user the benefits of both lower package counts and reduced costs when used. This approach allows designers to select PLDs that best fit their applications. An example of some of the configurations that are available are listed below.

## Programmable I/O

Figure 2 illustrates the programmable I/O offered in the Cypress PLD family that allows product terms to directly control the outputs of the device. One product term is used to directly control the three-state output buffer, which then gates the summation of the remaining terms to the output pin. The output of this summation can be fed back into the PLD as an input to the array. This programmable I/O feature allows the PLD to drive the output pin when the three-state output is enabled or, when the three-state output is disabled, the I/O pin can be used as an input to the array.


Figure 1. Logic Diagram Conventions


Figure 2. Programmable I/O


Figure 3. Registered Outputs with Feedback

## Registered Outputs with Feedback

Figure 3 illustrates the registered outputs offered on a number of the Cypress PLDs which allow any of these circuits to function as a state sequencer. The summation of the product terms is stored in the D-type output flip-flop on the rising edge of the system clock. The $Q$ output of the flip-flop can then be gated to the output pin by enabling the three-state output buffer. The output of the flip-flop can also be fed back into the array as an input term. The output feedback feature allows the PLD to remember and then alter its function based upon that state. This circuit can be used to execute such functions as counting, skip, shift, and branch.

## Programmable Macrocell

The programmable macrocell, illustrated in Figure 4, provides the capability of defining the architecture of each output individually. Each of the potential outputs may be specified to be "registered" or "combinatorial." Polarity of each output may also be individually selected allowing complete flexibility of output configuration. Further configurability is provided through "array" configurable "output enable" for each potential output. This feature allows the outputs to be reconfigured as inputs on an individual basis or alternately used as a bidirectional I/O controlled by the programmable array (see Figure 5).

## Buried Register Feedback

The CY7C330 and CY7C331 PLDs provide registers that may be "buried" or "hidden" by electing feedback of the register output. These buried registers, which are useful in state machines, may be implemented without sacrificing the use of the associated device pin as an input. In previous PLDs, when the feedback path was activated, the input pin-path to the logic array was blocked. The proprietary CY7C330 reprogrammable synchronous state machine macrocell illustrates the shared input multiplexer, which provides an alternative input path for the I/O pin associated with a buried macrocell register (Figure 6). Each pair of macrocells shares an in-
put multiplexer, and as long as alternate macrocells are buried, up to six of the twelve output registers can be buried without the loss of any I/O pins as inputs. The CY7C330 also contains four dedicated hidden macrocells with no external output that are used as additional state registers for creating high-performance state machines (Figure 7).

## Asynchronous Register Control

Cypress also offers PLDs that may be used in asynchronous systems in which register clock, set, and reset are controlled by the outputs of the product term array. The clock signal is created by the processing of external inputs and/or internal feedback by the logic of the productterm array, which is then routed to the register clock. The register set and reset are similarly controlled by product term outputs and can be triggered at any time independent of the register clock in response to external and/or feedback inputs processed by the logic array. The proprietary CY7C331 Asynchronous Registered PLD, for which the I/O macrocell is illustrated in Figure 8, is an example of such a device. The register clock, set, and reset functions of the CY7C331 are all controlled by product terms and are dependent only on input signal timing and combinatorial delay through the device logic array to enable their respective functions.

## Input Register Cell

Other Cypress PLDs provide input register cells to capture short duration inputs that would not otherwise be present at the inputs long enough to allow the device to respond. Both the proprietary CY7C330 Reprogrammable Synchronous State Machine and the proprietary CY7C332 Combinatorial PLD provide these input register cells (Figure 9). The clock for the input register may be provided from one of two external clock input pins selectable by a configuration bit, C 4 , dedicated for this purpose for each input register. This choice of input register clock allows signals to be captured and processed from two independent system sources, each controlled by its own independent clock. These input register cells are provided within I/O macrocells, as well as for dedicated input pins.


Figure 4. Programmable Macrocell


Figure 5. CY7C330 I/O Macrocell


Figure 6. CY7C330 I/O Macrocell Pair Shared Input MUX


Figure 7. CY7C330 Hidden State Register Macrocell


Figure 8. CY7C331 Registered Asynchronous Macrocell


Figure 9. CY7C330 Dedicated Input Cell
Document \#: 38-00165-A


## Functional Description

Cypress PLD devices are high-speed electrically programmable logic devices. These devices utilize the sum-of-products (AND-OR) structure, providing users with the ability to program custom logic functions for unique requirements.
In an unprogrammed state, the AND gates are connected via EPROM cells to both the true and complement of every input. By selectively programming the EPROM cells, AND gates may be connected to either the true or complement or disconnected from both true and complement inputs.
Cypress PLD C18G8 uses an advanced 0.8 -micron CMOS technology and a proven EPROM cell as the programmable

## Logic Block Diagram, DIP and SOJ Pinout



## Pin Configurations



18G8-3


Selection Guide

| Generic <br> Part Number | ICC (mA) |  | tPD (ns) |  | ts |  | tCO |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l | Mil/Ind | Com'l | Mil/Ind | Com'l | Mil/Ind | Com'l | Mil/Ind |
| $18 G 8-12$ | 90 |  | 12 |  | 10 |  | 10 |  |
| $18 \mathrm{G} 8-15$ | 90 | 110 | 15 | 15 | 12 | 12 | 12 | 12 |
| 18G8-15L | 70 |  | 15 |  | 12 |  | 12 |  |
| 18G8-20 |  | 110 |  | 20 |  | 15 |  | 15 |

## Functional Description (continued)

element. This technology and the inherent advantage of being able to program and erase each cell enhances the reliability and testability of the circuit, reducing the customer's need to test and to handle rejects.
A preload function allows the registered outputs to be preset to any pattern during testing. Preload is important for testing the functionality of the Cypress PLD device.

## 18G8 Functional Description

The PLDC18G8 is a generic 20-pin device that can be programmed to logic functions which include but are not limited to: 10H8, 12H6, 14H4, 16H2, 10L8, 12L6, 14L4, 16L2, 10P8, 12P6, 14P4, 16P2, 16H8, 16L8, 16P8, 16R8, 16R6, 16R4, 16RP8, 16RP6, 16RP4, 18P8, 16V8. Thus, the PLDC18G8 provides significant design, inventory, and programming flexibility over dedicated 20 -pin devices. It is executed in a $20-\mathrm{pin}, 300-\mathrm{mil}$ molded DIP and a 300 -mil windowed cerDIP. It provides up to 18 inputs and 8 outputs. When the windowed cerDIP is exposed to UV light, the 18 G 8 is erased and can then be reprogrammed.
The programmable output cell provides the capability of defining the architecture of each output individually. Each of the 10 output cells may be configured with registered or combinatorial outputs, active HIGH or active LOW outputs, and product term or Pin 11 generated output enables. Four architecture bits determine the configurations as shown in the Configuration Table. A
total of sixteen different configurations are possible. The default or unprogrammed state is registered/active LOW/Pin 11 OE. The entire programmable output cell is shown in Figure 1.
Architecture bit C 1 controls the registered/combinatorial option. In either combinatorial or registered configuration, the output can serve as an I/O pin, or if the output is disabled, as an input only. Any unused inputs should be tied to ground. In either registered or combinatorial configuration, the output of the register may be fed back to the array. This allows the creation of state machines by providing storage and feedback of the current system state. The register is clocked by the signal from Pin 1. The register is initialized upon power-up to Q output LOW and $\overline{\mathrm{Q}}$ output HIGH.
In both the combinatorial and registered configurations, the source of the output enable signal can be individually chosen with architecture bit C 2 . The OE signal may be generated within the array or from the external $\mathrm{OE}(\operatorname{Pin} 11)$. Pin 11 allows direct control of the outputs, hence having faster enable/disable times.
Each output cell can be configured for output polarity. The output can be either active HIGH or active LOW. This option is controlled by architecture bit $\mathrm{C0}$.
Along with this increase in functional density, the Cypress PLDC18G8 provides lower-power operation through the use of CMOS technology and increased testability with a register preload feature.


Figure 1. Programmable Output Cell

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature................$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ............................ $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential........ -0.5 V to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage $. \ldots \ldots \ldots \ldots \ldots \ldots . .$.
Output Current into Outputs (LOW) ................. 24 mA
DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . . . . 13.0V

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range (Unless Otherwise Noted)

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\left\lvert\, \begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}\right.$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Commercial | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Military/Industrial |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | Commercial |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Military/Industrial |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[2]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[2]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | - 10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {PP }}$ |  | ProgrammingVoltage @ $\mathrm{I}_{\mathrm{PP}}=50 \mathrm{~mA}$ Max. |  |  | 12.0 | 13.0 | V |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[3]}$ |  |  | $-30$ | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ |  | Commercial - 15L |  | 70 | mA |
|  |  |  |  | Commercial <br> -15 -12, |  | 90 | mA |
|  |  |  |  | Military/Industrial |  | 110 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | +40 | $\mu \mathrm{A}$ |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has
been chosen to avoid test problems caused by tester ground degradation.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

Equivalent to: THÉVENIN EQUIVALENT (Commercial)


(b)

18G8-5
Equivalent to: THÉVENIN EQUIVALENT (Military/Industrial)


Configuration Table ${ }^{[5]}$

| $\mathbf{C}_{\mathbf{3}}$ | $\mathbf{C}_{\mathbf{2}}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ | Configuration |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | Active LOW, Registered Mode, Registered Feedback, Pin 11 OE |
| 0 | 0 | 0 | 1 | Active HIGH, Registered Mode, Registered Feedback, Pin 11 OE |
| 0 | 0 | 1 | 0 | Active LOW, Combinatorial Mode, Registered Feedback, Pin 11 OE |
| 0 | 0 | 1 | 1 | Active HIGH, Combinatorial Mode, Registered Feedback, Pin 11 OE |
| 0 | 1 | 0 | 0 | Active LOW, Registered Mode, Registered Feedback, Product Term OE |
| 0 | 1 | 0 | 1 | Active HIGH, Registered Mode, Registered Feedback, Product Term ( I: |
| 0 | 1 | 1 | 0 | Active LOW, Combinatorial Mode, Registered Feedback, Product Term OE |
| 0 | 1 | 1 | 1 | Active HIGH, Combinatorial Mode, Registered Feedback, Product Term OE |
| 1 | 0 | 0 | 0 | Active LOW, Registered Mode, Pin Feedback, Pin 11 OE |
| 1 | 0 | 0 | 1 | Active HIGH, Registered Mode, Pin Feedback, Pin 11 OE |
| 1 | 0 | 1 | 0 | Active LOW, Combinatorial Mode, Pin Feedback, Pin 11 OE |
| 1 | 0 | 1 | 1 | Active HIGH, Combinatorial Mode, Pin Feedback, Pin 11 OE |
| 1 | 1 | 0 | 0 | Active LOW, Registered Mode, Pin Feedback, Product Term OE |
| 1 | 1 | 0 | 1 | Active HIGH, Registered Mode, Pin Feedback, Product Term OE |
| 1 | 1 | 1 | 0 | Active LOW, Combinatorial Mode, Pin Feedback, Product Term OE |
| 1 | 1 | 1 | 1 | Active HIGH, Combinatorial Mode, Pin Feedback, Product Term OE |

Notes:
5. In the virgin or unprogrammed state, a configuration bit is in the " 0 " state.

Switching Characteristics Over the Operating Range ${ }^{[1,6,7]}$

| Parameters | Description | Commercial |  |  |  | Military/Industrial |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -12 |  | -15, -15L |  | -15 |  | -20 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input or Feedback to Non-RegisteredOutput |  | 12 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable |  | 12 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable |  | 12 |  | 15 |  | 15 |  | 20 | ns |
| tpZX | Pin 11 to Output Enable |  | 10 |  | 12 |  | 12 |  | 15 | ns |
| tPXZ | Pin 11 to Output Disable |  | 10 |  | 10 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  | 10 |  | 12 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Input or Feedback Set-Up Time | 10 |  | 12 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{P}}{ }^{[8]}$ | Clock Period | 22 |  | 24 |  | 27 |  | 35 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock High Time | 7 |  | 8 |  | 9 |  | 10 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | Clock Low Time | 8 |  | 9 |  | 10 |  | 11 |  | ns |
| $\mathrm{f}_{\text {MAX }}{ }^{[9]}$ | MaximumFrequency | 50.0 |  | 41.6 |  | 41.6 |  | 33.3 |  | MHz |

Notes:
6. Part (a) of AC Test Loads and Waveforms is used for all parameters except $t_{\text {ER }}, t_{\text {PZX }}$, and tPXZ. Part (b) of AC Test Loads and Waveforms is used for $t_{E R}, t_{P Z X}$, and $t_{P X Z}$.
7. The parameters $t_{E R}$ and $t_{P X Z}$ are measured as the delay from the input disable logic threshold transition to $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ for an enabled HIGH output or $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ for an enabled LOW input.
8. $t_{B}$ or minimum guaranteed clock period, is the clock period guaranteed for state machine operation and is calculated from $\mathrm{t}_{\mathrm{P}}=\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{CO}}$.

The minimum guaranteed period for registered data path operation (no feedback) can be calculated as the greater of ( $\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}$ ) or ( $\mathrm{ts}_{\mathrm{S}}$ $+\mathrm{t}_{\mathrm{H}}$.
9. $f_{\text {MAX }}$, or minimum guaranteed operating frequency, is the operating frequency guaranteed for state machine operation and is calculated from $\mathrm{f}_{\text {MAX }}=1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{CO}}\right.$ ). The minimum guaranteed $\mathrm{f}_{\text {MAX }}$ for registered data path operation (no feedback) can be calculated as the lower of $1 /\left(t_{W H}+t_{W L}\right)$ or $1 /\left(t_{S}+t_{H}\right)$.

## Switching Waveform


-

## $\xrightarrow{2}$

Functional Logic Diagram


Ordering Information

| $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 90 | 12 | PLDC18G8-12JC | J61 | Commercial |
|  |  | PLDC18G8-12PC | P5 |  |
|  |  | PLDC18G8-12VC | V5 |  |
|  |  | PLDC18G8-12WC | W6 |  |
| 70 | 15 | PLDC18G8L-15JC | J61 | Commercial |
|  |  | PLDC18G8L-15PC | P5 |  |
|  |  | PLDC18G8L-15VC | V5 |  |
|  |  | PLDC18G8L-15WC | W6 |  |
| 90 | 15 | PLDC18G8-15JC | J61 | Commercial |
|  |  | PLDC18G8-15PC | P5 |  |
|  |  | PLDC18G8-15VC | V5 |  |
|  |  | PLDC18G8-15WC | W6 |  |
| 110 | 15 | PLDC18G8-15JI | J61 | Industrial |
|  |  | PLDC18G8-15PI | P5 |  |
|  |  | PLDC18G8-15WI | W6 |  |
| 110 | 15 | PLDC18G8-15DMB | D6 | Military |
|  |  | PLDC18G8-15KMB | K71 |  |
|  |  | PLDC18G8-15LMB | L61 |  |
|  |  | PLDC18G8-15QMB | Q61 |  |
|  |  | PLDC18G8-15WMB | W6 |  |
| 110 | 20 | PLDC18G8-20JI | J61 | Industrial |
|  |  | PLDC18G8-20PI | P5 |  |
|  |  | PLDC18G8-20WI | W6 |  |
| 110 | 20 | PLDC18G8-20DMB | D6 | Military |
|  |  | PLDC18G8-20KMB | K71 |  |
|  |  | PLDC18G8-20LMB | L61 |  |
|  |  | PLDC18G8-20QMB | Q61 |  |
|  |  | PLDC18G8-20WMB | W6 |  |

[^38]
## Features

- CMOS EPROM technology for reprogrammability
- High performance at quarter power
$-\mathbf{t}_{\text {PD }}=25 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{S}}=20 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{CO}}=15 \mathrm{~ns}$
$-\mathrm{I}_{\mathrm{CC}}=\mathbf{4 5} \mathrm{mA}$
- High performance at military temperature
$-\mathbf{t}_{\text {PD }}=20 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{S}}=\mathbf{2 0} \mathrm{ns}$
$-\mathrm{t}_{\mathrm{CO}}=15 \mathrm{~ns}$
$-I_{C C}=70 \mathrm{~mA}$
- Commercial and military temperature range
- High reliability
-Proven EPROM technology
$\longrightarrow 1500 \mathrm{~V}$ input protection from electrostatic discharge
- $100 \%$ AC and DC tested
— 10\% power supply tolerances
- High noise immunity
-Security feature prevents pattern duplication
- $\mathbf{1 0 0 \%}$ programming and functional testing


## Functional Description

Cypress PALC Series 20 devices are highspeed electrically programmable and UVerasable logic devices produced in a proprietary N-well CMOS EPROM process. These devices utilize a sum-of-products (AND-OR) structure providing users with the ability to program custom logic functions serving unique requirements.

PALs are offered in 20-pin plastic and ceramic DIP, plastic SOJ, and ceramic LCC packages. The ceramic package can be equipped with an erasure window; when exposed to UV light, the PAL is erased and can then be reprogrammed.
Before programming, AND gates or product terms are connected via EPROM cells to both true and complement inputs. Programming an EPROM cell disconnects an input term from a product term. Selective programming of these cells allows a specific logic function to be implemented in a PALC device. PALC devices are supplied in four functional configurations designated 16R8, 16R6, 16R4, and 16L8. These eight devices have potentially 16 inputs and 8 outputs configurable by the user. Output configurations of 8 registers, 8 combinatorial, 6 registers and 2 combinatorial as well as 4 registers and 4 combinatorial are provided by the

## Logic Symbols and DIP and SOJ Pinouts



## LCC Pinouts



PAL is a registered trademark of Monolithic Memories Inc.
CYPRESS SEMICONDUCTOR is a trademark of Cypress Semiconductor Corporation.

## PALC20 Series

## Functional Description (continued)

four functional variations of the product family. All combinatorial outputs on the 16R6 and 16R4 as well as 6 of the combinatorial outputs on the 16 L 8 may be used as optional inputs. All registered outputs have the $\bar{Q}$ bar side of the register fed back into the main array. The registers are automatically initialized upon power-up to $Q$ output LOW and $\bar{Q}$ output HIGH. All unused inputs should be tied to ground.
All PALC devices feature a security function that provides the user with protection for the implementation of proprietary logic. When invoked, the contents of the normal array may no longer be accessed in the verify mode. Because EPROM technology is used as a storage mechanism, the content of the array is not visible under a microscope.
Cypress PALC products are produced in an advanced 1.2-micron N-well CMOS EPROM technology. The use of this proven

EPROM technology is the basis for a superior product with inherent advantages in reliability, testability, programming, and functional yield. EPROM technology has the inherent advantage that all programmable elements may be programmed, tested, and erased during the manufacturing process. This also allows the device to be $100 \%$ functionally tested during manufacturing. An ability to preload the registers of registered devices during the testing operation makes the testing easier and more efficient. Combining these inherent and designed-in features provides an extremely high degree of functionality, programmability and assured AC performance, and testing becomes an easy task.
The register preload allows the user to initialize the registered devices to a known state prior to testing the device, significantly simplifying and shortening the testing procedure.

## Commercial and Industrial Selection Guide

| Generic Part Number | Logic | Output <br> Enable | Outputs | $\mathrm{I}_{\mathbf{C C}}$ (mA) |  | $\mathbf{t P D}^{\text {( }} \mathbf{n s}$ ) |  | $\mathrm{t}_{\mathbf{S}}(\mathrm{ns})$ |  | tco ( ns ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L | Com'//Ind | -25 | -35 | -25 | -35 | -25 | -35 |
| 16L8 | (8) 7-wide AND-OR-Invert | Programmable | (6) Bidirectional <br> (2) Dedicated | 45 | 70 | 25 | 35 | - | - | - | - |
| 16R8 | (8) 8-wide AND-OR | Dedicated | Registered Inverting | 45 | 70 | - | - | 20 | 30 | 15 | 25 |
| 16R6 | (6) 8-wide AND-OR | Dedicated | Registered Inverting | 45 | 70 | 25 | 35 | 20 | 30 | 15 | 25 |
|  | (2) 7 -wide AND-OR-Invert | Programmable | Bidirectional |  |  |  |  |  |  |  |  |
| 16R4 | (4) 8-wide AND-OR | Dedicated | Registered Inverting | 45 | 70 | 25 | 35 | 20 | 30 | 15 | 25 |
|  | (4) 7-wide AND-OR-Invert | Programmable | Bidirectional |  |  |  |  |  |  |  |  |

## Military Selection Guide

| Generic Part Number | Logic | Output <br> Enable | Outputs | $\underset{(\mathbf{m A})}{\mathbf{I}_{\mathbf{C C}}}$ | $\mathrm{t}_{\text {PD }}(\mathrm{ns}$ ) |  |  | ts ( ns ) |  |  | $\mathrm{t}_{\mathrm{CO}}(\mathrm{ns})$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | -20 | -30 | -40 | -20 | -30 | -40 | -20 | -30 | -40 |
| 16L8 | (8) 7-wide AND-OR-Invert | Programmable | (6) Bidirectional <br> (2) Dedicated | 70 | 20 | 30 | 40 | - | - | - | - | - | - |
| 16R8 | $\begin{aligned} & \text { (8) } 8 \text {-wide } \\ & \text { AND-OR } \end{aligned}$ | Dedicated | Registered Inverting | 70 | - | - | - | 20 | 25 | 35 | 15 | 20 | 25 |
| 16R6 | $\begin{aligned} & \text { (6) 8-wide } \\ & \text { AND-OR } \end{aligned}$ | Dedicated | Registered Inverting | 70 | 20 | 30 | 40 | 20 | 25 | 35 | 15 | 20 | 25 |
|  | (2) 7-wide AND-OR-Invert | Programmable | Bidirectional |  |  |  |  |  |  |  |  |  |  |
| 16R4 | $\begin{aligned} & \text { (4) 8-wide } \\ & \text { AND-OR } \end{aligned}$ | Dedicated | Registered Inverting | 70 | 20 | 30 | 40 | 20 | 25 | 35 | 15 | 20 | 25 |
|  | (4) 7-wide AND-OR-Invert | Programmable | Bidirectional |  |  |  |  |  |  |  |  |  |  |

## Maximum Ratings



| UVExposure | 7258 Wsec/cm ${ }^{2}$ |
| :---: | :---: |
| Static Discharge Voltage . . (per MIL-STD-883, Method 3015) | $>2001 \mathrm{~V}$ |
| Latch-UpCurrent | $>200 \mathrm{~mA}$ |

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $\left.{ }^{1}\right]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |

Electrical Characteristics Over the Operating Range (Unless Otherwise Noted) ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Com'//Ind | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | Com'1/Ind |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\text {OL }}=12 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH ${ }^{[3]}$ Voltage for All Inputs |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW ${ }^{[2]}$ Voltage for All Inputs |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | $-10$ | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Voltage | $\mathrm{I}_{\mathrm{PP}}=50 \mathrm{~mA}$ Max. |  |  | 13.0 | 14.0 | V |
| $\mathrm{I}_{\text {SC }}$ | OutputShortCircuitCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[4]}$ |  |  |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\text { All Inputs }=\text { GND }, V_{\mathrm{CC}}=\text { Max. }$$\mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}^{[5]}$ |  | "L" |  | 45 | mA |
|  |  |  |  | Com'//Ind |  | 70 | mA |
|  |  |  |  | Military |  | 70 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | $-100$ | 100 | $\mu \mathrm{A}$ |

## Notes:

1. $\mathrm{t}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
5. $\mathrm{I}_{\mathrm{CC}(\mathrm{AC})}=(0.6 \mathrm{~mA} / \mathrm{MHz}) \times$ (Operating Frequency in MHz$)+$ $\mathrm{I}_{\mathrm{CC}(\mathrm{DC})} \cdot \mathrm{I}_{\mathrm{CC}(\mathrm{DC})}$ is measured with an unprogrammed device.

Electrical Characteristics Over the Operating Range (Unless Otherwise Noted) ${ }^{[2]}$ (continued)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PXZ }}(-)$ | 1.5 V | $\mathrm{V}_{\mathrm{OH}} \frac{\downarrow}{0.5 \mathrm{~V} \frac{1}{4}}$ | C20-9 |
| $t_{\text {PXZ }}(+)$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{0.5 \mathrm{~V} \stackrel{\downarrow}{4}} \underset{\sim}{\mathrm{\phi}} \mathrm{~V}_{\mathrm{X}}$ | C20-10 |
| $t_{\text {PZX }}(+)$ | $\mathrm{V}_{\text {the }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V} \stackrel{\downarrow}{4}} \underset{\leftarrow}{\leftarrow} \mathrm{~V}_{\mathrm{OH}}$ | C20-11 |
| $t_{\text {PZX }}(-)$ | $\mathrm{V}_{\text {the }}$ | $\mathrm{V}_{\mathrm{X}} \frac{\downarrow}{0.5 \mathrm{~V} \frac{1}{4}} \stackrel{\mathrm{~V}}{\mathrm{OL}}$ | C20-12 |
| $\mathrm{t}_{\mathrm{ER}}(-)$ | 1.5V |  | C20-13 |
| $\mathrm{t}_{\mathrm{ER}}(+)$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{0.5 \mathrm{~V}+\frac{1}{4}} \underset{\sim}{\mathrm{~L}} \mathrm{~V}_{\mathrm{X}}$ | C20-14 |
| $t_{E A}(+)$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V} \stackrel{\downarrow}{4}} \underset{\leftarrow}{\mathrm{~L}} \mathrm{~V}_{\mathrm{OH}}$ | C20-15 |
| $\mathrm{t}_{\mathrm{EA}}(-)$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{V}_{\mathrm{X}} \frac{\downarrow}{0.5 \mathrm{~V} \frac{\downarrow}{4}}$ | C20-16 |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\text {IN }}=0, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Switching Characteristics Over Operating Range ${ }^{[2,7,8]}$

| Parameter | Description | Commercial/Industrial |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -25 |  | -35 |  | -20 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input or Feedback to Non-Registered Output 16L8, 16R6, 16R4 |  | 25 |  | 35 |  | 20 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable 16L8, 16R6, 16R4 |  | 25 |  | 35 |  | 20 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay 16L8, 16R6, 16R4 |  | 25 |  | 35 |  | 20 |  | 30 |  | 40 | ns |
| $t_{\text {PZX }}$ | Pin 11 to Output Enable 16R8, 16R6, 16R4 |  | 20 |  | 25 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 11 to Output Disable 16R8, 16R6, 16R4 |  | 20 |  | 25 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output 16R8, 16R6, 16R4 |  | 15 |  | 25 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Input or Feedback Set-Up Time 16R8, 16R6, 16R4 | 20 |  | 30 |  | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time 16R8, 16R6, 16R4 | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{P}}$ | Clock Period | 35 |  | 55 |  | 35 |  | 45 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{W}}$ | Clock Width | 15 |  | 20 |  | 12 |  | 20 |  | 25 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency |  | 28.5 |  | 18 |  | 28.5 |  | 22 |  | 16.5 | MHz |

## Notes:

6. Tested initially and after any design or process changes that may affect these parameters.
7. Part (a) of AC Test Loads and Waveforms is used for all parameters except $t_{E A}, t_{E R}, t_{P Z X}$ and $t_{P X Z}$. Part (b) of AC Test Loads and Waveforms is used for $t_{E A}, t_{E R}, t_{P Z X}$ and $t_{P X Z}$.
8. The parameters $t_{E R}$ and $t_{P X Z}$ are measured as the delay from the input disable logic threshold transition to $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ for an enabled HIGH output or $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ for an enabled LOW output. Please see Electrical Characteristics for waveforms and measurement reference levels.

PALC20 Series
AC Test Loads and Waveforms


## Switching Waveforms



## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the PALC device. In addition, high ambient light levels can create hole-electron pairs that may cause "blank" check failures or "verify errors" when programming windowed parts. This phenomenon can be avoided by using an opaque label over the window during programming in high ambient light environments.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating, the exposure would be approximately 35 minutes. The PALC device needs to be placed within 1 inch of the lamp during erasure. Permanent damage may result if the device is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.


Logic Diagram PALC16R4


Logic Diagram PALC16R6


PALC20 Series
SEMICONDUCTOR
Logic Diagram PALC16R8


## Typical DC and AC Characteristics











Typical DC and AC Characteristics (continued)


Ordering Information

| $\mathbf{t}_{\text {PD }}$ ( ns ) | $\mathrm{t}_{\mathrm{S}}(\mathrm{ns})$ | $\mathrm{t}_{\mathrm{CO}}(\mathrm{ns})$ | $\mathrm{I}_{\mathbf{C C}}(\mathrm{mA})$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | - | - | 70 | PALC16L8-20DMB | D6 | Military |
|  |  |  |  | PALC16L8-20KMB | K71 |  |
|  |  |  |  | PALC16L8-20LMB | L61 |  |
|  |  |  |  | PALC16L8-20QMB | Q61 |  |
|  |  |  |  | PALC16L8-20WMB | W6 |  |
| 25 | - | - | 45 | PALC16L8L-25LC | L61 | Commercial |
|  |  |  |  | PALC16L8L-25PC | P5 |  |
|  |  |  |  | PALC16L8L-25VC | V5 |  |
|  |  |  |  | PALC16L8L-25WC | W6 |  |
|  |  |  | 70 | PALC16L8-25LC | L61 |  |
|  |  |  |  | PALC16L8-25PC/PI | P5 |  |
|  |  |  |  | PALC16L8-25VC/VI | V5 |  |
|  |  |  |  | PALC16L8-25WC/WI | W61 |  |
| 30 | - | - | 70 | PALC16L8-30DMB | D6 | Military |
|  |  |  |  | PALC16L8-30KMB | K71 |  |
|  |  |  |  | PALC16L8-30LMB | L61 |  |
|  |  |  |  | PALC16L8-30QMB | Q61 |  |
|  |  |  |  | PALC16L8-30WMB | W6 |  |
| 35 | - | - | 45 | PALC16L8L-35LC | L61 | Commercial |
|  |  |  |  | PALC16L8L-35PC | P5 |  |
|  |  |  |  | PALC16L8L-35VC | V5 |  |
|  |  |  |  | PALC16L8L-35WC | W6 |  |
|  |  |  | 70 | PALC16L8-35LC | L61 |  |
|  |  |  |  | PALC16L8-35PC/PI | P5 |  |
|  |  |  |  | PALC16L8-35VC/VI | V5 |  |
|  |  |  |  | PALC16L8-35WC/WI | W61 |  |
| 40 | - | - | 70 | PALC16L8-40DMB | D6 | Military |
|  |  |  |  | PALC16L8-40KMB | K71 |  |
|  |  |  |  | PALC16L8-40LMB | L61 |  |
|  |  |  |  | PALC16L8-40QMB | Q61 |  |
|  |  |  |  | PALC16L8-40WMB | W6 |  |

Ordering Information (continued)

| $\begin{aligned} & \mathrm{t}_{\mathbf{p D}} \\ & (\mathrm{nS}) \end{aligned}$ | $\underset{(\mathbf{n s})}{\mathbf{t}_{\mathbf{S}}}$ | $\begin{aligned} & \text { tco } \\ & \text { (ns) } \end{aligned}$ | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | 20 | 15 | 70 | PALC16R4-20DMB | D6 | Military |
|  |  |  |  | PALC16R4-20KMB | K71 |  |
|  |  |  |  | PALC16R4-20LMB | L61 |  |
|  |  |  |  | PALC16R4-20QMB | Q61 |  |
|  |  |  |  | PALC16R4-20WMB | W6 |  |
| 25 | 20 | 15 | 45 | PALC16R4L-25LC | L61 | Commercial |
|  |  |  |  | PALC16R4L-25PC | P5 |  |
|  |  |  |  | PALC16R4L-25VC | V5 |  |
|  |  |  |  | PALC16R4L-25WC | W6 |  |
|  |  |  | 70 | PALC16R4-25LC | L61 |  |
|  |  |  |  | PALC16R4-25PC/PI | P5 |  |
|  |  |  |  | PALC16R4-25VC/VI | V5 |  |
|  |  |  |  | PALC16R4-25WC/WI | W6 |  |
| 30 | 25 | 20 | 70 | PALC16R4-30DMB | D6 | Military |
|  |  |  |  | PALC16R4-30KMB | K71 |  |
|  |  |  |  | PALC16R4-30LMB | L61 |  |
|  |  |  |  | PALC16R4-30QMB | Q61 |  |
|  |  |  |  | PALC16R4-30WMB | W6 |  |
| 35 | 30 | 25 | 45 | PALC16R4L-35LC | L61 | Commercial |
|  |  |  |  | PALC16R4L-35PC | P5 |  |
|  |  |  |  | PALC16R4L-35VC | V5 |  |
|  |  |  |  | PALC16R4L-35WC | W6 |  |
|  |  |  | 70 | PALC16R4-35LC | L61 |  |
|  |  |  |  | PALC16R4-35PC/PI | P5 |  |
|  |  |  |  | PALC16R4-35VC/VI | V5 |  |
|  |  |  |  | PALC16R4-35WC/WI | W6 |  |
| 40 | 35 | 25 | 70 | PALC16R4-40DMB | D6 | Military |
|  |  |  |  | PALC16R4-40KMB | K71 |  |
|  |  |  |  | PALC16R4-40LMB | L61 |  |
|  |  |  |  | PALC16R4-40QMB | Q61 |  |
|  |  |  |  | PALC16R4-40WMB | W6 |  |

Ordering Information (continued)

|  | $\begin{gathered} \mathbf{t}_{\mathbf{s}} \\ (\mathrm{ns}) \end{gathered}$ | $\begin{aligned} & \text { tco } \\ & \text { (ns) } \end{aligned}$ | $\begin{aligned} & \mathbf{I}_{\mathbf{I C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | 20 | 15 | 70 | PALC16R6-20DMB | D6 | Military |
|  |  |  |  | PALC16R6-20KMB | K71 |  |
|  |  |  |  | PALC16R6-20LMB | L61 |  |
|  |  |  |  | PALC16R6-20QMB | Q61 |  |
|  |  |  |  | PALC16R6-20WMB | W6 |  |
| 25 | 20 | 15 | 45 | PALC16R6L-25LC | L61 | Commercial |
|  |  |  |  | PALC16R6L-25PC | P5 |  |
|  |  |  |  | PALC16R6L-25VC | V5 |  |
|  |  |  |  | PALC16R6L-25WC | W6 |  |
|  |  |  | 70 | PALC16R6-25LC | L61 |  |
|  |  |  |  | PALC16R6-25PC/PI | P5 |  |
|  |  |  |  | PALC16R6-25VC/VI | V5 |  |
|  |  |  |  | PALC16R6-25WC/WI | W6 |  |
| 30 | 25 | 20 | 70 | PALC16R6-30DMB | D6 | Military |
|  |  |  |  | PALC16R6-30KMB | K71 |  |
|  |  |  |  | PALC16R6-30LMB | L61 |  |
|  |  |  |  | PALC16R6-300MB | Q61 |  |
|  |  |  |  | PALC16R6-30WMB | W6 |  |
| 35 | 30 | 25 | 45 | PALC16R6L-35LC | L61 | Commercial |
|  |  |  |  | PALC16R6L-35PC | P5 |  |
|  |  |  |  | PALC16R6L-35VC | V5 |  |
|  |  |  |  | PALC16R6L-35WC | W6 |  |
|  |  |  | 70 | PALC16R6-35LC | L61 |  |
|  |  |  |  | PALC16R6-35PC/PI | P5 |  |
|  |  |  |  | PALC16R6-35VC/VI | V5 |  |
|  |  |  |  | PALC16R6-35WC/WI | W6 |  |
| 40 | 35 | 25 | 70 | PALC16R6-40DMB | D6 | Military |
|  |  |  |  | PALC16R6-40KMB | K71 |  |
|  |  |  |  | PALC16R6-40LMB | L61 |  |
|  |  |  |  | PALC16R6-400MB | Q61 |  |
|  |  |  |  | PALC16R6-40WMB | W6 |  |

Ordering Information (continued)

| $\begin{aligned} & \mathrm{t} \mathbf{P D} \\ & (\mathbf{n s}) \end{aligned}$ | $\underset{(\mathrm{ns})}{\mathbf{t}_{\mathbf{S}}}$ | $\begin{aligned} & \hline \text { tco } \\ & \text { (ns) } \end{aligned}$ | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 20 | 15 | 70 | PALC16R8-20DMB | D6 | Military |
|  |  |  |  | PALC16R8-20KMB | K71 |  |
|  |  |  |  | PALC16R8-20LMB | L61 |  |
|  |  |  |  | PALC16R8-20QMB | Q61 |  |
|  |  |  |  | PALC16R8-20WMB | W6 |  |
| - | 20 | 15 | 45 | PALC16R8L-25LC | L61 | Commercial |
|  |  |  |  | PALC16R8L-25PC | P5 |  |
|  |  |  |  | PALC16R8L-25VC | V5 |  |
|  |  |  |  | PALC16R8L-25WC | W6 |  |
|  |  |  | 70 | PALC16R8-25LC | L61 |  |
|  |  |  |  | PALC16R8-25PC/PI | P5 |  |
|  |  |  |  | PALC16R8-25VC/VI | V5 |  |
|  |  |  |  | PALC16R8-25WC/WI | W6 |  |
| - | 25 | 20 | 70 | PALC16R8-30DMB | D6 | Military |
|  |  |  |  | PALC16R8-30KMB | K71 |  |
|  |  |  |  | PALC16R8-30LMB | L61 |  |
|  |  |  |  | PALC16R8-30QMB | Q61 |  |
|  |  |  |  | PALC16R8-30WMB | W6 |  |
| - | 30 | 25 | 45 | PALC16R8L-35LC | L61 | Commercial |
|  |  |  |  | PALC16R8L-35PC | P5 |  |
|  |  |  |  | PALC16R8L-35VC | V5 |  |
|  |  |  |  | PALC16R8L-35WC | W6 |  |
|  |  |  | 70 | PALC16R8-35LC | L61 |  |
|  |  |  |  | PALC16R8-35PC/PI | P5 |  |
|  |  |  |  | PALC16R8-35VC/VC | V5 |  |
|  |  |  |  | PALC16R8-35WC/WC | W6 |  |
| - | 35 | 25 | 70 | PALC16R8-40DMB | D6 | Military |
|  |  |  |  | PALC16R8-40KMB | K71 |  |
|  |  |  |  | PALC16R8-40LMB | L61 |  |
|  |  |  |  | PALC16R8-40QMB | Q61 |  |
|  |  |  |  | PALC16R8-40WMB | W6 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{PP}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $9,10,11$ |

Document \#: 38-00001-D

## SEMICONDUCTOR

## $\xlongequal{\text { ADVANC }}$

## Functional Description

Cypress PAL20 Series devices consist of the PAL16L8, PAL16R8, PAL16R6, and PAL16R4. Using BiCMOS process and Ti-W fuses, these devices implement the familiar sum-of-products (AND-OR) logic structure.
The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms while the OR array sums selected terms at the outputs.
The product selector guide details all the different options available. All the registered devices feature power-up RESET. The register Q output is set to a logic LOW when power is applied to the devices.

## 5-ns, Industry-Standard 20-Pin PLDs

## Features

- Ultra high speed supports today's and tomorrow's fastest microprocessors
- $_{\text {PD }}=5 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{s}}=4 \mathrm{~ns}$
$-\mathbf{f}_{\text {MAX }}=117 \mathbf{~ M H z}$
- Popular industry standard architectures
- Power-up RESET
- High reliability
- Proven Ti-W fuses
-AC and DC tested at the factory
$\longrightarrow \mathbf{2 0 0 1 V}$ input protection
- Security fuse

Features

- Fast
- Commercial: $\mathbf{t P D}=\mathbf{1 5} \mathbf{n s}, \mathbf{t}_{\mathbf{C O}}=\mathbf{1 0}$ $\mathbf{n s}, \mathbf{t}_{\mathbf{S}}=12 \mathrm{~ns}$
- Military: $\mathrm{t}_{\mathrm{PD}}=20 \mathrm{~ns}, \mathrm{t}_{\mathbf{C O}}=\mathbf{1 5} \mathrm{ns}$, $\mathrm{t}_{\mathrm{S}}=15 \mathrm{~ns}$
- Low power
- ICC max.: 70 mA , commercial
- ICC max.: $\mathbf{1 0 0 ~ m A , ~ m i l i t a r y ~}$
- Commercial and military temperature range
- User-programmable output cells
-Selectable for registered or combinatorial operation
- Output polarity control
- Output enable source selectable from pin 13 or product term
- Generic architecture to replace standard logic functions including: 20L10, 20L8, 20R8, 20R6, 20R4, 12L10, 14L8, 16L6, 18LA, 20L2, and 20V8
- Eight product terms and one OE product term per output
- CMOS EPROM technology for reprogrammability
- Highly reliable
- Uses proven EPROM technology
- Fully AC and DC tested
-Security feature prevents logic pattern duplication
$- \pm \mathbf{1 0 \%}$ power supply voltage and higher noise immunity


Pin Configurations

## Functional Description

Cypress PLD devices are high-speed electrically programmable logic devices. These devices utilize the sum of products (AND-OR) structure providing users the ability to program custom logic functions for unique requirements.
In an unprogrammed state the AND gates are connected via EPROM cells to both the true and complement of every input. By selectively programming the EPROM cells, AND gates may be connected to either the true or complement or disconnected from both true and complement inputs.
Cypress PLD C20G10 uses an advanced 0.8 -micron CMOS technology and a proven EPROM cell as the programmable element. This technology and the inherent

| $\begin{aligned} & \text { STD PLCC } \\ & \text { Top View } \end{aligned}$ | $\begin{aligned} & \text { JEDEC PLCC[1] } \\ & \text { Top View } \end{aligned}$ |  |
| :---: | :---: | :---: |
|  | סֵon |  |
| 4321282726 | 4321282726 |  |
| $\mathrm{NCH5}$ |  | $1 / \mathrm{O}_{2}$ |
| 196 | 156 | $1 / \mathrm{O}_{3}$ |
| $10^{7}$ | $10^{7}$ | $1 / 0_{4}$ |
| NC ${ }^{8}$ | Vss ${ }^{8}$ | NC |
| $19^{9}$ | $1{ }^{10}$ | $10_{5}$ |
| $1{ }^{10}$ | $1{ }^{10}$ | $1 / 0_{8}$ |
| NC $\left.{ }^{11} 12131415161711^{19}\right]$ NC | $1{ }^{11} 12131415161718{ }^{19}$ | $1 / 0_{7}$ |
|  | पषपण |  |
| $20010-4$ | -- 务記 | 20G10-3 |

Note:

1. The CG7C323 is the PLDC20G10 packaged in the JEDEC-compatible 28 -pin PLCC pinout. Pin function and pin order is identical for
both PLCC pinouts. The difference is in the location of the "no connect" or NC pins.

## Selection Guide

| Generic <br> Part Number | $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ |  |  | $\mathbf{t P D}^{\text {( }}$ S) |  | ts (ns) |  | $\mathrm{t}_{\mathbf{C O}}(\mathrm{ns})$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | L | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil |
| 20G10B-15 |  | 70 |  | 15 |  | 12 |  | 10 |  |
| 20G10B-20 |  | 70 | 100 | 20 | 20 | 12 | 15 | 12 | 15 |
| 20G10B-25 |  |  | 100 |  | 25 |  | 18 |  | 15 |
| 20G10-25 |  | 55 |  | 25 |  | 15 |  | 15 |  |
| 20G10-30 |  |  | 80 |  | 30 |  | 20 |  | 20 |
| 20G10-35 |  | 55 |  | 35 |  | 30 |  | 25 |  |
| 20G10-40 |  |  | 80 |  | 40 |  | 35 |  | 25 |

## Functional Description (continued)

advantage of being able to program and erase each cell enhances the reliability and testability of the circuit. This reduces the burden on the customer to test and to handle rejects.
A preload function allows the registered outputs to be preset to any pattern during testing. Preload is important for testing the functionality of the Cypress PLD device.

## 20G10 Functional Description

The PLDC20G10 is a generic 24 -pin device that can be programmed to logic functions that include but are not limited to: 20L10, 20L8, 20R8, 20R6, 20R4, 12L10, 14L8, 16L6, 18L4, 20 L 2 , and 20 V 8 . Thus, the PLDC20G10 provides significant design, inventory and programming flexibility over dedicated 24-pin devices. It is executed in a 24 -pin 300 -mil molded DIP and a 300 -mil windowed cerDIP. It provides up to 22 inputs and 10 outputs. When the windowed cerDIP is exposed to UV light, the 20G10 is erased and then can be reprogrammed.
The Programmable Output Cell provides the capability of defining the architecture of each output individually. Each of the 10 output cells may be configured with registered or combinatorial outputs, active HIGH or active LOW outputs, and product term or Pin 13 generated output enables. Three architecture bits determine the configurations as shown in the Configuration Table and in Figures 1 through 8. A total of eight different configurations
are possible, with the two most common shown in Figure 3 and Figure 5. The default or unprogrammed state is registered/active/ LOW/Pin 11 OE. The entire Programmable Output Cell is shown in the next section.
The architecture bit ' C 1 ' controls the registered/combinatorial option. In either combinatorial or registered configuration, the output can serve as an I/O pin, or if the output is disabled, as an input only. Any unused inputs should be tied to ground. In either registered or combinatorial configuration, the output of the register is fed back to the array. This allows the creation of controlstate machines by providing the next state. The register is clocked by the signal from Pin 1. The register is initialized on power up to $Q$ output LOW and $\bar{Q}$ output HIGH.
In both the combinatorial and registered configurations, the source of the output enable signal can be individually chosen with architecture bit ' C '. The OE signal may be generated within the array, or from the external $\overline{\mathrm{OE}}$ (Pin 13). The Pin 13 allows direct control of the outputs, hence having faster enable/disable times.
Each output cell can be configured for output polarity. The output can be either active HIGH or active LOW. This option is controlled by architecture bit ' C 0 '.
Along with this increase in functional density, the Cypress PLDC20G10 provides lower-power operation through the use of CMOS technology and increased testability with a register preload feature.

## Programmable Output Cell



Configuration Table

| Figure | $\mathbf{C}_{\mathbf{2}}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ | Configuration |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 0 | Product Term OE/Registered/Active LOW |
| 2 | 0 | 0 | 1 | Product Term OE/Registered/Active HIGH |
| 5 | 0 | 1 | 0 | Product TermOE/Combinatorial/Active LOW |
| 6 | 0 | 1 | 1 | Product TermOE/Combinatorial/Active HIGH |
| 3 | 1 | 0 | 0 | Pin 13 OE/Registered/Active LOW |
| 4 | 1 | 0 | 1 | Pin 13 OE/Registered/Active HIGH |
| 7 | 1 | 1 | 0 | Pin 13OE/Combinatorial/Active LOW |
| 8 | 1 | 1 | 1 | Pin 13OE/Combinatorial/Active HIGH |

## Registered Output Configurations



Figure 1. Product Term OE/Active LOW


Figure 3. Pin 13 OE/Active LOW

## Combinatorial Output Configurations ${ }^{[2]}$



Figure 5. Product Term OE/Active LOW


Figure 7. Pin 13 OE/Active LOW
Notes:
2. Bidirectional I/O configurations are possible only when the combinatorial output option is selected


Figure 2. Product Term OE/Active HIGH


Figure 8. Pin 13 OE/Active HIGH

Figure 4. Pin 13 OE/Active HIGH


Figure 6. Product Term OE/Active HIGH

-

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

DC Programming Voltage
PLDC20G10B and CG7C323B-A .................... 13.0V
PLDC20G10 and CG7C323-A
14.0 V

Storage Temperature $\qquad$
Ambient Temperaturewith
Power Applied $\qquad$ .............. $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage ......................... -3.0 V to +7.0 V
Output Current into Outputs (LOW) $\qquad$ 16 mA

Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $\left.{ }^{3}\right]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range (Unless Otherwise Noted) ${ }^{[4]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Com'1/Ind | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\text {OL }}=24 \mathrm{~mA}$ | Com'1/Ind |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Military |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[5]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[5]}$ |  |  |  | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}[6,7]$ |  |  |  | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\begin{aligned} & 0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \text { UnprogrammedDevice } \end{aligned}$ | Com'l/Ind-15, -20 |  |  | 70 | mA |
|  |  |  | $\text { Com'l/Ind-25, }-35$ |  |  | 55 | mA |
|  |  |  | Military-20, -25 |  |  | 100 | mA |
|  |  |  | Military-30, -40 |  |  | 80 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -100 | 100 | $\mu \mathrm{A}$ |

## Capacitance ${ }^{[7]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.
5. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
6. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
7. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms (Commercial)



Equivalent to: THEVENIN EQUIVALENT (Commercial)



Equivalent to: THÉVENIN EQUIVALENT (Military/Industrial)

$$
\text { OUTPUT } \mathrm{O}-\underbrace{136 \Omega}-\mathrm{O} .13 \mathrm{~V}=\mathrm{V}_{\mathrm{thm}}
$$ 20G10-16

Switching Characteristics Over Operating Range ${ }^{[3, ~ 8, ~ 9]}$

| Parameters | Description | Commercial |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B-15 |  | B-20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input or Feedback to Non-RegisteredOutput |  | 15 |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable |  | 15 |  | 20 |  | 25 |  | 35 | ns |
| ter | Input to Output Disable |  | 15 |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {PZX }}$ | Pin 11 to Output Enable |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $t_{\text {tex }}$ | Pin 11 to Output Disable |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  | 10 |  | 12 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\mathbf{S}}$ | Input or Feedback Set-Up Time | 12 |  | 12 |  | 15 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{tp}^{[10]}$ | Clock Period | 22 |  | 24 |  | 30 |  | 55 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock High Time | 8 |  | 10 |  | 12 |  | 17 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | Clock Low Time | 8 |  | 10 |  | 12 |  | 17 |  | ns |
| $\mathrm{f}_{\text {MAX }}{ }^{[11]}$ | Maximum Frequency | 45.4 |  | 41.6 |  | 33.3 |  | 18.1 |  | MHz |

guaranteed period for registered data path operation (no feedback) can be calculated as the greater of ( $\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}$ ) or $\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{H}}\right)$.
11. $\mathrm{f}_{\text {MAX }}$, minimum guaranteed operating frequency, is that guaranteed for state machine operation and is calculated from $f_{\text {MAX }}=1 /\left(\mathrm{t}_{\mathrm{S}}+\right.$ $\left.\mathrm{t}_{\mathrm{CO}}\right)$. The minimum guaranteed $\mathrm{f}_{\mathrm{MAX}}$ for registered data path operation (no feedback) can be calculated as the lower o $1 /\left(\right.$ twH $\left._{W}+t_{W L}\right)$ or $1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{H}}\right)$. can be calculated as the greater of ( $t_{\mathrm{WH}}+t_{\mathrm{WL}}$ ) or ( $t_{\mathrm{S}}+t_{\mathrm{H}}$ ).

坦

## Notes:

8. Part (a) of AC Test Loads and Waveforms used for all parameters except ter, tPZX, , and tpxZ. Part (b) of AC Test Loads and Waveforms used for $t_{E R}, t_{P Z X}$, and $t_{P X Z}$.
9. The parameters $\mathrm{t}_{\mathrm{ER}}$ and $\mathrm{t}_{\mathrm{PXZ}}$ are measured as the delay from the input disable logic threshold transition to $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ for an enabled HIGH output or $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ for an enabled LOW input.
10. $t_{\mathrm{B}}$ minimum guaranteed clock period is that guaranteed for state machine operation and is calculated from $t_{p}=t_{S}+t_{C O}$. The minimum解

## Switching Characteristics Over Operating Range (continued)

| Parameters | Description | Military/Industrial |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B-20 |  | B-25 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input or Feedback to Non-RegisteredOutput |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| $t_{\text {tPX }}$ | Pin 11 to Output Enable |  | 17 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 11 to Output Disable |  | 17 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  | 15 |  | 15 |  | 20 |  | 25 | ns |
| ${ }^{\text {ts }}$ | Input or Feedback Set-Up Time | 15 |  | 18 |  | 20 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{tp}^{[10]}$ | Clock Period | 30 |  | 33 |  | 40 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | Clock High Time | 12 |  | 14 |  | 16 |  | 22 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Clock Low Time | 12 |  | 14 |  | 16 |  | 22 |  | ns |
| $\mathrm{f}_{\mathrm{MAX}}{ }^{[11]}$ | Maximum Frequency | 33.3 |  | 30.3 |  | 25.0 |  | 16.6 |  | MHz |

Switching Waveform


Functional Logic Diagram


CYPRESS
SEMICONDUCTOR
Ordering Information

| $\begin{aligned} & \mathbf{t}_{\text {PD }} \\ & (\mathbf{n s}) \end{aligned}$ | $\underset{(\mathbf{n s})}{\mathbf{t}_{\mathbf{S}}}$ | $\begin{aligned} & \hline \mathbf{t}_{\text {(ns }} \end{aligned}$ | $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 12 | 10 | 70 | PLDC20G10B-15PC/PI | P13 | Commercial/ Industrial |
|  |  |  |  | PLDC20G10B-15WC/WI | W14 |  |
|  |  |  |  | PLDC20G10B-15JC/JI | J64 |  |
|  |  |  |  | PLDC20G10B-15HC | H64 |  |
|  |  |  |  | CG7C323B-A15JC/JI ${ }^{[12]}$ | J64 |  |
|  |  |  |  | CG7C323B-A15HC | H64 |  |
| 20 | 12 | 12 | 70 | PLDC20G10B-20PC/PI | P13 | Commercial/ Industrial |
|  |  |  |  | PLDC20G10B-20WC/WI | W14 |  |
|  |  |  |  | PLDC20G10B-20JC/JI | J64 |  |
|  |  |  |  | PLDC20G10B-20HC | H64 |  |
|  |  |  |  | CG7C323B-A20JC/JI ${ }^{12]}$ | J64 |  |
|  |  |  |  | CG7C323B-A20HC | H64 |  |
| 20 | 15 | 15 | 100 | PLDC20G10B-20DMB | D14 | Military |
|  |  |  |  | PLDC20G10B-20WMB | W14 |  |
|  |  |  |  | PLDC20G10B-20LMB | L64 |  |
| 25 | 15 | 15 | 55 | PLDC20G10-25PC/PI | P13 | Commercial/ Industrial |
|  |  |  |  | PLDC20G10-25WC/WI | W14 |  |
|  |  |  |  | PLDC20G10-25JC/JI | J64 |  |
|  |  |  |  | PLDC20G10-25HC | H64 |  |
|  |  |  |  | CG7C323-A25JC/JI ${ }^{12]}$ | J64 |  |
|  |  |  |  | CG7C323-A25HC | H64 |  |
| 25 | 18 | 15 | 100 | PLDC20G10B-25DMB | D14 | Military |
|  |  |  |  | PLDC20G10B-25LMB | L64 |  |
|  |  |  |  | PLDC20G10B-25WMB | W14 |  |
| 30 | 20 | 20 | 80 | PLDC20G10-30DMB | D14 | Military |
|  |  |  |  | PLDC20G10-30LMB | L64 |  |
|  |  |  |  | PLDC20G10-30WMB | W14 |  |
| 35 | 30 | 25 | 55 | PLDC20G10-35PC/PI | P13 | Commercial/ Industrial |
|  |  |  |  | PLDC20G10-35WC/WI | W14 |  |
|  |  |  |  | PLDC20G10-35JC/JI | J64 |  |
|  |  |  |  | PLDC20G10-35HC | H64 |  |
|  |  |  |  | CG7C323-A35JC/JI ${ }^{12]}$ | J64 |  |
|  |  |  |  | CG7C323-A35HC | H64 |  |
| 40 | 35 | 25 | 80 | PLDC20G10-40DMB | D14 | Military |
|  |  |  |  | PLDC20G10-40LMB | L64 |  |
|  |  |  |  | PLDC20G10-40WMB | W14 |  |

## Note:

12. The CG7C323 is the PLD20G10 packaged in the JEDEC-compatible 28-pin PLCC pinout. Pin function and pin order is identical for both PLCCpinouts. The principle difference is in the location of the "no connect" (NC) pins.

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristerics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-00019-F

## Features

- Ultra high speed supports today's and tomorrow's fastest microprocessors
$-\mathbf{t}_{\mathbf{P D}}=\mathbf{7 . 5 \mathrm { ns }}$
$-\mathbf{t}_{\mathbf{S U}}=\mathbf{3} \mathbf{~ n s}$
$-\mathbf{f}_{\mathbf{M A X}}=\mathbf{1 0 5} \mathbf{~ M H z}$
- Reduced ground bounce and undershoot
- PLCC and LCC packages with additional $V_{C C}$ and $V_{S S}$ pins for lowest ground bounce
- Generic architecture to replace standard logic functions including: 20 L 10 , 20L8, 20R8, 20R6, 20R4, 12L10, 14L8, $16 \mathrm{~L} 6,18 \mathrm{~L} 4,20 \mathrm{~L} 2$, and 20 V 8
- Up to 22 inputs and 10 outputs for more logic power
- 10 user-programmable output macrocells
- Output polarity control
- Registered or combinatorial operation
- Pin or product term output enable control
- Preload capability for flexible design and testability
- High reliability
- Proven Ti-W fuse technology
-AC and DC tested at the factory


## - Security Fuse

## Functional Description

The PLD 20 G 10 C is a generic 24 -pin device that can be used in place of 24 PAL devices. Thus, the PLD20G10C provides significant design, inventory, and programming flexibility over dedicated 24-pin devices.

## Using BiCMOS process and Ti-W fuses, the PLD20G10C implements the familiar sum-of-products (AND-OR) logic structure. It provides 12 dedicated input pins and $10 \mathrm{I} / \mathrm{O}$ pins (see Logic Block Diagram). By selecting each I/O pin aspermanent or temporary input, up to 22 inputs canbe achieved. Applications requiringup to 21 inputs and a single output, down to 12 inputs and 10 outputs can be realized. The output enable product term available on each I/O or a common pin controlled $\overline{\mathrm{OE}}$ function allows this selection. <br> The PLD20G10C automatically resets on

 power-up. The $Q$ output of all internal registers is set to a logic LOW and the $\bar{Q}$ output to a logic HIGH. In addition, the PRELOAD capability allows the registers to be set to any desired state during testing.A security fuse is provided to prevent copying of the device fuse pattern.

Logic Block Diagram and PDIP (P)/CDIP (D) Pin Configuration


Pin Configurations
G10C-1


PAL is a registered trademark of Advanced Micro Devices.
$\qquad$

## Selection Guide

|  |  | 20G10C-7 | 20G10C-10 | 20G10C-12 | 20G10C-15 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ | Commercial | 190 | 190 | 190 |  |
|  | Military |  | 190 | 190 | 190 |
| $\mathrm{t}_{\mathrm{PD}}(\mathrm{ns})$ | Commercial | 7.5 | 10 | 12 |  |
|  | Military |  | 10 | 12 | 15 |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{ns})$ | Commercial | 3.0 | 3.6 | 4.5 |  |
|  | Military |  | 3.6 | 4.5 | 7.5 |
| $\mathrm{t}_{\mathrm{CO}}(\mathrm{ns})$ | Commercial | 6.5 | 7.5 | 9.5 |  |
|  | Military |  | 7.5 | 9.5 | 10 |
| $\mathrm{f}_{\text {MAX }}(\mathrm{MHz})$ | Commercial | 105 | 90 | 71 |  |
|  | Military |  | 90 | 71 | 57 |

## Programmable Macrocell

The PLD20G10C has 10 programmable I/O macrocells (see Macrocell). Two fuses ( $\mathrm{C}_{1}$ and $\mathrm{C}_{0}$ ) can be programmed to configure output in one of four ways. Accordingly, each output can be registered or combinatorial with an active HIGH or active LOW polarity. The feedback to the array is also from this output. An additional fuse $\left(\mathrm{C}_{2}\right)$ determines the source of the output enable signal. The signal can be generated either from the individual OE product term or from a common external $\overline{\mathrm{OE}} \mathrm{pin}$.

## Programming

The PLD20G10C can be programmed using the QuickPro II ${ }^{\text {(10) }}$ programmeravailable from Cypress Semiconductor and also with Data I/O, Logical Devices, STAG, and other programmers. Please contact your local Cypress representative for further information.

Macrocell


## Configuration Table

| Figure | $\mathbf{C}_{\mathbf{2}}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | Configuration |
| 2 | 0 | 0 | 1 | Product Term OE/Registered/Active LOW |
| 5 | 0 | 1 | 0 | Product TermOE/Registered/Active HIGH |
| 6 | 0 | 1 | 1 | Product TermOE/Combinatorial/Active LOW |
| 3 | 1 | 0 | 0 | Pin $\overline{\mathrm{OE}} /$ Registered/Active LOW |
| 4 | 1 | 0 | 1 | Pin $\overline{\mathrm{OE}} /$ Registered/Active HIGH HIGH |
| 7 | 1 | 1 | 0 | Pin $\overline{\mathrm{OE} / \text { Combinatorial/Active LOW }}$ |
| 8 | 1 | 1 | 1 | Pin $\overline{\mathrm{OE} / \text { Combinatorial/Active HIGH }}$ |

## Registered Output Configurations



Figure 1. Product Term OE/Active LOW


Figure 3. Pin $\overline{\mathrm{OE}} /$ Active LOW

## Combinatorial Output Configurations ${ }^{[1]}$



Figure 5. Product Term OE/Active LOW


Figure 7. Pin $\overline{\mathrm{OE}} /$ Active LOW

## Notes:

1. Bidirectional I/O configurations are possible only when the combinatorial output option is selected.


Figure 2. Product Term OE/Active HIGH


Figure 4. Pin $\overline{\mathbf{O E}} /$ Active HIGH

$\mathrm{C}_{2}=0$
$\mathrm{C}_{1}=1$
$\mathrm{C}_{0}=1$

Figure 6. Product Term OE/Active HIGH


Figure 8. Pin $\overline{\text { OE }} /$ Active HIGH

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

DCInput Current $\qquad$
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

(exceptduringprogramming)

Ambient Temperaturewith
Power Applied .......................... $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Operating Range
Supply Voltage to Ground Potential
$\ldots . . . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High ZState

$$
-0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}
$$

DC Input Voltage
-0.5 V to $\mathrm{V}_{\mathrm{CC}}$

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.75 V to 5.5 V |

DC Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{IOH}=-3.2 \mathrm{~mA}$ | Com'l | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{\mathrm{In}}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | Com'l |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\text {OL }}=12 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | GuaranteedInput Logical HIGH Voltage for All Inputs ${ }^{[3]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[3]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq 2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$. |  |  | -250 | 50 | $\mu \mathrm{A}$ |
| II | Maximum InputCurrent | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  | Com'l |  | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | Mil |  | 250 |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {Ss }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | $-100$ | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[4]}$ |  |  | $-30$ | $-120$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=$ GND, Outputs Open |  | Com'l |  | 190 | mA |
|  |  |  |  | Mil |  | 190 |  |

## Notes:

2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

SEMICONDUCTOR
Switching Characteristics PLD20G10C[5]

| Parameters | Description | -7 |  | -10 |  | -12 |  | -15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {PD }}$ | Input to Output PropagationDelay ${ }^{[6]}$ | 2 | 7.5 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {EA }}$ | Input to Output Enable Delay | 2 | 7.5 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| ter | Input to Output Disable Delay ${ }^{[7]}$ | 2 | 7.5 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPZX | $\overline{\text { OE Input to Output Enable Delay }}$ | 2 | 7.5 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpXZ | $\overline{\text { OE Input to Output Disable Delay }}$ | 2 | 7.5 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Delay ${ }^{[6]}$ | 1 | 6.5 | 1 | 7.5 | 1 | 9.5 | 1 | 10 | ns |
| $\mathrm{t}_{5}$ | Input or Feedback Set-Up Time | 3 |  | 3.6 |  | 4.5 |  | 7.5 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{p}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{s}}$ ) | 9 |  | 11.1 |  | 14 |  | 17.5 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock Width HIGH ${ }^{[8]}$ | 3 |  | 3 |  | 3 |  | 6 |  | ns |
| twL | Clock Width LOW ${ }^{[8]}$ | 3 |  | 3 |  | 3 |  | 6 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | External Maximum Frequency (1/( $\left.\left.\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[9]}$ | 105 |  | 90 |  | 71 |  | 57 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | $\begin{aligned} & \text { Data Path Maximum Frequency } \\ & \left(1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)\right)^{[8,10]} \end{aligned}$ | 166 |  | 166 |  | 166 |  | 83 |  | MHz |
| $\mathrm{f}_{\text {MAX3 }}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[11]}$ | 133 |  | 100 |  | 83 |  | 66 |  | MHz |
| $\mathrm{t}_{\mathrm{CF}}$ | Register Clock to Feedback Input ${ }^{[12]}$ |  | 4.5 |  | 6.4 |  | 7.5 |  | 7.5 | ns |
| $t_{\text {PR }}$ | Power-UpReset Time ${ }^{[13]}$ | 1 |  | 1 |  | 1 |  | 1 |  | $\mu \mathrm{s}$ |

Capacitance ${ }^{[8]}$

| Parameters | Description | Max. | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | 8 | pF |
| COUT | OutputCapacitance | 10 | pF |

Notes:
5. AC test load used for all parameters except where noted.
6. Thisspecification is guaranteed for all device outputs changing state in a given access cycle.
7. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$. or a previous LOW level has risen to 0.5 volts above $\mathrm{V}_{\mathrm{OL}}$ max.
8. Tested initially and after any design or process changes that may affect these parameters.
9. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
10. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate. This parameter is tested periodically by sampling production product.
12. This parameter is calculated from the clock period at $\mathrm{f}_{\text {MAX }}$ internal ( $\mathrm{f}_{\text {MAX3 }}$ ) as measured (see Note 11) minus $\mathrm{t}_{\mathrm{s}}$.
13. The registers in the PLD20G10Chave been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied.

## AC Test Loads and Waveforms



| $\mathrm{C}_{\mathbf{L}}{ }^{[14]}$ | Package |
| :--- | :--- |
| 15 pF | $\mathrm{P} / \mathrm{D}$ |
| 50 pF | $\mathrm{J} / \mathrm{K} / \mathrm{L} / \mathrm{Y}$ |

Equivalent to: THÉVENIN EQUIVALENT


Equivalent to: THÉVENIN EQUIVALENT


| Parameter | $\mathbf{V}_{\text {th }}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ER}(-)}, \mathrm{t}_{\text {PHZ }}$ | 1.5 V |  |
| $\mathrm{t}_{\mathrm{ER}}(+), \mathrm{t}_{\text {PLZ }}$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow[0.5 \mathrm{~V}+]{4} \mathrm{~F}_{\sim}^{2.6 \mathrm{~V}}$ |
| $\mathrm{t}_{\mathrm{EA}}(+), \mathrm{t}_{\text {PZH }}$ | 1.5 V | $1.5 \mathrm{~V}-0.5 \mathrm{~V}+\underset{\mathrm{t}}{4} / \mathrm{F}$ |
| $\mathrm{t}_{\mathrm{EA}}^{(-)}$, $\mathrm{t}_{\text {PZL }}$ | 1.5 V |  |

Notes:
14. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for $\mathrm{t}_{\mathrm{ER}}$ and $\mathrm{t}_{\mathrm{PXZ}}$ measurements for all packages.

## Switching Waveform



## Power-Up Reset Waveform ${ }^{[13]}$



Preload Waveform ${ }^{[15]}$


## Notes:

15. Pins 4 (5), 5 (6), 7 (9) at $\mathrm{V}_{\text {ILP }}$; Pins 10 (12) and 11 (13) at $\mathrm{V}_{\mathrm{IHP}} ; \mathrm{V}_{\mathrm{CC}}\left(\operatorname{Pin} 24\right.$ (1 and 28)) at $\mathrm{V}_{\mathrm{CCP}}$
16. Pins $2-8(3-7,9,10), 10(12), 11(13)$ can be set at $\mathrm{V}_{\mathrm{IHP}}$ or $\mathrm{V}_{\text {ILP }}$ to insure asynchronous reset is not active.

## D/K/P (J/L/Y) Pinouts

| Forced level on register pin <br> during preload | Register Q output state <br> after preload |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{IHP}}$ | HIGH |
| $\mathrm{V}_{\mathrm{ILP}}$ | LOW |


| Name | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Voltage | 9.25 | 9.75 | V |
| $\mathrm{t}_{\mathrm{DPR} 1}$ | Delay for Preload | 1 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DPR} 2}$ | Delay for Preload | 0.5 |  | $\mu \mathrm{~s}$ |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input LOW Voltage | 0 | 0.4 | V |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input HIGH Voltage | 3 | 4.75 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Preload | 4.75 | 5.25 | V |

SEMICONDUCTOR
Functional Logic Diagram for PLD20G10C


## Ordering Information

| $\mathbf{I C C}^{(m A)}$ | tpd ( $\mathbf{n s}$ ) | $\mathrm{f}_{\text {MAX }}$ (MHz) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 190 | 7.5 | 105 | PLD20G10C-7DC | D14 | Commercial |
|  |  |  | PLD20G10C-7JC | J64 |  |
|  |  |  | PLD20G10C-7PC | P13 |  |
|  |  |  | PLD20G10C-7YC | Y64 |  |
|  | 10 | 90 | PLD20G10C-10DC | D14 | Commercial |
|  |  |  | PLD20G10C-10JC | J64 |  |
|  |  |  | PLD20G10C-10PC | P13 |  |
|  |  |  | PLD20G10C-10YC | Y64 |  |
|  |  |  | PLD20G10C-10DMB | D14 | Military |
|  |  |  | PLD20G10C-10KMB | K73 |  |
|  |  |  | PLD20G10C-10LMB | L64 |  |
|  |  |  | PLD20G10C-10YMB | Y64 |  |
|  | 12 | 71 | PLD20G10C-12DC | D14 | Commercial |
|  |  |  | PLD20G10C-12JC | J64 |  |
|  |  |  | PLD20G10C-12PC | P13 |  |
|  |  |  | PLD20G10C-12YC | Y64 |  |
|  |  |  | PLD20G10C-12DMB | D14 | Military |
|  |  |  | PLD20G10C-12KMB | K73 |  |
|  |  |  | PLD20G10C-12LMB | L64 |  |
|  |  |  | PLD20G10C-12YMB | Y64 |  |
|  | 15 | 57 | PLD20G10C-15DMB | D14 | Military |
|  |  |  | PLD20G10C-15KMB | K73 |  |
|  |  |  | PLD20G10C-15LMB | L64 |  |
|  |  |  | PLD20G10C-15YMB | Y64 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristerics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ | CMOS Logic Device

## Features

- Advanced-user programmable macrocell
- CMOS EPROM technology for reprogrammability
- Up to 20 input terms
- 10 programmable I/O macrocells
- Output macrocell programmable as combinatorial or asynchronous $D$ type registered output
- Product-term control of register clock, reset and set and output enable
- Register preload and power-up reset
- Four data product terms per output macrocell
- Fast
- Commercial

$$
\begin{aligned}
& \mathbf{t}_{\mathrm{PD}}=15 \mathrm{~ns} \\
& \mathbf{t}_{\mathrm{CO}}=15 \mathrm{~ns} \\
& \mathbf{t}_{\mathrm{SU}}=7 \mathrm{~ns}
\end{aligned}
$$

- Military/Industrial

$$
\begin{aligned}
& \mathbf{t}_{\mathbf{P D}}=20 \mathrm{~ns} \\
& \mathbf{t}_{\mathbf{C O}}=20 \mathrm{~ns} \\
& \mathbf{t}_{\mathbf{S U}}=10 \mathrm{~ns}
\end{aligned}
$$

- Low power
- ICC max - 80 mA (Commercial)
$-I_{\text {CC }}$ max $=85 \mathrm{~mA}$ (Military)
- High reliability
- Proven EPROM technology
$->2001 V$ input protection
$\mathbf{- 1 0 0 \%}$ programming and functional testing
- Windowed DIP, windowed LCC, DIP, LCC, PLCC available


## Functional Description

The Cypress PLDC20RA10 is a high-performance, second-generation program-
mable logic device employing a flexible macrocell structure that allows any individual output to be configured independently as a combinatorial output or as a fully asynchronous D-type registered output.
The Cypress PLDC20RA10 provides low-er-power operation with superior speed performance than functionally equivalent bipolar devices through the use of highperformance 0.8 -micron CMOS manufacturing technology.
The PLDC20RA10 is packaged in a 24 pin 300 -mil molded DIP, a 300 -mil windowed cerDIP, and a 28-lead square leadless chip carrier, providing up to 20 inputs and 10 outputs. When the windowed device is exposed to UV light, the 20RA10 is erased and can then be reprogrammed.

## Logic Block Diagram



## Selection Guide

| Generic Part Number | $\mathbf{t P D}^{\text {ns }}$ |  | $\mathbf{t}_{\text {SU }} \mathbf{n s}$ |  | tcons |  | $\mathrm{I}_{\text {CC }} \mathrm{ns}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com | Mil/Ind | Com | Mil/Ind | Com | Mil/Ind | Com | Mil/Ind |
| 20RA10-15 | 15 |  | 7 |  | 15 |  | 80 |  |
| 20RA10-20 | 20 | 20 | 10 | 10 | 20 | 20 | 80 | 85 |
| 20RA10-25 |  | 25 |  | 15 |  | 25 |  | 85 |
| 20RA10-30 | 30 |  | 15 |  | 30 |  | 80 |  |
| 20RA10-35 |  | 35 |  | 20 |  | 35 |  | 85 |

## Pin Configurations

LCC Top View

STD PLCC/HLCC Top View
JEDEC PLCC/HLCC ${ }^{[1]}$ Top View


RA10-2


## Macrocell Architecture

Figure 1 illustrates the architecture of the 20RA10 macrocell. The cell dedicates three product terms for fully asynchronous control of the register set, reset, and clock functions, as well as one term for control of the output enable function.
The output enable product term output is ANDed with the input from pin 13 to allow either product term or hardwired external control of the output or a combination of control from both sources. If product-term-only control is selected, it is automatically chosen for all outputs since, for this case, the external output enable pin must be tied LOW. The active polarity of each output may be programmed independently for each output cell and is subsequently fixed. Figure 2 illustrates the output enable options available.
When an I/O cell is configured as an output, combinatorial-only capability may be selected by forcing the set and reset product term outputs to be HIGH under all input conditions. This is achieved by programming all input term programming cells for these two product terms. Figure 3 illustrates the available output configuration options.
An additional four uncommitted product terms are provided in each output macrocell as resources for creation of user-defined logic functions.

## Programmable I/O

Because any of the ten I/O pins may be selected as an input, the device input configuration programmed by the user may vary from a total of nine programmable plus ten dedicated inputs (a total of nineteen inputs) and one output down to a ten-input, tenoutput configuration with all ten programmable I/O cells configured as outputs. Each input pin available in a given configuration
is available as an input to the four control product terms and four uncommitted product terms of each programmable I/O macrocell that has been configured as an output.
An I/O cell is programmed as an input by tying the output enable pin (pin 13) HIGH or by programming the output enable product term to provide a LOW, thereby disabling the output buffer, for all possible input combinations.
When utilizing the I/O macrocell as an output, the input path functions as a feedback path allowing the output signal to be fed back as an input to the product term array. When the output cell is configured as a registered output, this feedback path may be used to feed back the current output state to the device inputs to provide current state control of the next output state as required for state machine implementation.

## Preload and Power-Up Reset

Functional testability of programmed devices is enhanced by inclusion of register preload capability, which allows the state of each register to be set by loading each register from an external source prior to exercising the device. Testing of complex state machine designs is simplified by the ability to load an arbitrary state without cycling through long test vector sequences to reach the desired state. Recovery from illegal states can be verified by loading illegal states and observing recovery. Preload of a particular register is accomplished by impressing the desired state on the register output pin and lowering the signal level on the preload control pin (pin1) to a logic LOW level. If the specified preload set-up, hold and pulse width minimums have been observed, the desired state is loaded into the register. To insure predictable system initialization, all registers are preset to a logic LOW state upon power-up, thereby setting the active LOW outputs to a logic HIGH.

## Notes:

1. The CG7C324 is the PLDC20RA10 packaged in the JEDEC-compatible 28-pin PLCC pinout. Pin fuction and pin order is identical for both PLCC pinouts. The principle differencd is in the location of the "no connect" (NC) pins.

## = PL_ _



Figure 1. PLDC20RA10 Macrocell


Figure 2. Four Possible Output Enable Alternatives for the PLDC20RA10

## Combinatorial/Active LOW



RA10-11

Combinatorial/Active HIGH


Figure 3. Four Possible Macrocell Configurations for the PLDC20RA10

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12)
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . . \quad-3.0 \mathrm{~V}$ to +7.0 V
Output Current into Outputs (LOW) ................... 16 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Electrical Characteristics Over the Operating Range ${ }^{[3]}$

Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
DC Program Voltage
13.0 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $\left.{ }^{2}\right]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |


| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Com'l | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Mil/Ind |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[4]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[4]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max |  |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[6]}$ |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=$ GND Outputs Open |  | Com'l |  | 75 | mA |
|  |  |  |  | Mil/Ind |  | 80 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current at Frequency ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Disabled (In High Z State) Device Operating af $\mathrm{f}_{\text {MAX }}$ |  | Com'l |  | 80 | mA |
|  |  |  |  | Mil/Ind |  | 85 | mA |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |

## Notes:

2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. These are absolute values with respect to devicee ground and all overshoots due to system or tester noise are included.
5. Tested initially and after any design or process changes that may affect these parameters.
6. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
7. Part (a) of AC Test Loads was used for all parameters except $t_{E A}, t_{E R}$, $t_{P Z X}$ and $t_{P X Z}$, which use part (b).
8. The parameters $t_{E R}$ and $t_{P X Z}$ are measured as the delay from the input disable logic threshold transition to $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ for an enabled HIGH output or $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ for an enabled LOW output. Please see part (c) of AC Test Loads and Waveforms forwaveforms and measurement reference levels.

Switching Characteristics Over the Operating Range ${ }^{[3,7, ~ 8]}$

| Parameters | Description | Commercial |  |  |  |  |  | Military/Industrial |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15 |  | -20 |  | -30 |  | -20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {tPD }}$ | Input or Feedback to Non-RegisteredOutput |  | 15 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable |  | 15 |  | 25 |  | 30 |  | 20 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable |  | 15 |  | 25 |  | 30 |  | 20 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {PZX }}$ | Pin 13 to Output Enable |  | 12 |  | 15 |  | 20 |  | 15 |  | 20 |  | 25 | ns |
| $t_{\text {PXZ }}$ | Pin 13 to Output Disable |  | 12 |  | 15 |  | 20 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  | 15 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {SU }}$ | Input or Feedback Set-Up Time | 7 |  | 10 |  | 15 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 3 |  | 5 |  | 5 |  | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{P}}$ | $\begin{aligned} & \text { Clock Period } \\ & \left(\text { tsu }^{2}+\mathrm{t}_{\mathrm{CO}}\right) \end{aligned}$ | 22 |  | 30 |  | 45 |  | 30 |  | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | Clock Width HIGH | 10 |  | 13 |  | 20 |  | 12 |  | 18 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Clock Width LOW | 10 |  | 13 |  | 20 |  | 12 |  | 18 |  | 25 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency $\left(1 / t_{\mathrm{P}}\right)$ | 45.5 |  | 33.3 |  | 22.2 |  | 33.3 |  | 25.0 |  | 18.1 |  | MHz |
| $\mathrm{t}_{\mathrm{S}}$ | Input to Asynchronous Set of Registered Output |  | 15 |  | 20 |  | 35 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Input to Asynchronous Reset of Registered Output |  | 15 |  | 20 |  | 35 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{AR}}$ | AsynchronousSet/ Reset Recovery Time | 10 |  | 12 |  | 15 |  | 12 |  | 15 |  | 20 |  | ns |
| $t_{\text {WP }}$ | Preload Pulse Width | 15 |  | 15 |  | 15 |  | 15 |  | 15 |  | 15 |  | ns |
| tsup | PreloadSet-Up Time | 15 |  | 15 |  | 15 |  | 15 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Preload Hold Time | 15 |  | 15 |  | 15 |  | 15 |  | 15 |  | 15 |  | ns |

## AC Test Loads and Waveforms (Commercial)



Equivalent to: THÉVENIN EQUIVALENT (Military/Industrial) RA10-16


AC Test Loads and Waveforms (continued)

| Parameter | $\mathrm{V}_{\text {th }}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| $\operatorname{tpxz}^{(-)}$ | 1.5 V |  | RA10-18 |
| $\operatorname{tpxz}^{(+)}$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{0.5 \mathrm{~V} \stackrel{\downarrow}{4}} \mathrm{~V}_{\mathrm{X}}$ | RA10-19 |
| $t_{\text {PZX }}(+)$ | $\mathrm{V}_{\text {the }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V}+\frac{1}{4} / \mathrm{F}} \mathrm{~V}_{\mathrm{OH}}$ | RA10-20 |
| $t_{\text {PZX }}(-)$ | $\mathrm{V}_{\text {the }}$ |  | RA10-21 |
| $\mathrm{t}_{\mathrm{ER}}(-)$ | 1.5 V | $\mathrm{V}_{\mathrm{OH}}$ | RA10-22 |
| $\mathrm{t}_{\mathrm{ER}}(+)$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{0.5 \mathrm{~V}+\underset{\sim}{4} / \mathrm{V}_{\mathrm{X}} .}$ | RA10-23 |
| $\mathrm{t}_{\mathrm{EA}}(+)$ | $\mathrm{V}_{\text {the }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V}+\underset{4}{4} / \sim} \mathrm{V}_{\mathrm{OH}}$ | RA10-24 |
| $t_{\text {EA }}(-)$ | $\mathrm{V}_{\text {the }}$ |  | RA10-25 |

## Switching Waveforms



Preload Switching Waveforms


PLDC20RA10

Functional Logic Diagram


## 

## Ordering Information

| ICC2 | $\mathbf{t P D}^{\text {(ns) }}$ | $\mathbf{t}_{\mathbf{S U}}(\mathrm{ns})$ | $\mathbf{t}_{\mathbf{C O}}(\mathrm{ns})$ | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | 15 | 7 | 15 | PLDC20RA10-15HC | H64 | Commercial |
|  |  |  |  | PLDC20RA10-15JC | J64 |  |
|  |  |  |  | PLDC20RA10-15PC | P13 |  |
|  |  |  |  | PLDC20RA10-15WC | W14 |  |
|  |  |  |  | CG7C324-A15HC | H64 |  |
|  |  |  |  | CG7C324-A15JC | J64 |  |
| 80 | 20 | 10 | 20 | PLDC20RA10-20HC | H64 | Commercial |
|  |  |  |  | PLDC20RA10-20JC | J64 |  |
|  |  |  |  | PLDC20RA10-20PC | P13 |  |
|  |  |  |  | PLDC20RA10-20WC | W14 |  |
|  |  |  |  | CG7C324-A20HC | H64 |  |
|  |  |  |  | CG7C324-A20JC | J64 |  |
| 85 | 20 | 10 | 20 | PLDC20RA10-20DI | D14 | Industrial |
|  |  |  |  | PLDC20RA10-20JI | J64 |  |
|  |  |  |  | PLDC20RA10-20PI | P13 |  |
|  |  |  |  | PLDC20RA10-20WI | W14 |  |
|  |  |  |  | PLDC20RA10-20DMB | D14 | Military |
|  |  |  |  | PLDC20RA10-20HMB | H64 |  |
|  |  |  |  | PLDC20RA10-20LMB | L64 |  |
|  |  |  |  | PLDC20RA10-2QMB | Q64 |  |
|  |  |  |  | PLDC20RA10-20WMB | W14 |  |
| 85 | 25 | 15 | 25 | PLDC20RA10-25DI | D14 | Industrial |
|  |  |  |  | PLDC20RA10-25JI | J64 |  |
|  |  |  |  | PLDC20RA10-25PI | P13 |  |
|  |  |  |  | PLDC20RA10-25WI | W14 |  |
|  |  |  |  | PLDC20RA10-25DMB | D14 | Military |
|  |  |  |  | PLDC20RA10-25HMB | H64 |  |
|  |  |  |  | PLDC20RA10-25LMB | L64 |  |
|  |  |  |  | PLDC20RA10-25QMB | Q64 |  |
|  |  |  |  | PLDC20RA10-25WMB | W14 |  |
| 80 | 30 | 15 | 30 | PLDC20RA10-30HC | H64 | Commercial |
|  |  |  |  | PLDC20RA10-30JC | J64 |  |
|  |  |  |  | PLDC20RA10-30PC | P13 |  |
|  |  |  |  | PLDC20RA10-30WC | W14 |  |
|  |  |  |  | CG7C324-A30HC | H64 |  |
|  |  |  |  | CG7C324-A30JC | J64 |  |

Ordering Information (continued)

| $\mathbf{I}_{\text {CC2 }}$ | $\begin{aligned} & \mathbf{t}_{\text {PD }} \\ & (\mathbf{n s}) \end{aligned}$ | $\begin{gathered} \mathbf{t}_{\mathbf{S U}} \\ (\mathbf{n s}) \end{gathered}$ | $\begin{aligned} & \mathbf{t}_{\mathbf{C O}} \\ & (\mathrm{ns}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 85 | 35 | 20 | 35 | PLDC20RA10-35DI | D14 | Industrial |
|  |  |  |  | PLDC20RA10-3JI | J64 |  |
|  |  |  |  | PLDC20RA10-35PI | P13 |  |
|  |  |  |  | PLDC20RA10-35WI | W14 |  |
|  |  |  |  | PLDC20RA10-35DMB | D14 | Military |
|  |  |  |  | PLDC20RA10-35HMB | H64 |  |
|  |  |  |  | PLDC20RA10-35LMB | L64 |  |
|  |  |  |  | PLDC20RA10-35QMB | Q64 |  |
|  |  |  |  | PLDC20RA10-35WMB | W14 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SU}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

[^39]
## Features

- Advanced second-generation PAL architecture
- Low power
-55 mA max. "L"
- 90 mA max. standard
- 120 mA max. military
- CMOS EPROM technology for reprogrammability
- Variable product terms
$-2 \times(8$ through 16) product terms
- User-programmable macrocell
- Output polarity control
- Individually selectable for registered or combinatorial operation
- 20, 25, 35 ns commercial and industrial
- 25, 30, 40 ns military
- Up to 22 input terms and 10 outputs
- High reliability
- Proven EPROM technology
- $\mathbf{1 0 0 \%}$ programming and functional testing
- Windowed DIP, windowed LCC, DIP, LCC, and PLCC available


## Functional Description

The Cypress PALC22V10 is a CMOS se-cond-generation programmable logic array device. It is implemented with the familiar sum-of-products (AND-OR) logic structure and a new concept, the "programmable macrocell."
The PALC22V10 is available in 24-pin $300-\mathrm{mil}$ molded DIPs, $300-\mathrm{mil}$ windowed cerDIPs, 28-lead square ceramic leadless chip carriers, 28 -lead square plastic leaded chip carriers, and provides up to

22 inputs and 10 outputs. When the windowed cerDIP is exposed to UV light, the 22 V 10 is erased and can then be reprogrammed. The programmable macrocell provides the capability of defining the architecture of each output individually. Each of the 10 potential outputs may be specified as registered or combinatorial. Polarity of each output may also be individually selected, allowing complete flexibility of output configuration. Further configurability is provided through arrayconfigurable output enable for each potential output. This feature allows the 10 outputs to be reconfigured as inputs on an individual basis, or alternately used as a combination I/O controlled by the programmable array.

## Logic Block Diagram (PDIP/CDIP)



Pin Configuration
LCC/PLCC
Top View


PAL is a registered trademark of Monolithic Memories Inc.

## Functional Description (continued)

PALC22V10 features a variable product term architecture. There are five pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure, the PALC22V10 is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unusable product terms and lower performance.
Additional features of the Cypress PALC22V10 include a synchronous preset and an asynchronous reset product term. These product terms are common to all macrocells, eliminating the need to dedicate standard product terms for initialization function. The device automatically resets on power-up.
For testing of programmed functions, a preload freature allows any or all of the registers to be loaded with an initial value for testing. This is accomplished by raising pin 8 to a supervoltage $\mathrm{V}_{\mathrm{PP}}$, which puts the output drivers in a high-impedance state. The data to be loaded is then placed on the I/O pins of the device and is loaded into the registers on the positive edge of the clock on pin 1. A 0 on the I/O pin preloads the register with a 0 , and a 1 preloads the register with a 1 . The actual signal on the output pin will be the inversion of the input data. The data on the I/O pins is then removed and pin 8 is returned to a normal TTL voltage. Again, care should be exercised to power sequence the device properly.
The PALC22V10 featuring programmable macrocells and variable product terms provides a device with the flexibility to implement logic functions in the 500 to 800 gate array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output and down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled using product terms. Any output pin may be permanently se-
lected as an output or arbitrarily enabled as an output and an input through the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macrocell. These macrocells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a registered mode of operation, the output of the register is fed back into the array, providing current status information to the array. This information is available for establishing the next result in applications such as control state machines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable macrocell product term control of the outputs and variable product terms allows a significant gain in functional density through the use of a programmable logic.
Along with this increase in functional density, the Cypress PALC22V10 provides lower-power operation through the use of CMOS technology and increased testability with a register preload feature. Preload facilitates testing programmed devices by loading initial values into the registers.

## Configuration Table

| Registered/Combinatorial |  |  |
| :---: | :---: | :---: |
| $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ | Configuration |
| 0 | 0 | Registered/Active LOW |
| 0 | 1 | Registered/Active HIGH |
| 1 | 0 | Combinatorial/Active LOW |
| 1 | 1 | Combinatorial/Active HIGH |

## Macrocell



## Selection Guide

| Generic Part Number | $\mathrm{I}_{\mathbf{C C 1}}(\mathrm{mA})$ |  |  | $t_{\text {PD }}(\mathrm{ns})$ |  | $\mathrm{t}_{\mathrm{S}}(\mathrm{ns})$ |  | $\mathrm{t}_{\mathbf{C O}}$ ( ns ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | "L" | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil |
| 22V10-20 |  | 90 |  | 20 |  | 12 |  | 12 |  |
| 22V10-25 | 55 | 90 | 100 | 25 | 25 | 15 | 18 | 15 | 15 |
| 22V10-30 |  |  | 100 |  | 30 |  | 20 |  | 20 |
| 22V10-35 | 55 | 90 |  | 35 |  | 30 |  | 25 |  |
| 22V10-40 |  |  | 100 |  | 40 |  | 30 |  | 25 |

## Maximum Ratings

(Above which the usefullife may be impaired. For user guidelines, not tested.)

UV Exposure ................................. 7258 Wsec/cm²
DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 14.0 V
Latch-Up Current . ................................ $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {cc }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Storage Temperature $\ldots \ldots . . \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) ........................ -0.5 V to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage . . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Output Current into Outputs (LOW)
16 mA
Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{1}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Com'l/Ind | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\mathrm{OH} 2}$ | HIGH Level CMOS Output Voltage ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}- \\ & 1.0 \mathrm{~V} \end{aligned}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | Com'//Ind |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{4]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[4]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CC }}=$ Max. |  |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{3,5]}$ |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=$ GND Outputs Open for Unprogrammed Device |  | "L" |  | 55 | mA |
|  |  |  |  | Com'//Ind |  | 90 | mA |
|  |  |  |  | Mil |  | 100 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Operating Power Supply Current | $\mathrm{f}_{\text {toggle }}=\mathrm{F}_{\mathrm{MAX}}{ }^{[3]}$ |  | "L" |  | 65 | mA |

Notes:

1. $t_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Tested initially and after any design or process changes that may affect these parameters.
4. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
5. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 10 | pF |

Switching Characteristics PALC22V10 (Commercial and Industria) ${ }^{[2, ~ 6]}$

| Parameters | Description | Commercial \& Industrial |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{PD}}$ | Input to Output Propagation Delay ${ }^{[7]}$ |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay |  | 20 |  | 25 |  | 35 | ns |
| ter | Input to Output Disable Delay ${ }^{[8]}$ |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Delay ${ }^{[9]}$ |  | 12 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | Input or Feedback Set-Up Time | 12 |  | 15 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{P}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\text {S }}$ ) | 24 |  | 30 |  | 55 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock Width HIGH ${ }^{[3]}$ | 10 |  | 12 |  | 17 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | Clock Width LOW ${ }^{[3]}$ | 10 |  | 12 |  | 17 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | External Maximum Frequency (1/(t $\left.\mathrm{t}_{\mathrm{CO}}+\mathrm{ts}_{\mathrm{S}}\right)^{[10]}$ | 41.6 |  | 33.3 |  | 18.1 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Data Path Maximum Frequency $\left(1 /\left(t_{W H}+t_{W L}\right)\right)^{[3,11]}$ | 50.0 |  | 41.6 |  | 29.4 |  | MHz |
| $\mathrm{f}_{\text {MAX }}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{s}}\right)\right)^{[12]}$ | 45.4 |  | 35.7 |  | 20.8 |  | MHz |
| $\mathrm{t}_{\mathrm{CF}}$ | Register Clock to Feedback Input ${ }^{133]}$ |  | 10 |  | 13 |  | 18 | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Asynchronous Reset Width | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset Recovery Time | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AP}}$ | Asynchronous Reset to Registered Output Delay |  | 25 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {SPR }}$ | Synchronous Preset Recovery Time | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {PR }}$ | Power-Up Reset Time ${ }^{[14]}$ | 1.0 |  | 1.0 |  | 1.0 |  | $\mu \mathrm{s}$ |

Notes:
6. Part (a) of AC Test Loads and Waveforms used for all parameters except teA, ter, tpZX, and tPXZ. Part (b) of AC Test Loads and Waveforms used for $t_{E A}, t_{E R}, t_{P Z X}$, and $t_{P X Z}$.
7. This specification is guaranteed for all device outputs changingstate in a given access cycle. See part (d) of AC Test Loads and Waveforms for the minimum guaranteed negative correction which may be subtracted from tro for cases in which fewer outputs are changing state per access cycle.
8. This parameter is specified as the time after output disable input during which the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 V below $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$. or a previous LOW level has risen to 0.5 V above $\mathrm{V}_{\text {OL }}$ max. Please see part ( e ) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels.
9. This specification is guaranteed for all device outputs changing state in a given access cycle. See part (d) of AC Test Loads and Waveforms for the minimum guaranteed negative correction that may be subtracted from tco for cases in which fewer outputs are changing state per access cycle.
10. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
11. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate. This parameter is tested periodically by sampling production product.
13. This parameter is calculated from the clock period at $\mathrm{f}_{\text {MAX }}$ internal ( $1 / \mathrm{f}_{\text {MAX3 }}$ ) as measured (see Note 11 above) minus ts.
14. The registers in the PALC22V10 have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be monotonic and the timing constraints depicted in Power-Up Reset Waveform must be satisfied.

Switching Characteristics PALC22V10 (Military) ${ }^{[2,6]}$

| Parameters | Description | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -25 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output Propagation Delay ${ }^{[6]}$ |  | 25 |  | 30 |  | 40 | ns |
| tea | Input to Output Enable Delay |  | 25 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable Delay ${ }^{[7]}$ |  | 25 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Delay ${ }^{[9]}$ |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{5}$ | Input or Feedback Set-Up Time | 18 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{P}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}$ ) | 33 |  | 40 |  | 55 |  | ns |
| ${ }^{\text {twh }}$ | Clock Width HIGH ${ }^{[3]}$ | 14 |  | 16 |  | 22 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Clock Width LOW ${ }^{[3]}$ | 14 |  | 16 |  | 22 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | External Maximum Frequency ( $\left.1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{s}}\right)\right)^{[9]}$ | 30.3 |  | 25.0 |  | 18.1 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Data Path Maximum Frequency $\left(1 /\left(t_{W H}+t_{W L}\right)\right)^{[3,10]}$ | 35.7 |  | 31.2 |  | 22.7 |  | MHz |
| $\mathrm{f}_{\text {MAX }}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[11]}$ | 32.2 |  | 28.5 |  | 20.0 |  | MHz |
| $\mathrm{t}_{\mathrm{CF}}$ | Register Clock to Feedback Input ${ }^{[12]}$ |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Asynchronous Reset Width | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset Recovery Time | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{AP}}$ | Asynchronous Reset to Registered Output Delay |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {SPR }}$ | Synchronous Preset Recovery Time | 25 |  | 30 |  | 40 |  | ns |
| $t_{\text {PR }}$ | Power-Up Reset Time ${ }^{[13]}$ | 1.0 |  | 1.0 |  | 1.0 |  | $\mu \mathrm{s}$ |

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT (Commercial)


Equivalent to: THÉVENIN EQUIVALENT (Military)

$$
\text { OUTPUT } \mathrm{O}-\underbrace{136 \Omega}-\mathrm{O} \quad 2.13 \mathrm{~V}=\mathrm{V}_{\text {thm }}
$$ V10-7

SEMICONDUCTOR

## AC Test Loads and Waveforms (continued)


(d)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| ter ( - ) | 1.5 V |  |
| ter (+) | 2.6 V |  |
| teA (+) | $\mathrm{V}_{\text {thc }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow[2]{0.5 \mathrm{~V} \downarrow} \mathrm{~V}_{\mathrm{OH}}$ |
| $\mathrm{t}_{\mathrm{EA}}(-)$ | $\mathrm{V}_{\text {the }}$ |  |

(e) Test Waveforms

## Switching Waveform



Power-Up Reset Waveform ${ }^{[13,15]}$


## Notes:

15. The clock signal input must be in a valid LOW state ( $\mathrm{V}_{\text {IN }}$ less than 0.8 V ) or a valid HIGH state ( $\mathrm{V}_{\text {IN }}$ greater than 2.4 V ) prior to occurrence of the $10 \%$ level on the monotonically rising power supply voltage as shown in Power-Up Reset Waveform. In addition, the clock input signal must remain stable in that valid state as indicated until the
$90 \%$ level on the power supply voltage has been reached. The clock signal may transition LOW to HIGH to clock in new data or to execute a synchronous preset after the indicated delay ( $\mathrm{t}_{\mathrm{PR}}+\mathrm{t}_{\mathrm{S}}$ ) has been observed.

CYPRESS
Functional Logic Diagram for PALC22V10


PALC22V10

## Typical DC and AC Characteristics











V10-16

CYPRESS
SEMICONDUCTOR
Typical DC and AC Characteristics (continued)


Ordering Information 22V10

| $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & (\mathrm{~mA}) \end{aligned}$ | $\begin{aligned} & \mathrm{tpD}_{\text {(ns) }} \end{aligned}$ | $\underset{(\mathrm{ns})}{\mathbf{t s}_{\mathbf{S}}}$ | $\begin{aligned} & \text { tco } \\ & (\mathrm{ns}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 20 | 12 | 12 | PALC22V10-20HC | H64 | Commercial/Industrial |
|  |  |  |  | PALC22V10-20JC/JI | J64 |  |
|  |  |  |  | PALC22V10-20PC/PI | P13 |  |
|  |  |  |  | PALC22V10-20WC/WI | W14 |  |
| 55 | 25 | 15 | 15 | PALC22V10L-25HC | H64 | Commercial |
|  |  |  |  | PALC22V10L-25JC | J64 |  |
|  |  |  |  | PALC22V10L-25PC | P13 |  |
|  |  |  |  | PALC22V10L-25WC | W14 |  |
| 90 | 25 | 15 | 15 | PALC22V10-25HC | H64 | Commercial/Industrial |
|  |  |  |  | PALC22V10-25JC/JI | J64 |  |
|  |  |  |  | PALC22V10-25PC/PI | P13 |  |
|  |  |  |  | PALC22V10-25WC/WI | W14 |  |
| 100 | 25 | 18 | 15 | PALC22V10-25DMB | D14 | Military |
|  |  |  |  | PALC22V10-25HMB | H64 |  |
|  |  |  |  | PALC22V10-25KMB | K73 |  |
|  |  |  |  | PALC22V10-25LMB | L64 |  |
|  |  |  |  | PALC22V10-25QMB | Q64 |  |
|  |  |  |  | PALC22V10-25WMB | W14 |  |

Ordering Information 22V10 (Continued)

| $\underset{(\mathbf{I} \mathbf{I C}}{\mathbf{I}_{\mathbf{C}}}$ | $\begin{aligned} & \mathrm{tpD} \\ & (\mathrm{~ns}) \end{aligned}$ | $\underset{(\mathbf{n s})}{\mathbf{t s}_{\mathbf{S}}}$ | $\begin{aligned} & \hline \mathrm{t}_{\mathrm{CO}} \\ & \text { (ns) } \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | 30 | 20 | 20 | PALC22V10-30DMB | D14 | Military |
|  |  |  |  | PALC22V10-30HMB | H64 |  |
|  |  |  |  | PALC22V10-30KMB | K73 |  |
|  |  |  |  | PALC22V10-30LMB | L64 |  |
|  |  |  |  | PALC22V10-30QMB | Q64 |  |
|  |  |  |  | PALC22V10-30WMB | W14 |  |
| 55 | 35 | 30 | 25 | PALC22V10L-35HC | H64 | Commercial |
|  |  |  |  | PALC22V10L-35JC | J64 |  |
|  |  |  |  | PALC22V10L-35PC | P13 |  |
|  |  |  |  | PALC22V10L-35WC | W14 |  |
| 90 | 35 | 30 | 25 | PALC22V10-35HC | H64 | Commercial/Industrial |
|  |  |  |  | PALC22V10-35JC/JI | J64 |  |
|  |  |  |  | PALC22V10-35PC/PI | P13 |  |
|  |  |  |  | PALC22V10-35WC/WI | W14 |  |
| 100 | 40 | 30 | 25 | PALC22V10-40DMB | D14 | Military |
|  |  |  |  | PALC22V10-40HMB | H64 |  |
|  |  |  |  | PALC22V10-40KMB | K73 |  |
|  |  |  |  | PALC22V10-40LMB | L64 |  |
|  |  |  |  | PALC22V10-40QMB | Q64 |  |
|  |  |  |  | PALC22V10-40WMB | W14 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-00020-F

## Features

- Advanced second generation PAL architecture
- Low power
- 90 mA max. standard
-100 mA max. military
- CMOS EPROM technology for reprogrammability
- Variable product terms $-2 \times(8$ through 16) product terms
- User-programmable macrocell
- Output polarity control
- Individually selectable for registered or combinatorial operation
_ " 15 " commercial and industrial 10 ns tco
10 nsts
$15 \mathrm{~ns} \mathrm{t}_{\text {PD }}$
50 MHz
—" 15 " and " 20 " military
10/15 ns tco
10/17 nsts
15/20 ns tpd
$50 / 31 \mathrm{MHz}$
- Up to 22 input terms and 10 outputs
- Enhanced test features
- Phantom array
- Top test
-Bottom test
- Preload
- High reliability
—Proven EPROM technology
- $\mathbf{1 0 0 \%}$ programming and functional testing
- Windowed DIP, windowed LCC, DIP,

LCC, PLCC available

## Functional Description

The Cypress PALC22V10B is a CMOS se-cond-generation programmable logic array device. It is implemented with the familiar sum-of-products (AND-OR) logic structure and a new concept, the "ProgrammableMacrocell."
The PALC22V10B is executed in a 24 -pin 300 -mil molded DIP, a $300-$ mil windowed cerDIP, a 28-lead square ceramic leadless chip carrier, a 28 -lead square plastic leaded chip carrier, and provides up to 22 inputs and 10 outputs. When the windowed cerDIP is exposed to UV light, the 22 V 10 B is erased and can then be reprogrammed. The programmable macrocell provides the capability of defining the architecture of each output individually. Each of the 10 potential outputs may be specified as "registered" or "combinatorial." Polarity of each output may also be

## Logic Block Diagram (PDIP/CDIP)



Pin Configurations


V10B-3
PAL is a registered trademark of Monolithic Memories Inc.

## Functional Description (continued)

individually selected, allowing complete flexibility of output configuration. Further configurability is provided through "array" configurable "output enable" for each potential output. This feature allows the 10 outputs to be reconfigured as inputs on an individual basis, or alternately used as a combination I/O controlled by the programmable array.
PALC22V10B features a "variable product term" architecture. There are 5 pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure, the PALC22V10B is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unusable product terms and lower performance.
Additional features of the Cypress PALC22V10B include a synchronous preset and an asynchronous reset product term. These product terms are common to all macrocells, eliminating the need to dedicate standard product terms for initialization function. The device automatically resets upon power-up.
For testing of programmed functions, a preload feature allows any or all of the registers to be loaded with an initial value for testing. This is accomplished by raising pin 8 to a supervoltage $\mathrm{V}_{\mathrm{PP}}$, which puts the output drivers in a high-impedance state. The data to be loaded is then placed on the I/O pins of the device and is loaded into the registers on the positive edge of the clock on pin 1. A 0 on the I/O pin preloads the register with a 0 and a 1 preloads the register with a 1 . The actual signal on the output pin will be the inversion of the input data. The data on the I/O pins is then removed, and pin 8 returned to a normal TTL voltage. Care should be exercised to power sequence the device properly.
The PALC22V10B featuring programmable macrocells and variable product terms provides a device with the flexibility to implement logic functions in the 500 to 800 gate array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output and down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled using product terms. Any output pin may be permanently selected as an output or arbitrarily enabled as an output and an in-
put through the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macro cell. These macro cells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a registered mode of operation, the output of the register is fed back into the array, providing current status information to the array. This information is available for establishing the next result in applications such as control-state-machines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable macrocell product term control of the outputs and variable product terms allows a significant gain in functional density through the use of a programmable logic.
Along with this increase in functional density, the Cypress PALC22V10B provides lower-power operation through the use of CMOS technology, increased testability with a register preload feature, and guaranteed AC performance through the use of a phantom array. This phantom array $\left(\mathrm{P}_{0}-\mathrm{P}_{3}\right)$ and the "top test" and "bottom test" features allow the 22V10B to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PALC22V10B at incoming inspection before committing the device to a specific function through programming. Preload facilitates testing programmed devices by loading initial values into the registers.

## Configuration Table 1

| Registered/Combinatorial |  |  |
| :---: | :---: | :---: |
| $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ | Configuration |
| 0 | 0 | Registered/Active LOW |
| 0 | 1 | Registered/Active HIGH |
| 1 | 0 | Combinatorial/Active LOW |
| 1 | 1 | Combinatorial/Active HIGH |

## Macrocell



PALC22V10B
SEMICONDUCTOR

## Selection Guide

| Generic <br> Part Number | $\mathbf{I}_{\mathbf{C C}} \mathbf{~ m A}$ |  | t $_{\text {PD }} \mathbf{n s}$ |  | $\mathbf{t}_{\mathbf{S}} \mathbf{n s}$ |  | $\mathbf{t}_{\mathbf{C O}} \mathbf{~ n s}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil |
| $22 \mathrm{~V} 10 \mathrm{~B}-15$ | 90 | 100 | 15 | 15 | 10 | 10 | 10 | 10 |
| $22 \mathrm{~V} 10 \mathrm{~B}-20$ | - | 100 | - | 20 | - | 17 | - | 15 |

## Maximum Rating

| (Above which the usefullife may be impaired. For user guidelines, not tested.) | UV Exposure .......... DC Programming Voltage |  | $\begin{aligned} & 8 \mathrm{Wsec} / \mathrm{cm}^{2} \\ & \ldots . .13 .0 \mathrm{~V} \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | Latch-Up Cu |  | $>200 \mathrm{~mA}$ |
| Ambient Temperature with <br> Power Applied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Operating Range |  |  |
| Supply Voltage to Ground Potential <br> (Pin 24 to Pin 12) ........................ -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| DC Voltage Applied to Outputs | Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Output Current into Outputs (LOW) | Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Com'l/Ind | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\mathrm{OH} 2}$ | HIGH Level CMOS Output Voltage ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$ |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | Com'l/Ind |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGHVoltage forAll Inputs ${ }^{[4]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[4]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  |  | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | 40 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[3,5]}$ |  |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CCl}}$ | Standby Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=$ GND Outputs Open for Unprogrammed Device |  | Com'l/Ind |  | 90 | mA |
|  |  |  |  | Mil |  | 100 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Operating Power Supply Current | $\mathrm{f}_{\text {toggle }}=\mathrm{F}_{\mathrm{MAX}}{ }^{[3]}$ <br> Device Programmed with Worst Case Pattern, Outputs Three-Stated |  | Com'l/Ind |  | 90 | mA |
|  |  |  |  | Mil |  | 100 | mA |

Notes:

1. $t_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Tested initially and after any design or process changes that may affect these parameters.
4. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
5. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## Capacitance ${ }^{[3]}$

| Parameters | Description | Typical | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 11 |  | pF |
| COUT | Output Capacitance | 9 |  | pF |

SEMICONDUCTOR

## Switching Characteristics PALC22V10 ${ }^{[2,6]}$

| Parameters | Description | Commercial \& Industrial <br> $\mathbf{B - 1 5}$ |  | $\frac{\text { Military }}{\text { B-15 }}$ |  | $\begin{gathered} \hline \text { Military } \\ \hline \text { B-20 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output Propagation Delay ${ }^{[7]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable Delay ${ }^{[8]}$ |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Delay ${ }^{[9]}$ |  | 10 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{5}$ | Input or Feedback Set-Up Time | 10 |  | 10 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{P}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{ts}_{\text {S }}$ ) | 20 |  | 20 |  | 32 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock Width HIGH ${ }^{[3]}$ | 6 |  | 6 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Clock Width LOW ${ }^{[3]}$ | 6 |  | 6 |  | 12 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | External Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[10]}$ | 50.0 |  | 50 |  | 31.2 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Data Path Maximum Frequency $\left(1 /\left(t_{W H}+t_{W L}\right)\right)^{[3,11]}$ | 83.3 |  | 83.3 |  | 41.6 |  | MHz |
| $\mathrm{f}_{\mathrm{MAX}}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[12]}$ | 80.0 |  | 80 |  | 33.3 |  | MHz |
| $\mathrm{t}_{\mathrm{CF}}$ | Register Clock to Feedback Input ${ }^{[13]}$ |  | 2.5 |  | 2.5 |  | 13 | ns |
| $\mathrm{t}_{\text {AW }}$ | Asynchronous Reset Width | 15 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset Recovery Time | 10 |  | 12 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AP}}$ | Asynchronous Reset to Registered Output Delay |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {SPR }}$ | Synchronous Preset Recovery Time | 10 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{PR}}$ | Power-Up Reset Time ${ }^{[14]}$ | 1.0 |  | 1.0 |  | 1.0 |  | $\mu \mathrm{s}$ |

Notes:
6. Part (a) of AC Test Loads and Waveforms used for all parameters except $t_{E A}, t_{E R}, t_{P Z X}$, and $t_{P X Z}$. Part (b) of AC Test Loads and Waveforms used for teA $^{2}, t_{E R}$, tPZXX $^{2}$ and $t_{P X Z}$.
7. This specification is guaranteed for all device outputs changing state in a given access cycle. See part (d) of AC Test Loads and Waveforms for the minimum guaranteed negative correction which may be subtracted from $t_{P D}$ for cases in which fewer outputs are changing state per access cycle.
8. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$. or a previous LOW level has risen to 0.5 volts above $V_{\text {OL max. Please see part (e) of AC Test Loads and Waveforms }}$ for enable and disable test waveforms and measurement reference levels.
9. This specification is guaranteed for all device outputs changing state in a given access cycle. See part (d) of AC Test Loads and Waveforms for the minimum guaranteed negative correction which may be subtracted from ${ }_{C O}$ for cases in which fewer outputs are changing state per access cycle.
10. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
11. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate. This parameter is tested periodically by sampling production product.
13. This parameter is calculated from the clock period at $\mathrm{f}_{\text {MAX }}$ internal ( $1 / \mathrm{f}_{\mathrm{MAX}}$ ) as measured (see Note 11 above) minus $\mathrm{t}_{\mathrm{S}}$.
14. The registers in the PALC22V10B has been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be monotonic and the timing constraints depicted in Power-Up Reset Waveform must be satisfied.

SEMICONDUCTOR

## AC Test Loads and Waveforms (Commercial)


(a)

(b)

Equivalent to: THEVENIN EQUIVALENT (Military)

$$
\text { OUTPUT } \mathrm{O}-\underbrace{136 \Omega} \quad 2.13 \mathrm{~V}=\mathrm{V}_{\mathrm{thm}}
$$

V10B-12

(c)

V10B-10

Equivalent to: THEVENIN EQUIVALENT (Commercial)



CHANGING STATE PER ACCESS CYCLE
(d)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| ter (-) | 1.5 V |  | V10B-5 |
| tER (+) | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{0.5 \mathrm{~V}+\mathrm{t}} \frac{\mathrm{t}}{4}$ | V10B-6 |
| $\mathrm{t}_{\mathrm{EA}}(+)$ | $\mathrm{V}_{\text {the }}$ | $\mathrm{V}_{\mathrm{X}}-0.5 \mathrm{~V} \downarrow \mathrm{t} / \mathrm{O}$ | V108-7 |
| $\mathrm{t}_{\mathrm{EA}}(-)$ | $\mathrm{V}_{\text {the }}$ | $\mathrm{V}_{\mathrm{X}} \frac{+}{0.5 \mathrm{~V}-4}$ | V108-8 |

(e) Test Waveforms

## Switching Waveform



Power-Up Reset Waveform ${ }^{[13]}$


Functional Logic Diagram for PALC22V10B


## Typical DC and AC Characteristics





OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE


Typical DC and AC Characteristics (continued)



## Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the PALC22V10B. For this reason, an opaque label should be placed over the window if the device is exposed to sunlight or fluorescent lighting for extended periods of time. In addition, high ambient light levels can create hole-electron pairs that may cause "blank" check failures or "verify errors" when programming windowed parts. This phenomenon can be avoided by use of an opaque label over the window during programming in high ambient light environments.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) of $25 \mathrm{Wsec} / \mathrm{cm}^{2}$. For an ultraviolet lamp with a $12 \mathrm{~mW} / \mathrm{cm}^{2}$ power rating, the exposure would be approximately 35 minutes. The PALC22V10B needs to be placed within 1 inch of the lamp during erasure. Permanent damage may result if the device is exposed to high-intensity UV light for an extended period of time. $7258 \mathrm{Wsec} / \mathrm{cm}^{2}$ is the recommended maximum dosage.

## Ordering Information

| $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & (\mathrm{~mA}) \end{aligned}$ | $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PD}} \\ & \text { (ns) } \end{aligned}$ | $\underset{(\mathrm{ns})}{\mathrm{t}_{\mathbf{s}}}$ | $\begin{aligned} & \mathrm{t} \mathbf{\mathrm { CO }} \\ & (\mathrm{~ns}) \end{aligned}$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 15 | 10 | 10 | PALC22V10B-15PC/PI | P13 | Commercial/Industrial |
|  |  |  |  | PALC22V10B-15WC/WI | W14 |  |
|  |  |  |  | PALC22V10B-15JC/JI | J64 |  |
|  |  |  |  | PALC22V10B-15HC | H64 |  |
| 100 | 15 | 10 | 10 | PALC22V10B-15DMB | D14 | Military |
|  |  |  |  | PALC22V10B-15WMB | W14 |  |
|  |  |  |  | PALC22V10B-15HMB | H64 |  |
|  |  |  |  | PALC22V10B-15LMB | L64 |  |
|  |  |  |  | PALC22V10B-15QMB | Q64 |  |
|  |  |  |  | PALC22V10B-15KMB | K73 |  |
| 100 | 20 | 17 | 15 | PALC22V10B-20DMB | D14 | Military |
|  |  |  |  | PALC22V10B-20WMB | W14 |  |
|  |  |  |  | PALC22V10B-20HMB | H64 |  |
|  |  |  |  | PALC22V10B-20LMB | L64 |  |
|  |  |  |  | PALC22V10B-20QMB | Q64 |  |
|  |  |  |  | PALC22V10B-20KMB | K73 |  |

MILITARY SPECIFICATIONS Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-00195

## Features

- Ultra high speed supports today's and tomorrow's fastest microprocessors
$-\mathbf{t}_{\text {PD }}=7.5 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{SU}}=3 \mathrm{~ns}$
$-\mathbf{f}_{\mathrm{MAX}}=\mathbf{1 1 1} \mathbf{~ M H z}$
- Reduced ground bounce and undershoot
- PLCC and LCC packages with additional $V_{\text {CC }}$ and $V_{\text {SS }}$ pins for lowest ground bounce
- Up to 22 inputs and 10 outputs for more logic power
- Variable product terms
-8 to 16 per output
- $\mathbf{1 0}$ user-programmable output macrocells
-Output polarity control
-Registered or combinatorial operation
- 2 new feedback paths (PAL22VP10C)
- Synchronous PRESET, asynchronous RESET, and PRELOAD capability for flexible design and testability
- High reliability
- Proven Ti-W fuse technology
- AC and DC tested at the factory
- Security Fuse

Functional Description
The Cypress PAL22V10C and PAL22VP10C are second-generation programmable array logic devices. Using

BiCMOS process and Ti-W fuses, the PAL22V10C and PAL22VP10C use the familiar sum-of-products (AND-OR) logic structure and a new concept, the programmable macrocell.
Both the PAL22V10C and PAL22VP10C provide 12 dedicated input pins and 10 I/O pins (see Logic Block Diagram). By selecting each I/O pin as either permanent or temporary input, up to 22 inputs can be achieved. Applications requiring up to 21 inputs and a single output, down to 12 inputs and 10 outputs can be realized. The output enable product term available on each I/O allows this selection. The PAL22V10C and PAL22VP10Cfeature variable product term architecture, where 8 to 16 product terms are allocated to each output. This structure permits more applications to be implemented with

## Logic Block Diagram and PDIP (P)/CDIP (D) Pin Configuration



Pin Configurations


PAL is a registered trademark of Monolithic Memories Inc.

## Functional Description (continued)

these devices than with other PAL devices that have fixed number of product terms for each output.
Additional features include common synchronous preset and asynchronousreset product terms. They eliminate the need to use standard product terms for initialization functions
Both the PAL22V10C and PAL22VP10C automatically reset on power-up.In addition, the preload capability allows the outputregisters to be set to any desired state during testing.
A security fuse is provided on each of these two devices to prevent copying of the device fuse pattern.
With the programmable macrocells and variable product term architecture, the PAL22V10C and PAL22VP10C can implement logic functions in the 700 to 800 gate array complexity, with the inherent advantages of programmable logic.

## Programmable Macrocell

The PAL22V10C and PAL22VP10C each has 10 programmable outputmacrocells (see Macrocell figure). On the PAL22V10C two fuses ( $\mathrm{C}_{1}$ and $\mathrm{C}_{0}$ ) can be programmed to configure outputin one of four ways. Accordingly, each output can be registered or combinatorial with an active HIGH or active LOW polarity. The feedback to the array is also from this output (see Figure 1). An additional fuse $\left(\mathrm{C}_{2}\right)$ in the PAL22VP10C provides for two feedback paths (see Figure 2).

## Programming

The PAL22V10C and PAL22VP10C can be programmed using the QuickPro II programmer available from Cypress Semiconductor and also with Data I/O, Logical Devices, STAG and other programmers. Please contact your local Cypress representative for further information.

## Macrocell



## Output Macrocell Configuration

| $\mathbf{C}_{\mathbf{2}}{ }^{[\mathbf{1}]}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ | Output Type | Polarity | Feedback |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | 0 | Registered | Active LOW | Registered |
| 0 | 0 | 1 | Registered | Active HIGH | Registered |
| X | 1 | 0 | Combinatorial | Active LOW | $\mathrm{I} / \mathrm{O}$ |
| X | 1 | 1 | Combinatorial | Active HIGH | $\mathrm{I} / \mathrm{O}$ |
| 1 | 0 | 0 | Registered | Active LOW | $\mathrm{I} / \mathrm{O}^{[1]}$ |
| 1 | 0 | 1 | Registered | Active HIGH | $\mathrm{I} / \mathrm{O}^{[1]}$ |

## Notes:

1. PAL22VP10C only.


REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT


I/O FEEDBACK, COMBINATORIAL, ACTIVE-LOW OUTPUT


REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT


I/O FEEDBACK, COMBINATORIAL, ACTIVE-HIGH OUTPUT

Figure 1. PAL22V10C and PAL22VP10C Macrocell Configurations


Figure 2. Additional Macrocell Configurations for the PAL22VP10C

## Selection Guide

|  |  | $\begin{gathered} \hline 22 \mathrm{~V} 10 \mathrm{C}-7 \\ \text { 22VP10C-7 } \end{gathered}$ | $\begin{array}{r} 22 \mathrm{~V} 10 \mathrm{C}-10 \\ 22 \mathrm{VP10C}-10 \\ \hline \end{array}$ | $\begin{gathered} \text { 22V10C-12 } \\ \text { 22VP10C-12 } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { 22V10C-15 } \\ & 22 \text { VP10C-15 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ | Commercial | 190 | 190 | 190 |  |
|  | Military |  | 190 | 190 | 190 |
| $\mathrm{t}_{\text {PD }}(\mathrm{ns})$ | Commercial | 7.5 | 10 | 12 |  |
|  | Military |  | 10 | 12 | 15 |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{ns})$ | Commercial | 3.0 | 3.6 | 4.5 |  |
|  | Military |  | 3.6 | 4.5 | 7.5 |
| $\mathrm{t}_{\mathrm{CO}}(\mathrm{ns})$ | Commercial | 6.0 | 7.5 | 9.5 |  |
|  | Military |  | 7.5 | 9.5 | 10 |
| $\mathrm{f}_{\text {MAX }}(\mathrm{MHz})$ | Commercial | 111 | 90 | 71 |  |
|  | Military |  | 90 | 71 | 57 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to $\mathrm{V}_{\mathrm{CC}}$
DC Input Voltage $\qquad$

$$
-0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}
$$

DC Input Current -30 mA to +5 mA (exceptduringprogramming)
DC Program Voltage 10 V

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Military ${ }^{2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |

DC Electrical Characteristics Over the Operating Range


Notes:
2. $t_{A}$ is the "instant on" case temperature.
3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

SEMICONDUCTOR

Switching Characteristics ${ }^{[5]}$

| Parameters | Description | $\begin{gathered} \hline 22 \mathrm{~V} 10 \mathrm{C}-7 \\ \text { 22VP10C-7 } \end{gathered}$ |  | $\begin{aligned} & \text { 22V10C-10 } \\ & 22 V P 10 C-10 \end{aligned}$ |  | $\begin{gathered} \text { 22V10C-12 } \\ \text { 22VP10C-12 } \end{gathered}$ |  | $\begin{gathered} \text { 22V10C-15 } \\ \text { 22VP10C-15 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output PropagationDelay ${ }^{[6]}$ | 2 | 7.5 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay | 2 | 7.5 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| ter | Input to Output Disable Delay ${ }^{[7]}$ | 2 | 7.5 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Delay ${ }^{[6]}$ | 1 | 6.0 | 1 | 7.5 | 1 | 9.5 | 1 | 10 | ns |
| $\mathrm{t}_{5}$ | Input or Feedback Set-Up Time | 3 |  | 3.6 |  | 4.5 |  | 7.5 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{p}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{s}}$ ) | 9 |  | 11.1 |  | 14 |  | 17.5 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | Clock Width HIGH ${ }^{[8]}$ | 3 |  | 3 |  | 3 |  | 6 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Clock Width LOW ${ }^{[8]}$ | 3 |  | 3 |  | 3 |  | 6 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | External Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[9]}$ | 111 |  | 90 |  | 71 |  | 57 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | $\begin{array}{\|l} \begin{array}{l} \text { Data Path Maximum Frequency } \\ \left(1 /\left(t_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)\right)^{[8,10]} \end{array} \\ \hline \end{array}$ | 166 |  | 166 |  | 166 |  | 83 |  | MHz |
| $\mathrm{f}_{\text {MAX3 }}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[11]}$ | 133 |  | 100 |  | 83 |  | 66 |  | MHz |
| ${ }^{\text {t }}$ CF | Register Clock to Feedback Input ${ }^{[12]}$ |  | 4.5 |  | 6.4 |  | 7.5 |  | 7.5 | ns |
| $\mathrm{t}_{\text {AW }}$ | Asynchronous Reset Width | 8.5 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset Recovery Time | 5 |  | 6 |  | 7 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{AP}}$ | AsynchronousReset to Registered Output Delay | 2 | 12 | 2 | 12 | 2 | 14 | 2 | 20 | ns |
| $\mathrm{t}_{\text {SPR }}$ | Synchronous Preset Recovery Time | 5 |  | 6 |  | 7 |  | 10 |  | ns |
| $t_{\text {PR }}$ | Power-Up Reset Time ${ }^{[13]}$ | 1 |  | 1 |  | 1 |  | 1 |  | $\mu \mathrm{s}$ |

Capacitance ${ }^{[8]}$

| Parameters | Description | Max. | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | 8 | pF |
| C OUT | OutputCapacitance | 10 | pF |

## Notes

5. AC test load used for all parameters except where noted.
6. Thisspecification is guaranteed for all device outputs changing state in a given access cycle.
7. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$. or a previous LOW level has risen to 0.5 volts above $\mathrm{V}_{\mathrm{OL}}$ max.
8. Tested initially and after any design or process changes that may affect these parameters.
9. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
10. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate. This parameter is tested periodically by sampling production product.
12. This parameter is calculated from the clock period at $f_{\text {MAX }}$ internal ( $\mathrm{f}_{\text {MAX3 }}$ ) as measured (see Note 11) minus $\mathrm{t}_{\mathrm{s}}$.
13. The registers in the PAL22V10C/PAL22VP10C have been designed with the capability to reset during system power-up. Followingpowerup, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in $V_{\text {CC }}$ must be monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied.

## AC Test Loads and Waveforms



| $\mathbf{C}_{\mathrm{L}^{[14]}}{ }^{[15]}$ | Package |
| :--- | :--- |
| $15 \mathrm{pF}^{[15]}$ | $\mathrm{P} / \mathrm{D}$ |
| 50 pF | $\mathrm{J} / \mathrm{K} / \mathrm{L} / \mathrm{Y}$ |

Equivalent to: THÉVENIN EQUIVALENT


Equivalent to: THEVENIN EQUIVALENT


| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ER}}(-)$ | 1.5 V | $\mathrm{v}_{\mathrm{OH}} \frac{\downarrow}{0.5 \mathrm{~V} \sim} \frac{\downarrow}{4} \mathrm{~V}_{\mathrm{X}}$ | v10c-12 |
| $\mathrm{t}_{\text {ER }}(+)$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{0.5 \mathrm{~V}+\underset{4}{4} / ⿷} \mathrm{~V}_{\mathrm{X}}$ | v10c-13 |
| $\mathrm{t}_{\mathrm{EA}(+)}$ | 1.5 V | $\mathrm{V}_{\mathrm{X}}-\frac{0.5 \mathrm{~V} \dot{1}+}{4} \mathrm{~V}_{\mathrm{OH}}$ | v10c-14 |
| $t_{\text {EA }}(-)$ | 1.5 V | $\mathrm{V}_{\mathrm{X}} \frac{+}{0.5 \mathrm{~V}-1}$ | v10c-15 |

## Switching Waveform



## Power-Up Reset Waveform ${ }^{[13]}$



Notes:
14. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for $\mathrm{t}_{\mathrm{ER}}$ measurement for all packages.
15. For high-capacitive load applications $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$, use PAL22V10CF/PAL22VP10CF. Call your Cypress representative for a datasheet.

## Preload Waveform ${ }^{[16]}$



Notes:
16. Pins 4 (5), 5 (6), 7 (9) at $\mathrm{V}_{\text {ILP }}$; Pins 10 (12) and 11 (13) at $\mathrm{V}_{\mathrm{IHP}} ; \mathrm{V}_{\mathrm{CC}}\left(\operatorname{Pin} 24\right.$ (1 and 28)) at $\mathrm{V}_{\mathrm{CCP}}$
17. Pins $2-8(3-7,9,10), 10(12), 11(13)$ can be set at $\mathrm{V}_{\mathrm{IHP}}$ or $\mathrm{V}_{\mathrm{ILP}}$ to insure asynchronous reset is not active.

D/K/P (J/L/Y) Pinouts

| Forced Level on Register Pin <br> During Preload | Register Q Output State <br> After Preload |
| :---: | :---: |
| $\mathrm{V}_{\text {IHP }}$ | HIGH |
| $\mathrm{V}_{\text {ILP }}$ | LOW |


| Name | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Programming Voltage | 9.25 | 9.75 | V |
| $\mathrm{t}_{\mathrm{DPR} 1}$ | Delay for Preload | 1 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DPR} 2}$ | Delay for Preload | 0.5 |  | $\mu \mathrm{~s}$ |
| $\mathrm{~V}_{\mathrm{ILP}}$ | Input LOW Voltage | 0 | 0.4 | V |
| $\mathrm{~V}_{\mathrm{IHP}}$ | Input HIGH Voltage | 3 | 4.75 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Preload | 4.75 | 5.25 | V |

Functional Logic Diagram for PAL22V10C/PAL22VP10C


## Typical DC and AC Characteristics




NORMALIZED PROPAGATION DELAY vs. SUPPLY VOLTAGE







NORMALIZED CLOCK TO OUTPUT TIME vs. TEMPERATURE


SEMICONDUCTOR
Typical DC and AC Characteristics (continued)


Ordering Information

| $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\mathrm{AA}} \\ & (\mathrm{~ns}) \end{aligned}$ | $\begin{aligned} & \mathbf{f}_{\text {MAX }} \\ & (\mathbf{M H z}) \end{aligned}$ | Ordering Code | $\begin{gathered} \text { Package } \\ \text { Type } \end{gathered}$ | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 190 | 7.5 | 111 | PAL22V10C-7DC | D14 | Commercial |
|  |  |  | PAL22V10C-7JC | J64 |  |
|  |  |  | PAL22V10C-7PC | P13 |  |
|  |  |  | PAL22V10C-7YC | Y64 |  |
|  | 10 | 90 | PAL22V10C-10DC | D14 | Commercial |
|  |  |  | PAL22V10C-10JC | J64 |  |
|  |  |  | PAL22V10C-10PC | P13 |  |
|  |  |  | PAL22V10C-10YC | Y64 |  |
|  |  |  | PAL22V10CM-10DMB | D14 | Military |
|  |  |  | PAL22V10CM-10KMB | K73 |  |
|  |  |  | PAL22V10CM-10LMB | L64 |  |
|  |  |  | PAL22V10CM-10YMB | Y64 |  |
|  | 12 | 71 | PAL22V10C-12DC | D14 | Commercial |
|  |  |  | PAL22V10C-12JC | J64 |  |
|  |  |  | PAL22V10C-12PC | P13 |  |
|  |  |  | PAL22V10C-12YC | Y64 |  |
|  |  |  | PAL22V10CM-12DMB | D14 | Military |
|  |  |  | PAL22V10CM-12KMB | K73 |  |
|  |  |  | PAL22V10CM-12LMB | L64 |  |
|  |  |  | PAL22V10CM-12YMB | Y64 |  |
|  | 15 | 57 | PAL22V10CM-15DMB | D14 | Military |
|  |  |  | PAL22V10CM-15KMB | K73 |  |
|  |  |  | PAL22V10CM-15LMB | L64 |  |
|  |  |  | PAL22V10CM-15YMB | Y64 |  |

Ordering Information (continued)

| $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathbf{m A}) \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\mathrm{AA}} \\ & (\mathrm{~ns}) \end{aligned}$ | $\begin{aligned} & \mathbf{f}_{\text {MAX }} \\ & (\mathbf{M H z}) \end{aligned}$ | Ordering Code | Package Type | $\begin{gathered} \hline \begin{array}{c} \text { Operating } \\ \text { Range } \end{array} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 190 | 7.5 | 111 | PAL22VP10C-7DC | D14 | Commercial |
|  |  |  | PAL22VP10C-7JC | J64 |  |
|  |  |  | PAL22VP10C-7PC | P13 |  |
|  |  |  | PAL22VP10C-7YC | Y64 |  |
|  | 10 | 90 | PAL22VP10C-10DC | D14 | Commercial |
|  |  |  | PAL22VP10C-10JC | J64 |  |
|  |  |  | PAL22VP10C-10PC | P13 |  |
|  |  |  | PAL22VP10C-10YC | Y64 |  |
|  |  |  | PAL22VP10CM-10DMB | D14 | Military |
|  |  |  | PAL22VP10CM-10KMB | K73 |  |
|  |  |  | PAL22VP10CM-10LMB | L64 |  |
|  |  |  | PAL22VP10CM-10YMB | Y64 |  |
|  | 12 | 71 | PAL22VP10C-12DC | D14 | Commercial |
|  |  |  | PAL22VP10C-12JC | J64 |  |
|  |  |  | PAL22VP10C-12PC | P13 |  |
|  |  |  | PAL22VP10C-12YC | Y64 |  |
|  |  |  | PAL22VP10CM-12DMB | D14 | Military |
|  |  |  | PAL22VP10CM - 12KMB | K73 |  |
|  |  |  | PAL22VP10CM-12LMB | L64 |  |
|  |  |  | PAL22VP10CM-12YMB | Y64 |  |
|  | 15 | 57 | PAL22VP10CM-15DMB | D14 | Military |
|  |  |  | PAL22VP10CM-15KMB | K73 |  |
|  |  |  | PAL22VP10CM-15LMB | L64 |  |
|  |  |  | PAL22VP10CM-15YMB | Y64 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing

## DC Characteristerics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-A-00020-C Reprogrammable CMOS PAL ${ }^{\circledR}$ Device

## Features

- Advanced second-generation PAL architecture
- Low power
-90 mA max. standard
-120 mA max. military
- CMOS Flash EPROM technology for electrical erasability and reprogrammability
- Variable product terms
$-2 \times(8$ through 16) product terms
- User-programmable macrocell
- Output polarity control
- Individually selectable for registered or combinatorial operation
- Up to 22 input terms and 10 outputs
- DIP, LCC, and PLCC available
- 10 ns commercial
$7 \mathrm{~ns} \mathrm{t}_{\mathrm{CO}}$
$5 \mathrm{nst}_{\mathbf{s}}$
10 ns t ${ }_{\text {PD }}$
$100-\mathrm{MHz}$ state machine
- 12 ns military and industrial
$10 \mathrm{~ns}_{\mathrm{t}} \mathrm{CO}$
$5 \mathrm{nst}_{\mathbf{s}}$
12 ns tpD
$83-\mathrm{MHz}$ state machine
-A 15-ns commercial and military version is available, fully consistent with Cypress PALC22V10B-15 AD/DC specifications
-A 25-ns commercial and military version is available, fully consistent with Cypress PALC22V10-25 AC and DC specifications
- High reliability
- Proven Flash EPROM technology
- $\mathbf{1 0 0 \%}$ programming and functional testing


## Functional Description

The Cypress PAL C 22 V 10 D is a CMOS Flash Erasable second-generation programmable array logic device. It is implemented with the familiar sum-of-products (AND-OR) logic structure and a new concept, the "Programmable Macrocell."
The PALC22V10D is executed in a 24 -pin 300 -mil molded DIP, a 300 -mil cerDIP, a 28-leadsquare ceramic leadless chip carrier, a 28 -lead square plastic leadedchip carrier, and provides up to 22 inputs and 10 outputs. The 22V10D can be electrically


[^40]
## Functional Description (continued)

erased and reprogrammed. The programmable macrocell provides the capability of defining the architecture of each output individually. Each of the 10 potential outputs may be specified as "registered" or "combinatorial." Polarity of each output may also be individually selected, allowing complete flexibility of output configuration. Further configurability is provided through "array" configurable "output enable" for each potential output. This feature allows the 10 outputs to be reconfigured as inputs on an individual basis, oralternately used as a combination I/O controlled by the programmable array.
PALC 22V10D features a "variable product term" architecture. There are 5 pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure, the PAL C 22V10D is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unusable product terms and lower performance.
Additional features of the Cypress PAL C 22V10D include a synchronous preset and an asynchronous reset product term. These product terms are common to all macrocells, eliminating the need to dedicate standard product terms for initialization functions. The device automatically resets upon power-up.
The PAL C 22 V 10 D featuring programmable macrocells and variable product terms provides a device with the flexibility to implement logic functions in the 500 - to 800 -gate-array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output and down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled
using product terms. Any output pin may be permanently selected as an output or arbitrarily enabled as an output and an input through the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macrocell. These macrocells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a registered mode of operation, the output of the register is fed back into the array, providing current status information to the array. This information is available for establishing the next result in applications such as control state machines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable product term control of the outputs and variable product terms allows a significant gain in functional density through the use of programmable logic.
Along with this increase in functional density, the Cypress PALC 22 V 10 D provides lower-power operation through the use of CMOS technology, and increased testability with Flash reprogrammability.
Configuration Table 1

| Registered/Combinatorial |  |  |
| :---: | :---: | :---: |
| $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ | Configuration |
| 0 | 0 | Registered/Active LOW |
| 0 | 1 | Registered/Active HIGH |
| 1 | 0 | Combinatorial/Active LOW |
| 1 | 1 | Combinatorial/Active HIGH |

## Macrocell



Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)


Operating Range

DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 12.5V
Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | Com'1/Ind | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{array}{\|l} \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{2}, \\ \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{array}$ | $\mathrm{I}_{\text {OL }}=16 \mathrm{~mA}$ | Com'1/Ind |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\text {OL }}=12 \mathrm{~mA}$ | Mil |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[3]}$ |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[3]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  |  | $-10$ | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -40 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[4,5]}$ |  |  | $-30$ | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=\text { GND Outputs Open }$ in UnprogrammedDevice |  | Com'1/Ind |  | 90 | mA |
|  |  |  |  | Mil |  | 120 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 10 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
5. Tested initially and after any design or process changes that may affect these parameters.

SEMICONDUCTOR
Switching Characteristics PALC22V10D ${ }^{[2,6]}$

| Parameters | Description | Commercial |  |  |  |  |  | Military \& Industrial |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -10 |  | -15 |  | -25 |  | -12 |  | -15 |  | -25 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output PropagationDelay ${ }^{[7]}$ |  | 10 |  | 15 |  | 25 |  | 12 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable Delay |  | 10 |  | 15 |  | 25 |  | 12 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[8]}$ |  | 10 |  | 15 |  | 25 |  | 12 |  | 15 |  | 25 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | Clock to Output Delay ${ }^{[7]}$ |  | 7 |  | 10 |  | 15 |  | 10 |  | 10 |  | 15 | ns |
| ts | Input or Feedback Set-Up Time | 5 |  | 10 |  | 15 |  | 5 |  | 10 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{P}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}$ ) | 11.1 |  | 20 |  | 30 |  | 15 |  | 20 |  | 33 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | Clock Width HIGH ${ }^{[5]}$ | 3 |  | 6 |  | 12 |  | 4 |  | 6 |  | 14 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | Clock Width LOW ${ }^{[5]}$ | 3 |  | 6 |  | 12 |  | 4 |  | 6 |  | 14 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | External Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[9]}$ | 90 |  | 50 |  | 33.3 |  | 66.6 |  | 50 |  | 30.3 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Data Path Maximum Frequency $\begin{aligned} & \text { Frequency } \\ & \left(1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)\right)^{[5,10]} \end{aligned}$ | 142 |  | 83.3 |  | 41.6 |  | 125 |  | 83.3 |  | 35.7 |  | MHz |
| $\mathrm{f}_{\text {MAX3 }}$ | Internal Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[5,11]}$ | 100 |  | 80 |  | 35.7 |  | 83 |  | 80 |  | 32.2 |  | MHz |
| ${ }^{\text {t }}$ CF | Register Clock to Feedback Input ${ }^{[12]}$ |  | 5 |  | 2.5 |  | 13 |  | 7 |  | 2.5 |  | 13 | ns |
| $\mathrm{t}_{\text {AW }}$ | Asynchronous Reset Width | 10 |  | 15 |  | 25 |  | 12 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AR}}$ | Asynchronous Reset Recovery Time | 6 |  | 10 |  | 25 |  | 8 |  | 12 |  | 25 |  | ns |
| ${ }^{\text {taP }}$ | Asynchronous Reset to Registered Output Delay |  | 12 |  | 20 |  | 25 |  | 15 |  | 20 |  | 25 | ns |
| ${ }_{\text {t }}$ SR | Synchronous Preset Recovery Time | 6 |  | 10 |  | 25 |  | 8 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {PR }}$ | $\begin{aligned} & \text { Power-Up } \\ & \text { Reset Time }{ }^{[5,13]} \end{aligned}$ | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | $\mu \mathrm{s}$ |

## Notes:

6. Part (a) of ACTest Loads and Waveforms is used for all parameters except $t_{E R}, t_{P Z X}$, and tPXZ. Part (b) of AC Test Loads and Waveforms is used for $t_{E R}, t_{P Z X}$ and $t_{P X Z}$.
7. Thisspecification is guaranteed for all device outputs changing state in a given access cycle.
8. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$. or a previous LOW level has risen to 0.5 volts above V ${ }_{\text {OL }}$ max. Please see part (d) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels. The test load of part (b) of AC Test Loads and Waveforms is used for measuring ter only.
9. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
10. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate.
12. This parameter is calculated from the clock period at $f_{\text {MAX }}$ internal ( $1 / \mathrm{f}_{\text {MAX3 }}$ ) as measured (see Note 11 above) minus ts.
13. The registers in the PALC22V10D have been designed with the capability to reset during system power-up. Followingpower-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing statemachine initialization. Toinsure proper operation, the rise in $V_{C C}$ must be monotonic and the timing constraints depicted in Power-Up Reset Waveform must be satisfied.

## AC Test Loads and Waveforms



(a)

Equivalent to: THEVENIN EQUIVALENt (Commercial)


V10D-7

| Load Speed | $\mathbf{C}_{\mathbf{L}}$ | Package |
| :--- | :---: | :---: |
| 10 ns | 50 pF | PDIP, CDIP, <br> PLCC, LCC |

Equivalent to: THÉVENIN EQUIVALENT (Military)
OUTPUT $O-\underbrace{136 \Omega} \longrightarrow \quad 2.13 \mathrm{~V}=\mathrm{V}_{\text {thm }}$

(d) Test Waveforms

## Switching Waveform



Power-Up Reset Waveform ${ }^{[13]}$


Functional Logic Diagram for PALC22V10D


Ordering Information

| $\begin{aligned} & \mathbf{I}_{\mathbf{C C}} \\ & (\mathrm{mA}) \end{aligned}$ | $\begin{aligned} & \mathbf{\mathbf { t } _ { \mathbf { P D } }} \\ & (\mathbf{n s}) \end{aligned}$ | $\underset{(\mathbf{n s})}{\mathbf{t}_{\mathbf{S}}}$ | $\begin{aligned} & \text { tco } \\ & \text { (ns) } \end{aligned}$ | Ordering Code | Package | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 10 | 5 | 7 | PALC22V10D-10JC | J64 | Commercial |
|  |  |  |  | PALC22V10D-10PC | P13 |  |
| 120 | 10 | 5 | 7 | PALC22V10D-12DMB | D14 | Military/Industrial |
|  |  |  |  | PALC22V10D-12JI | J64 |  |
|  |  |  |  | PALC22V10D-12KMB | K73 |  |
|  |  |  |  | PALC22V10D-12LMB | L64 |  |
|  |  |  |  | PALC22V10D-12PI | P13 |  |
| 90 | 15 | 10 | 10 | PALC22V10D-15JC | J64 | Commercial |
|  |  |  |  | PALC22V10D-15PC | P13 |  |
| 120 | 15 | 10 | 10 | PALC22V10D-15DMB | D14 | Military/Industrial |
|  |  |  |  | PALC22V10D-15JI | J64 |  |
|  |  |  |  | PALC22V10D-15KMB | K73 |  |
|  |  |  |  | PALC22V10D-15LMB | L64 |  |
|  |  |  |  | PALC22V10D-15PI | P13 |  |
| 90 | 25 | 15 | 15 | PALC22V10D-25JC | J64 | Commercial |
|  |  |  |  | PALC22V10D-25PC | P13 |  |
| 120 | 25 | 15 | 15 | PALC22V10D-25DMB | D14 | Military/Industrial |
|  |  |  |  | PALC22V10D-25JI | J64 |  |
|  |  |  |  | PALC22V10D-25KMB | K73 |  |
|  |  |  |  | PALC22V10D-25LMB | L64 |  |
|  |  |  |  | PALC22V10D-25PI | P13 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-00185-B

## Features

- Timing Control Unit, Clock Generator for CY7C601A and CY7C611A SPARC processors
- Supports 25-, 33-, 40-MHz operation
- Simplifies interface to slow memory and peripherals by eliminating the need for wait-state logic
- Flexible clock extension architecture
- 0 -cycle to 14 -cycle extensions
-user controlled (continuous cycle) extension
- 24-pin 300-mil DIP and 28-pin PLCC packages


## Overview

Like most RISC processors, a fast-running 7C601/611 SPARC Integer Unit (IU) must spend time waiting for slower memory or peripheral devices. Because the 7C601/611 completes an instruction and generates a new address every clock, a complicated handshake protocol and a correspondingly complicated state machine must be used to keep the IU from getting ahead of the slow devices.
This protocol relies primarily on the signals MHOLD (Memory Hold) and MDS (Memory Data Strobe). MHOLD is as-
serted by the memory system, to freeze the processor when data is unavailable. MDS is used to strobe in the data when it becomes available. The timing relationships between these signals and other proces-sor-generated signals must be accounted for by the state machine handling the handshaking.
The purpose of the 7C325 Timing Control Unit (TCU) is to simplify the wait state logic by controlling (stretching) the clock sent to the IU. If the IU accesses a device for which it must wait, the LOW portion of the clock sent to the IU is ex-tended-i.e., held low-until the device is ready. Once the clock signal is subequently released, the IU can continue. Because the IU effectively encounters only one clock cycle per access, the need for the complicated handshake state machine is eliminated. The single chip TCU is especially useful in embedded control applications where low chip count is highly desirable.

## Functional Description

The number of stretched cycles in the 7 C 325 TCU is controlled by a four-bit binary count input: an input of 0001 will stretch the clock for one cycle (keep it LOW one extra cycle), an input of 0010

## Timing Control Unit

will stretch the clock for two cycles, and so on up to an input of 1110 to stretch the clock for fourteen cycles. A count input of 1111 will stretch the clock continuously until an RDY (ready) signal is asserted. An input of 0000 is the no stretch condition.
These counts are derived from the processor addresses. Because the input count is four bits wide, the address space can be divided into as many as sixteen subspaces, and devices that require the same number of wait cycles can be grouped into the same subspace.
For example, if all devices that require eight wait cycles are memory mapped to hex address 3xxxxxxx, then whenever the four most significant address bits are equal to 0011, a code converter will generate a count of 1000 to the CY7C325. This code converter can be easily implemented with a PAL or PLD. In addition, the user does not need to create the full sixteen subspaces. If only $0,2,4$, and continuous wait cycles are needed, the user may create just four subspaces and, consequently, employ just two address bits to generate the TCU input count. It should also be noted that the subspaces can be of different sizes.


## Functional Description (continued)

The code converter described above is preferred but not required. Users who wish to reduce cost or board space can eliminate the code converter by feeding the IU's address bits directly to the TCU and memory mapping the devices by their counts (e.g., memory map devices requiring eight wait cycles to hex address $8 \times x \times x \times x x$ ). The code converter can also be eliminated by programming the number of wait cycles for each address into the IU's ASI bits.
The count inputs are sampled on the falling edge of the stretched clock, SCLOCK, which is used as the system clock by the IU and peripherals. It is one of the three clock signals provided by the 7C325. The other two are FCLOCK and NOTFCLOCK. If the count input is not 0000 when it is sampled, the stretched clock output will stay LOW for the specified number of cycles.
ThetwoSCLOCK outputs can be buffered to increase their driving capability. However, the same buffer delay must be added to the FCLOCK output path and the NOTFCLOCK output-skew control feedback path to eliminate skew. There are several other signals that affect the stretching operation as well. RD is an output from the IU that indicates whether an access is a read $(R D=1)$ or a write ( $R D=0$ ). WRT, another IU output, is asserted only on the first cycle of a write. RD is needed because a read access (load) is treated differently from a write access (store). A minimum write accessconsists of two clock cycles. The first clock is used by the processor toreverse the databus and by externallogic toperform tasks such as access protection checking, address translation, and cache tag comparison. The second cycle is when the write is actually executed. Thus, the first cycle of a write is never stretched. Because WRT is active only during the first cycle of a write, it is used by the TCU to differentiate between the two cycles.
INULL and FNULL are signals asserted by the Integer Unit and Floating Point Unit, respectively, to nullify the current access. Assertion of either signal during the first cycle of a load or store will terminate an access. However, because INULL is always asserted in the second cycle of a store (to prevent assertion of MHOLD for the remainder of the write), it is ignored by the 7C325 once a write stretch has started.

## Power and Ground

VCC: power, connected to the +5 V power supply.
GND: ground.

## Inputs

CLK: clock input to TCU's internal logic.
OSC: input from the oscillator.
X0 - X3: count inputs, derived from CPU address; equal to the number of cycles the clock will be stretched. These inputs are sampled by the falling edge of the SCLOCK.

| $\mathbf{X}\{\mathbf{3} \ldots \mathbf{0}\}$ | Number of Cycles SCLOCK will be Stretched |
| :--- | :--- |
| 0000 | zero-no stretch |
| 0001 | one |
| 0010 | two |
| 0011 | three |
| 0100 | four |
| 0101 | five |
| 0110 | six |
| 0111 | seven |
| 1000 | eight |
| 1001 | nine |
| 1010 | ten |
| 1011 | eleven |
| 1100 | twelve |
| 1101 | thirteen |
| 1110 | fourteen |
| 1111 | countinuous until RDY |

## Pin Description

The following sections contain brief descriptions of the pin functions.

## Pin Configurations



## Pin Description (continued)

$\overline{\text { RESET. }}$ reset; restores the TCU to a known state; sampled by the falling edge of FCLOCK.
$\overline{\mathrm{RDY}}$ : ready, from peripheral device; this input is sampled by the fallingedge of FCLOCK. If thisinputissampledLOW the TCU will terminatea continuous stretch. (a watchdog timer time-out signal can be ORed into this input as well)

WRTL:earlywrite; this is the latchedversionof the processorsignal WRT. It is sampled by the TCU at the falling edge of SCLOCK.
RDL: read/write; this is the latched version of the processor signal RD. It is sampled by the TCU at the falling edge of SCLOCK. (1 = read, $0=$ write)

INULL: integer nullify from the processor. It is asserted by the IU to nullify its current access. If INULL is HIGH the TCU will end the current stretch.

FNULL: floating point nullify from the FPU. It is asserted by the FPU to nullify its current access. If FNULL is HIGH the TCU will end the current stretch.

## Outputs

FCLOCK: non-stretched clock signal.
NOTFCLOCK:invertedFCLOCK - fed back to the TCU CLKinput to eliminate skew.
SCLOCK1: system clock.
SCLOCK2: system clock. (repeated to provide extra load driving capability)

Selection Guide

|  | $\mathbf{7 C 3 2 5 - 4 0}$ | $\mathbf{7 C 3 2 5 - 3 3}$ | 7C325-25 |
| :--- | :---: | :---: | :---: |
| Frequency $(\mathrm{MHz})$ | 40 | 33 | 25 |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ | 190 | 190 | 90 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruser guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied
Power Applied . . . . . . . . . . . . . . . . . .
Supply Voltage to Ground Potential
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage $\qquad$ -0.5 V to +5.5 V

DC Input Current -30 mA to +5 mA Static Discharge Voltage $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 7C325-40, 33 |  | 7C325-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \end{aligned}$ |  | 0.5 |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[1]}$ | 2.0 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[1]}$ |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. | -250 | +50 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. | -100 | $+100$ | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[2]}$ | -30 | -90 | -30 | -90 | mA |
| $\mathrm{I}_{\text {CC }}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}, \\ & \text { Outputs Open } \end{aligned}$ |  | 190 |  | 90 | mA |

## Notes

[^41]2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## Capacitance

| Parameters | Description | Max. | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | 10 | pF |
| COUT | OutputCapacitance | 10 | pF |

## AC Test Loads and Waveforms



(b) figlab-4

figlab-5
(a)

| Speed | $\mathbf{C}_{\mathbf{L}}$ | Package |
| :--- | :--- | :--- |
| 40 MHz | 15 pF | DC, PC |
|  | 50 pF | JC |
|  | 15 pF | DC, PC |
|  | 50 pF | JC |
| 25 MHz | 50 pF | DC, PC, JC |

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT $\mathrm{O}-\underbrace{99 \Omega} \quad \mathrm{O} \quad 2.08 \mathrm{~V}=\mathrm{V}_{\text {THC }}$

Switching Characteristics Over the Operating Range

| Parameters | Description | 7C325-40 |  | 7C325-33 |  | 7C325-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| toc | OSC to FCLOCK, NOTFCLOCK, and SCLOCKs delay ${ }^{[3]}$ |  | 8 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {SS }}$ | Set-Up Time to SCLOCK Falling Edge | 4 |  | 5.5 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SF }}$ | Set-Up Time to FCLOCK Falling Edge | 4 |  | 5.5 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SKW }}$ | Skew Between Any Two Clock Outputs ${ }^{[4]}$ |  | 1 |  | 1 |  | 1 | ns |
| $\mathrm{t}_{\mathrm{CYC}}$ | Cycle Time | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {OSCH }}$ | OscillatorHIGH Time | $.45 \mathrm{t}_{\mathrm{CYC}}$ |  | $.45 \mathrm{t}_{\mathrm{CYC}}$ |  | $.45 \mathrm{t}_{\mathrm{CYC}}$ |  | ns |
| toscl | Oscillator LOW Time | $.45 \mathrm{t}_{\mathrm{CYC}}$ |  | $.45 \mathrm{t}_{\mathrm{CYC}}$ |  | $.45 \mathrm{t}_{\mathrm{CYC}}$ |  | ns |

## Notes

3. This specification is guaranteed for all device outputs changing state in a given cycle.
4. The capacitive loading at each clock output is with $10 \%$ of the other clock outputs. SEMICONDUCTOR

## Switching Waveforms

Read
(not shown - $\overline{R E S E T}, \overline{R D Y}$, WRTL, OSC, NOTFCLOCK, FNULL)
Read - Continuous Stretch


PRELIMINARY


## Note:

5. The first cycle of a write is not stretched.

SEMICONDUCTOR
Typical Application Configuration


Ordering Information

| $\mathbf{f}_{\text {MAX }}$ <br> $(\mathbf{M H z})$ | $\mathbf{I}_{\mathbf{C C}}$ <br> $(\mathbf{m A})$ | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: | :---: |
| 40 | 190 | CY7C325-40PC | P13 | Commercial |
|  |  | CY7C325-40DC | D14 |  |
|  |  | CY7C325-40JC | J64 |  |
| 33 | 190 | CY7C325-33PC | P13 | Commercial |
|  |  | CY7C325-33DC | D14 |  |
|  |  | CY7C325-33JC | J64 |  |
| 25 |  | CY7C325-25PC | P13 | Commercial |
|  |  | CY7C325-25DC | D14 |  |
|  |  | CY7C325-25JC | J64 |  |

[^42]
## Features

- Twelve I/O macrocells each having:
-registered, three-state I/O pins
- input register clock select multiplexer
-feed back multiplexer
- output enable (OE) multiplexer
- All twelve macrocell state registers can be hidden
- User-configurable state registersJK, RS, T, or D
- One input multiplexer per pair of $I / O$ macrocells allows I/O pin associated with a hidden macrocell state register to be saved for use as an input
- Four dedicated hidden registers
- Eleven dedicated, registered inputs
- Three separate clocks-two inputs, one output
- Common (pin 14-controlled) or product term-controlled output enable for each I/O pin
- 256 product terms- $\mathbf{3 2}$ per pair of macrocells, variable distribution
- Global, synchronous, product termcontrolled, state register set and re-set-inputs to product term are clocked by input clock
- 66-MHz operation
-3-ns input set-up and 12-ns clock to output
- 15-ns input register clock to state register clock
- Low power
$-130 \mathrm{~mA} \mathrm{I}_{\mathrm{CC}}$ CMOS Programmable Synchronous State Machine


## Logic Block Diagram



Selection Guide

|  |  | 7C330-66 | 7C330-50 | 7C330-40 | 7C330-33 | 7C330-28 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| MaximumOperating Frequency, <br> $\mathrm{f}_{\text {MAX }}(\mathrm{MHz})$ | Commercial | 66.6 | 50.0 |  | 33.3 |  |
|  | Military |  | 50.0 | 40.0 |  | 28.5 |
| Power Supply Current ICC1 (mA) | Commercial | 140 | 130 |  | 130 |  |
|  | Military |  | 160 | 150 |  | 150 |

## Pin Configuration



## Functional Description (continued)

Three separate clocks permit independent, synchronous state machinesto be synchronized to each other. The two input clocks, $\mathrm{C} 1, \mathrm{C} 2$, enable the state machine to sample input signals that may be generated by another system and that may be available on its bus for a short period of time.
Theuser-configurablestateregisterflip-flopsenable the designer to designate JK-, RS-,, T-, or D-type devices, so that the number of product terms required to implement the logic is minimized.
The major functional blocks of the CY7C330 are (1) the input registersand (input) clock multiplexers, (2) the EPROM (AND) cell array, (3) the twelve I/O macrocells and (4) the four hidden registers.

## Input Registers and Clock Multiplexers

There are a total of eleven dedicated input registers. Each input register consists of a D flip-flop and a clock multiplexer. The clock multiplexer is user-programmable to select either CK1 or CK2 as the clock for the flip-flop. CK2 and $\overline{\mathrm{OE}}$ can alternatively be used as inputs to the array. The twenty-two outputs of the registers (i.e., the Q and $\overline{\mathrm{Q}}$ outputs of the input registers) drive the array of EPROM cells.
An architecture configuration bit (C4) is reserved for each dedicated input register cell to allow selection of either input clock CK1 or CK2 as the input register clock for each dedicated input cell. If the CK2 clock is not needed, that input may also be used as a general-purpose array input. In this case the input register for this input can only be clocked by input clock CK1. Figure 4 illustrates the dedicated input cell composed of an input register, an


Figure 1. Dedicated Input Cell

Input Clock Multiplexer, and architecture configuration bit C4 which determines the input clock selected.

## I/O Macrocell

The logic diagram of CY7C330I/O macrocell is shown in Figure 5 There are a total of twelve identical macrocells.

## Each macrocell consists of:

- An Output State register that is clocked by the global state counter clock, CLK (Pin 1). The state register can be configured as a D, JK, RS, or T flip-flop (default is a D-type flip-flop). Polarity can be controlled in the D flip-flop implementation by use of the exclusive or function. Data is sampled on the LOW to HIGH clock transition. All of the state registers have a common reset and set which are controlled synchronously by Product Terms which are generated in the EPROM cell array.
- A Macrocell Input register that may be clocked by either the CK1 or CK2 input clock as programmed by the user with architectureconfiguration bit C2, which controls the I/OMacrocell Input Clock Multiplexer. The Macrocell Input registers are initialized upon power-up such that all of the $Q$ outputs are at logic LOW level and the $\bar{Q}$ outputs are at a logic HIGH level.
- An Output Enable Multiplexer (OE), which is user programmable using architecture configuration bit C 0 , can select either the common $\overline{\mathrm{OE}}$ signal from pin 14 or, for each cell individually, the signal from the output enable product term associated with each macrocell. The output enable input signal to the array product term is clocked through the input register by the selected input register clock, CK1 or CK2.
- An Input Feedback Multiplexer, which is user programmable, can select either the output of the state register or the output of the Macrocell Input register to be fed back into the array. This optionis programmed by architecture configuration bit C1. If the output of the Macrocell Input register is selected by the Feedback Multiplexer, the I/O pin becomes bidirectional.

Figure 2. Macrocell and Shared Input Multiplexer


## Functional Description (continued)

## Macrocell Input Multiplexer

Each pair of I/O macrocells share a Macrocell Input Multiplexer that selects the output of one or the other of the pair's inputregisters to be fed to the input array. This multiplexer is shown in Figure 2. The Macrocell Input Multiplexer allows the input pin of a macrocell,for which the state register has been hidden by feeding back its input to the input array to be preserved for use as an input pin. This is possible as long as the other macrocell of the pair is not needed as an input or does not require state register feedback. The input pin input register output that would normally be blockedby the hidden state register feedback can be routed to the array input path of the companion macrocell for use as array input.

## State Registers

By use of the exclusive OR gate, the state register may be configured as a JK-, RS-, or T-type register. The default is a D-type register. For the D-type register, the exclusive OR function can be used to select the polarity or the register output.
The set and reset of the state register are global synchronous signals. They are controlled by the logic of two global product terms, for which input signals are clocked through the input registers by either of the input clocks, CK1 or CK2.

## Hidden Registers

In addition to the twelve macrocells, which contain a total of twenty-four registers, there are four hidden registers whose outputs are not brought out to the device output pins. The Hidden State Register Macrocell is shown in Figure 6.
The four hidden registers are clocked by the same clock as the macrocellstate registers. All of the hidden register flip-flops have


Figure 3. Hidden State Register Macrocell
a common, synchronous set, S , as well as a common, synchronous reset, $R$, which override the data at the $D$ input. The $S$ and $R$ signals are product terms that are generated in the array and are the same signals used to preset and reset the state register flip-flops.

## Macrocell Product Term Distribution

Each pair of macrocells has a total of thirty-two product terms. Two product terms of each macrocell pair are used for the output enables (OEs) for the two output pins. Two product terms are also used as one input to each of the two exclusive OR gates in the macrocellpair. The number of product terms available to the designer is then $32-4=28$ for each macrocell pair. These product terms are divided between the macrocell state register flip-flops as show in Table 1.

Table 1. Product Term Distribution for Macrocell State Register Flip-Flops

| Macrocell | Pin Number | Product Terms |
| :---: | :---: | :---: |
| 0 | 28 | 9 |
| 1 | 27 | 19 |
| 2 | 26 | 11 |
| 3 | 25 | 17 |
| 4 | 24 | 13 |
| 5 | 23 | 15 |
| 6 | 20 | 15 |
| 7 | 19 | 13 |
| 8 | 18 | 17 |
| 9 | 17 | 11 |
| 10 | 16 | 19 |
| 11 | 15 | 9 |

## Hidden State Register Product Term Distribution

Each pair of hidden registers also has a total of 32 product terms. Two product terms are used as one input to each of the exclusive OR gates. However, because the register outputs do not go to any output pins, output enable product terms are not required. Therefore, 30 product terms are available to the designer for each pair of hidden registers. The product term distribution for the four hidden registers is shown in Table 2.

Table 2. Product Term Distribution for Hidden Registers

| Hidden Register Cell | Product Terms |
| :---: | :---: |
| 0 | 19 |
| 1 | 11 |
| 2 | 17 |
| 3 | 13 |

## Architecture Configuration Bits

The architecture configuration bits are used to program the multiplexers. The function of the architecture bits is outlined in Table 3.

Table 3. Architecture Configuration Bits

| Architecture <br> Configuration Bit |  | Number of Bits | Value | Function |
| :---: | :--- | :--- | :--- | :--- |
| C0 | Output Enable <br> Select MUX | 12 Bits, 1 per I/O Macrocell | 0-Virgin State | Output Enable Controlled by Product Term |
|  |  | 1-Programmed | Output Enable Controlled by Pin 14 |  |
| C1 | State Register <br> Feedback MUX | 12 Bits, 1 per I/O Macrocell | 0-Virgin State | State Register Output is Fed Back to Input Array |
|  |  | 1-Programmed | I/O Macrocell is Configured as an Input and Out- <br> put of Input Register is Fed to Array |  |
| C2 | I/O Macrocell <br> Input Register <br> Clock Select MUX | 12 Bits, 1 per I/O Macrocell | 0-Virgin State | CK1 Input Register Clock (Pin 2) is Connected to <br> I/O Macrocell Input Register Clock Input |
|  |  | 1-Programmed | CK2 Input Register Clock (Pin 3) is Connected to <br> I/O Macrocell Input Register Clock Input |  |
| C3 | I/O Macrocell Pair <br> Input Select MUX | 6 Bits, 1 per I/O Macrocell <br> Pair | 0-Virgin State | Selects Data from I/O Macrocell Input Register <br> of Macrocell A of Macrocell Pair |
|  |  | 1—Programmed | Selects Data from I/O Macrocell Input Register <br> of Macrocell B of Macrocell Pair |  |
| C4 | Dedicated Input <br> Register Clock <br> Select MUX | 11 Bits, 1 per Dedicated <br> Input Cell | 0-Virgin State | CK1 Input Register Clock (Pin 2) is Connected to <br> Dedicated Input Register Clock Input |
|  |  |  | CK2 Input Register Clock (Pin 3) is Connected to <br> Dedicated Input Register Clock Input |  |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots \ldots . . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 22 to Pins 8 and 21) ................... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\ldots \ldots . . . . . . . . . . . . . .$.
DC Input Voltage ........................ -3.0 V to +7.0 V
Output Current into Outputs (LOW) ................. 12 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015)

Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 13.0 V
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Note:
$1 \mathrm{~T}_{\mathrm{A}}$ is the "instant on" case temperature.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{\mathrm{M}}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}\left(\mathrm{Com}{ }^{\prime} \mathrm{l}\right), \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}(\mathrm{Mil}) \end{aligned}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}(\mathrm{Com}), \mathrm{I}_{\mathrm{OH}}=8 \mathrm{~mA}(\mathrm{Mil}) \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Logical HIGH Voltage for all Inputs ${ }^{[3]}$ |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Logical LOW Voltage for all Inputs ${ }^{[3]}$ |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CC }}=$ Max. |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CC }}$, |  | -40 | $+40$ | $\mu \mathrm{A}$ |
| $\mathrm{ISC}^{[4]}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[5]}$ |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\text {IN }}=\mathrm{GND} \\ & \text { Outputs Open } \end{aligned}$ | Commercial-66 |  | 140 | mA |
|  |  |  | Commercial - 33, -50 |  | 130 |  |
|  |  |  | Military - 50 |  | 160 |  |
|  |  |  | Military - 28, -40 |  | 150 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current at Frequency ${ }^{4,6]}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \text { Outputs Disabled } \\ & \text { (in High Z State), } \\ & \text { Device Operating at } \mathrm{f}_{\text {MAX }} \\ & \text { External (f } \mathrm{f}_{\text {MAX1 }} \text { ) } \end{aligned}$ | Commercial-66 |  | 180 | mA |
|  |  |  | Commercial - 33, -50 |  | 160 |  |
|  |  |  | Military -50 |  | 200 |  |
|  |  |  | Military - $28,-40$ |  | 180 |  |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$, |  | 10 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$, |  | 10 | pF |

Notes:
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
4. Tested initially and after any design or process changes that may affect these parameters.
5. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
6. Tested by periodic sampling of production product.

## AC Test Loads and Waveforms



AC Test Loads and Waveforms (continued)

| Parameter | $\mathbf{V}_{\mathbf{x}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| tPXZ(-) | 1.5V |  | ${ }^{\text {c330-10 }}$ |
| $\operatorname{tpxZ}_{(+)}$ | 2.6 V |  | c330-11 |
| $\operatorname{tPzX}_{(+)}$ | $\mathrm{V}_{\text {thc }}$ |  | c330-12 |
| $\mathrm{tPzx}_{(-)}$ | $\mathrm{V}_{\text {thc }}$ |  | ${ }^{\text {c330-13 }}$ |
| ${ }_{\text {t }}^{\text {CER }(-) ~}$ | 1.5 V |  | c330-14 |
| $\mathrm{t}_{\text {CER(+) }}$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow[\mathrm{o}]{0.5 \mathrm{~V} \downarrow} \mathrm{~h}$ | c330-15 |
| $\mathrm{t}_{\text {CEA }(+)}$ | $\mathrm{V}_{\text {thc }}$ |  | c330-16 |
| $\mathrm{t}_{\text {CEA }(-)}$ | $\mathrm{V}_{\text {thc }}$ |  | ${ }^{\text {c330-17 }}$ |

(c) Test Waveforms and Measurement Levels

Switching Characteristics Over the Operating Range ${ }^{[2,7]}$

| Parameters | Description | Commercial |  |  |  |  |  | Commercial |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -66 |  | -50 |  | -33 |  | -50 |  | -40 |  | -28 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {IS }}$ | Input or Feedback Set-Up Time to Input RegisterClock | 3 |  | 5 |  | 10 |  | 5 |  | 5 |  | 10 |  | ns |
| tos | Input Register Clock to Output Register Clock | 15 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Output Register Clock to Output Delay |  | 12 |  | 15 |  | 20 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Register Hold Time | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {CEA }}$ | Input Register Clock to Output Enable Delay |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {CER }}$ | Input Register Clock to Output Disable Delay ${ }^{[8]}$ |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| $t_{\text {PZX }}$ | Pin 14 Enable to Output Enable Delay |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 14 Disable to Output Disable Delay ${ }^{[8]}$ |  | 20 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 | ns |
| ${ }^{\text {twh }}$ | Input or Output Clock Width $\mathrm{HIGH}^{[4,6]}$ | 6 |  | 8 |  | 12 |  | 8 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Input or Output Clock Width LOW ${ }^{[4,6]}$ | 6 |  | 8 |  | 12 |  | 8 |  | 10 |  | 15 |  | ns |

Switching Characteristics Over the Operating Range ${ }^{[7,2]}$ (continued)

| Parameters | Description | Commercial |  |  |  |  |  | Commercial |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -66 |  | -50 |  | -33 |  | -50 |  | -40 |  | -28 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time fromSynchronous Clock Input ${ }^{99}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{IOH}}-\mathrm{t}_{\mathrm{IH}}$ | Output Data Stable Time This Device Minus I/P Reg Hold Time Same Device ${ }^{10]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{OH}}-\mathrm{t}_{\mathrm{IH}} \end{aligned}$ | Output Data Stable Time Minus I/P Reg Hold Time 7C330 and 7C332 Devices ${ }^{[11]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{P}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{ICO}}+\mathrm{t}_{\mathrm{IS}}$ ), Input and Output Clock Common | 15 |  | 20 |  | 30 |  | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | Maximum External OperatingFrequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{IS}}\right)\right)^{[12]}$ | 66.6 |  | 50.0 |  | 33.3 |  | 50.0 |  | 40.0 |  | 28.5 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Maximum Register Toggle Frequency $[6,13]$ | 83.3 |  | 62.5 |  | 41.6 |  | 62.5 |  | 50.0 |  | 33.3 |  | MHz |
| $\mathrm{f}_{\text {MAX3 }}$ | Maximum Internal OperatingFrequency ${ }^{[14]}$ | 74.0 |  | 57.0 |  | 37.0 |  | 57.0 |  | 45.0 |  | 30.0 |  | MHz |

Notes:
7. Part (a) of AC Test Loads is used for all parameters except tCEA, $t_{\text {CER }}, t_{P Z X}$, and $t_{P X Z}$, which use part (b).
8. This parameter is measured as the time after output register disable input that the previous output data state remains stable on the output. This delay is measure to the point at which a previous HIGH level has fallen to 0.5 V below $\mathrm{V}_{\mathrm{OH}} \mathrm{Min}$. or a previous LOW level has risen to 0.5 V above $\mathrm{V}_{\text {OL }}$ Max. Please see part (c) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels.
9. This parameter is measured as the time after output register clock input that the previous output data state remains stable on the output.
10. This difference parameter is designed to guarantee that any 7C330 output fed back to its own inputs externally or internally will satisfy the input register minimum input hold time. This parameter is guaranteed for a given individual device and is tested by a periodic sampling of production product.
11. This specification is intended to guarantee feeding of this signal to another 33X family input register cycled by the same clock with sufficient output data stable time to insure that the input hold time minimum of the following input register is satisfied. This parameter difference specification is guaranteed by periodic sampling of production product of 7C330 and 7C332. It is guaranteed to be met only for devices at the same ambient temperature and $V_{C C}$ supply voltage.
12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
13. This specification indicates the guaranteed maximum frequency at which an individual input or output register can be cycled.
14. This specification indicates the guaranteed maximum frequency at which a state machine configuration with only internal feedback can operate. This parameter is tested periodically on a sample basis.

## Switching Waveform



## CY7C330 Logic Diagram (Upper Half)



## CY7C330 Logic Diagram (Lower Half)



SEMICONDUCTOR

Ordering Information

| $\mathrm{I}_{\text {CC1 }}($ max $)$ | $\mathrm{f}_{\text {MAX }}(\mathrm{MHz})$ | Ordering Code | Package Type | Operating |
| :---: | :---: | :---: | :---: | :---: |
| 140 | 66.6 | CY7C330-66HC | H64 | Commercial |
|  |  | CY7C330-66JC | J64 |  |
|  |  | CY7C330-66PC | P21 |  |
|  |  | CY7C330-66WC | W22 |  |
| 160 | 50 | CY7C330-50DMB | D22 | Military |
|  |  | CY7C330-50HMB | H64 |  |
|  |  | CY7C330-50LMB | L64 |  |
|  |  | CY7C330-500MB | Q64 |  |
|  |  | CY7C330-50TMB | T74 |  |
|  |  | CY7C330-50WMB | W22 |  |
| 130 | 50 | CY7C330-50HC | H64 | Commercial |
|  |  | CY7C330-50JC | J64 |  |
|  |  | CY7C330-50PC | P21 |  |
|  |  | CY7C330-50WC | W22 |  |
| 150 | 40 | CY7C330-40DMB | D22 | Military |
|  |  | CY7C330-40HMB | H64 |  |
|  |  | CY7C330-40LMB | L64 |  |
|  |  | CY7C330-40QMB | Q64 |  |
|  |  | CY7C330-40TMB | T74 |  |
|  |  | CY7C330-40WMB | W22 |  |
| 130 | 33.3 | CY7C330-33HC | H64 | Commercial |
|  |  | CY7C330-33JC | J64 |  |
|  |  | CY7C330-33PC | P21 |  |
|  |  | CY7C330-33WC | W22 |  |
| 150 | 28.5 | CY7C330-28DMB | D22 | Military |
|  |  | CY7C330-28HMB | H64 |  |
|  |  | CY7C330-28LMB | L64 |  |
|  |  | CY7C330-28QMB | Q64 |  |
|  |  | CY7C330-28TMB | T74 |  |
|  |  | CY7C330-28WMB | W22 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\text {ISU }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {OSU }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {CEA }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PZX }}$ | $7,8,9,10,11$ |

Document \#: 38-00064-C

## CY7C331

## Features

- Twelve I/O macrocells each having:
- One state flip-flop with an XOR sum-of-products input
-One feedback flip-flop with input coming from the I/O pin
- Independent (product term) set, reset, and clock inputs on all registers
-Asynchronous bypass capability on all registers under product term control ( $\mathrm{r}=\mathrm{s}=1$ )
- Global or local output enable on three-state I/O
- Feedback from either register to the array
- 192 product terms with variable distribution to macrocells
- 13 inputs, 12 feedback I/O pins, plus 6 shared I/O macrocell feedbacks for a total of 31 true and complementary inputs
- High speed: 20 ns maximum tpd
- Security bit
- Space-saving 28-pin slim-line DIP package; also available in 28-pin PLCC
- Low power
-90 mA typical $\mathrm{I}_{\mathrm{CC}}$ quiescent
-180 mA ICC maximum
-UV-erasable and reprogrammable
-Programming and operation 100\% testable


## Functional Description

The CY7C331 is the most versatile PLD available for asynchronous designs. Central resources include twelve full D-type flip-flops with separate set, reset, and clock capability. For increased utility, XOR gates are provided at the D-inputs and the product term allocation per flipflop is variably distributed.

## I/O Resources

Pins 1 through 7 and 9 through 14 serve as array inputs; pin 14 may also be used as a global output enable for the I/O macrocell three-state outputs. Pins 15 through 20 and 23 through 28 are connected to I/O macrocells and may be managed as inputs or outputs depending on the configuration and the macrocell OE terms.

Logic Block Diagram


## Selection Guide

| Generic Part <br> Number | $\mathbf{I}_{\mathbf{C C 1}}$ (mA) |  | $\mathbf{t}_{\mathbf{P D}}$ (ns) |  | $\mathbf{t s}_{\mathbf{S}}(\mathbf{n s})$ |  | $\mathbf{t}_{\mathbf{C O}}$ (ns) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l | Mil | Com'l | Mil | Com'l | Mil | Com'l | Mil |
| CY7C331-20 | 130 |  | 20 |  | 12 |  | 20 |  |
| CY7C331-25 | 120 | 160 | 25 | 25 | 12 | 15 | 25 | 25 |
| CY7C331-30 |  | 150 |  | 30 |  | 15 |  | 30 |
| CY7C331-35 | 120 |  | 35 |  | 15 |  | 35 |  |
| CY7C331-40 |  | 150 |  | 40 |  | 20 |  | 40 |

## Pin Configuration

PLCC
Top View


## I/O Resources (continued)

It should be noted that there are two ground connections (pins 8 and 21) which, together with $V_{C C}$ (pin 22) are located centrally on the package. The reason for this placement and dual-ground structure is to minimize the ground-loop noise when the outputs are driving simultaneously into a heavy capacitive load.
The CY7C331 has twelve I/O macrocells (see Figure 1). Each macrocell has two D-type flip-flops. One is fed from the array, and one from the I/O pin. For each flip-flop there are three dedicated product terms driving the R, S, and clock inputs, respectively. Each macrocell has one input to the array and for each pair of macrocells there is one shared input to the array. The macrocell input to the array may be configured to come from the ' Q ' output of either flip-flop.
The D-type flip-flop that is fed from the array (i.e., the state flipflop) has a logical XOR function on its input that combines a single product term with a sum(OR) of a number of product terms. The single product term is used to set the polarity of the output or to implement toggling (by including the current output in the product term).
The $R$ and $S$ inputs to the flip-flops override the current setting of the ' $Q$ ' output. The $S$ input sets ' $Q$ ' true and the $R$ input resets


Figure 1. I/O Macrocell
' Q ' (sets it false). If both $R$ and $S$ are asserted (true) at once, then the output will follow the input (' Q ' = ' D ') ( (see Table 1).

Table 1. RS Truth Table

| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{Q}$ |
| :---: | :--- | :--- |
| 1 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | $\mathbf{D}$ |

## Shared Input Multiplexer

The input associated with each pair of macrocells may be configured by the shared input multiplexer to come from either macrocell; the ' $Q$ ' output of the flip-flop coming from the I/O pin is used as the input signal source (see Figure 2).

## Product Term Distribution

The product terms are distributed to the macrocells such that 32 product terms are distributed between two adjacent macrocells. The pairing of macrocells is the same as it is for the shared inputs. Eight of the product terms are used in each macrocell for set, reset, clock, output enable, and the upper part of the XOR gate. This leaves 16 product terms per pair of macrocells to be divided between the sum-of-products inputs to the two state registers. The following table shows the I/O pin pairing for shared inputs, and the product term (PT) allocation to macrocells associated with the I/O pins (see Table 2).

Table 2. Product Term Distribution

| Macrocell | Pin Number | Product Terms |
| :---: | :---: | :---: |
| 0 | 28 | 4 |
| 1 | 27 | 12 |
| 2 | 26 | 6 |
| 3 | 25 | 10 |
| 4 | 24 | 8 |
| 5 | 23 | 8 |
| 6 | 20 | 8 |
| 7 | 19 | 8 |
| 8 | 18 | 10 |
| 9 | 17 | 6 |
| 10 | 16 | 12 |
| 11 | 15 | 4 |



Figure 2. Shared Input Multiplexer

## I/O Resources (continued)

The CY7C331 is configured by three arrays of configuration bits (C0, C1, C2). For each macrocell, there is one C0 bit and one C1 bit. For each pair of macrocells there is one C 2 bit.
There are twelve C 0 bits, one for each macrocell. If C 0 is programmed for a macrocell, then the three-state enable (OE) will be controlled by pin 14 (the global OE). If C 0 is not programmed, then the OE product term for that macrocell will be used.
There are twelve C1 bits, one for each macrocell. The C1 bit selects inputs for the product term (PT) array from either the state register (if the bit is unprogrammed) or the input register (if the bit is programmed).
There are six C2 bits, providing one C2 bit for each pair of macrocells. The C2 bit controls the shared input multiplexer; if the C2 bit is not programmed, then the input to the product term array comes from the upper macrocell (A). If the C 2 bit is programmed, then the input comes from the lower macrocell (B).
The timing diagrams for the CY7C331 cover state register, input register, and various combinational delays. Since internal clocks are the outputs of product terms, all timing is from the transition of the inputs causing the clock transition.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots . . .$.
Ambient Temperature with
Power Applied ........................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential

DC Input Voltage ......................... -3.0 V to +7.0 V
Output Current into Outputs (LOW) ................. 12 mA
Static Discharge Voltage ............................ . $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-Up Current ................................. $>200 \mathrm{~mA}$
DC Programming Voltage . ............................. . 13.0 V

## Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {O }}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}(\mathrm{Com}), \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}(\mathrm{Mil}) \end{aligned}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OL}}=-12 \mathrm{~mA}\left(\mathrm{Com}{ }^{\prime}\right), \mathrm{I}_{\mathrm{OL}}=-8 \mathrm{~mA}(\mathrm{Mil}) \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed HIGH Input, all Inputs ${ }^{[3]}$ |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed LOW Input, all Inputs ${ }^{[3]}$ |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CC, }}, \mathrm{V}_{\text {CC }}=$ Max. |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CC }}=$ Max. |  | -40 | +40 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[5]}$ |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}, \\ & \text { Outputs Open } \end{aligned}$ | Com'1-20 |  | 130 | mA |
|  |  |  | Com'l -25, -35 |  | 120 |  |
|  |  |  | Mil -25 |  | 160 | mA |
|  |  |  | Mil - 30, -40 |  | 150 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current at Frequency ${ }^{[4,6]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Disabled (in High Z State) <br> Device Operating at $\mathrm{f}_{\text {MAX }}$ External (f MAX1) | Com'l |  | 180 | mA |
|  |  |  | Mil |  | 200 |  |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |

Notes:
NO TAG. ture.
$\mathrm{T}_{\mathrm{A}}$ is the "instant on" case tempera-
3. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
4. Tested initially and after any design or process changes that may affect these parameters.
5. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V been chosen to avoid test problems caused by tester ground degradation.
6. Because these input signals are controlled by product terms, active input polarity may be of either polarity. Internal active input polarity has been shown for clarity.

## AC Test Loads and Waveforms

R1 $313 \Omega$ ( $470 \Omega \mathrm{Mil}$ )

(a) $\quad$ (b) $\mathrm{C}_{3} 1-5$


C331-6

Equivalent to: THÉVENIN EQUIVALENT (Commercial)


C331-7
Equivalent to: THÉVENIN EQUIVALENT (Military)


| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| tPXZ(-) | 1.5 V |  | $\mathrm{V}_{\mathrm{X}} \quad$ c331-9 |
| $\mathrm{t}_{\text {PXZ }}(+)$ | 2.6 V |  | $\mathrm{V}_{\mathrm{X}} \quad$ C331-10 |
| ${ }_{\text {tPZX }}(+)$ | $\mathrm{V}_{\text {thc }}$ |  | $\mathrm{VOH}_{\text {C331-11 }}$ |
| $\operatorname{tPZX}^{(-)}$ | $\mathrm{V}_{\text {thc }}$ |  | $\mathrm{V}_{\mathrm{OL}} \quad$ c331-12 |
| $\mathrm{t}_{\mathrm{ER}(-)}$ | 1.5 V |  | $\mathrm{V}_{\mathrm{X}} \quad$ c331-13 |
| $\mathrm{t}_{\mathrm{ER}(+)}$ | 2.6 V |  | $\mathrm{V}_{\mathrm{X}} \quad$ C331-14 |
| $\mathrm{t}_{\mathrm{EA}(+)}$ | $\mathrm{V}_{\text {thc }}$ |  | $\mathrm{VOH}^{\text {C331-15 }}$ |
| $\mathrm{t}_{\mathrm{EA}(-)}$ | $\mathrm{V}_{\text {the }}$ |  | $\mathrm{V}_{\text {OL }} \quad$ C331-16 |

(c) Test Waveforms and Measurement Levels

Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Commercial |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{PD}}$ | Input to Output PropagationDelay ${ }^{[7]}$ |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {ICO }}$ | Input Register Clock to Output Delay ${ }^{[8]}$ |  | 35 |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{IOH}}$ | Output Data Stable Time from Input Clock ${ }^{[8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input or Feedback Set-Up Time to Input Register Clock ${ }^{[8]}$ | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Register Hold Time from Input Clock ${ }^{[8]}$ | 11 |  | 13 |  | 15 |  | ns |

CYPRESS
Switching Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | Commercial |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {IAR }}$ | Input to Input Register Asynchronous Reset Delay ${ }^{[8]}$ |  | 35 |  | 40 |  | 55 | ns |
| tiRW | Input Register Reset Width ${ }^{[4,8]}$ | 35 |  | 40 |  | 55 |  | ns |
| tirR | Input Register Reset Recovery Time ${ }^{[4,8]}$ | 35 |  | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\text {IAS }}$ | Input to Input Register Asynchronous Set Delay ${ }^{[8]}$ |  | 35 |  | 40 |  | 55 | ns |
| $\mathrm{t}_{\text {ISW }}$ | Input Register Set Width ${ }^{[4,8]}$ | 35 |  | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\text {ISR }}$ | Input Register Set Recovery Time ${ }^{[4,8]}$ | 35 |  | 40 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | Input and Output Clock Width HIGH ${ }^{[8,9,10]}$ | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Input and Output Clock Width LOW ${ }^{[8,9,10]}$ | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | Maximum Frequency with Feedback in Input Registered $\operatorname{Mode}\left(1 /\left(\mathrm{t}_{\mathrm{ICO}}+\mathrm{t}_{\mathrm{IS}}\right)\right)^{[11]}$ | 27.0 |  | 23.8 |  | 17.5 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Maximum Frequency Data Path in Input RegisteredMode (Lowest of $1 / \mathrm{t}_{\mathrm{ICO}}, 1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)$, or $1 /\left(\mathrm{t}_{\mathrm{IS}}+\mathrm{t}_{\mathrm{IH}}\right)^{[8]}$ | 28.5 |  | 25.0 |  | 18.1 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{IOH}}- \\ & \mathrm{t}_{\mathrm{IH}} 33 \mathrm{X} \\ & \hline \end{aligned}$ | Output Data Stable from Input Clock Minus Input Register Input Hold Time for 7C330 and 7C332 ${ }^{[12,13]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Output Register Clock to Output Delay ${ }^{[9]}$ |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time from Output Clock ${ }^{[9]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {S }}$ | Output Register Input Set-Up Time to Output Clock ${ }^{[9]}$ | 12 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Output Register Input Hold Time from Output Clock ${ }^{[9]}$ | 8 |  | 8 |  | 10 |  | ns |
| toAR | Input to Output Register Asynchronous Reset Delay ${ }^{[9]}$ |  | 20 |  | 25 |  | 35 | ns |
| $t_{\text {ORW }}$ | Output Register Reset Width ${ }^{[9]}$ | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {ORR }}$ | Output Register Reset Recovery Time ${ }^{[9]}$ | 20 |  | 25 |  | 35 |  | ns |
| toAS | Input to Output Register Asynchronous Set Delay ${ }^{[9]}$ |  | 20 |  | 25 |  | 35 | ns |
| tosw | Output Register Set Width ${ }^{[9]}$ | 20 |  | 25 |  | 35 |  | ns |
| tosR | Output Register Set Recovery Time ${ }^{[9]}$ | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable Delay ${ }^{[14,15]}$ |  | 25 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[14,15]}$ |  | 25 |  | 25 |  | 35 | ns |
| tPZX | Pin 14 to Output Enable Delay ${ }^{[14,15]}$ |  | 20 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 14 to Output Disable Delay ${ }^{[14,15]}$ |  | 20 |  | 20 |  | 30 | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency with Feedback in Output Registered $\operatorname{Mode}\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[16,17]}$ | 31.2 |  | 27.0 |  | 20.0 |  | MHz |
| $\mathrm{f}_{\text {MAX } 4}$ | Maximum Frequency Data Path in Output RegisteredMode (Lowest of $1 / \mathrm{t}_{\mathrm{CO}}, 1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)$, or $\left.1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{H}}\right)\right)^{[9]}$ | 41.6 |  | 33.3 |  | 25.0 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{t}_{\mathrm{IH}}} 33 \mathrm{X} \end{aligned}$ | Output Data Stable from Output Clock Minus Input Register Input Hold Time for 7C330 and 7C332 ${ }^{[13,18]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{f}_{\text {MAX } 5}$ | Maximum Frequency PipelinedMode ${ }^{[10,17]}$ | 35.0 |  | 30.0 |  | 22.0 |  | MHz |

Notes:
7. Refer to Figure 3, configuration 1.
8. Refer to Figure 3, configuration 2.
9. Refer to Figure 3, configuration 3.
10. Refer to Figure 3, configuration 6.
11. Refer to Figure 4, configuration 7.
12. Refer to Figure 5, configuration 9.
13. This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C331. This specificationis met for the devices noted operating at the same ambient temperature and at the same power supplyvoltage. These parameters are tested periodically by sampling of production product.
14. Part (a) of AC Test Loads and Waveforms used for all parameters ex-
 the test waveforms and measurement levels.
15. Refer to Figure 3, configuration 4.
16. Refer to Figure 4, configuration 8.
17. Thisspecification is intended toguarantee that a state machine configuration created with internal or external feedback can be operated with output register and input register clocks controlled by the same source. These parameters are tested by periodic sampling of production product.
18. Refer to Figure 5, configuration 10.

Switching Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -25 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{PD}}$ | Input to Output PropagationDelay ${ }^{[7]}$ |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {ICO }}$ | Input Register Clock to Output Delay ${ }^{[4,8]}$ |  | 45 |  | 50 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{IOH}}$ | Output Data Stable Time from Input Clock ${ }^{[4,8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input or Feedback Set-Up Time to Input RegisterClock ${ }^{[8]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Register Hold Time from Input Clock ${ }^{[4,8]}$ | 13 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {IAR }}$ | Input to Input Register Asynchronous Reset Delay ${ }^{[4, ~ 8]}$ |  | 45 |  | 50 |  | 65 | ns |
| tiRW | Input Register Reset Width ${ }^{[8]}$ | 45 |  | 50 |  | 65 |  | ns |
| $\mathrm{t}_{\text {IRR }}$ | Input Register Reset Recovery Time ${ }^{[8]}$ | 45 |  | 50 |  | 65 |  | ns |
| $\mathrm{t}_{\text {IAS }}$ | Input to Input Register Asynchronous Set Delay ${ }^{[8]}$ |  | 45 |  | 50 |  | 65 | ns |
| $\mathrm{t}_{\text {ISW }}$ | Input Register Set Width ${ }^{[8]}$ | 45 |  | 50 |  | 65 |  | ns |
| $\mathrm{t}_{\text {ISR }}$ | Input Register Set Recovery Time ${ }^{[8]}$ | 45 |  | 50 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | Input and Output Clock Width High ${ }^{[8, ~ 9, ~ 10] ~}$ | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Input and Output Clock Width Low ${ }^{[8,9,10]}$ | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | Maximum frequency with Feedback in Input Registered $\operatorname{Mode}\left(1 /\left(\mathrm{t}_{\text {ICO }}+\mathrm{t}_{\text {IS }}\right)\right)^{[11]}$ | 20.0 |  | 18.1 |  | 14.2 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Maximum frequency Data Path in Input RegisteredMode (Lowest of $1 / \mathrm{t}_{\mathrm{ICO}}, 1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right.$ ), or $1 /\left(\mathrm{t}_{\mathrm{IS}}+\mathrm{t}_{\mathrm{IH}}\right)^{[8]}$ | 22.2 |  | 20.0 |  | 15.3 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{IOH}} \\ & \mathrm{t}_{\mathrm{IH}} 33 \mathrm{X} \end{aligned}$ | Output Data Stable from Input Clock Minus Input Register Input Hold Time for 7C330 and 7C332 ${ }^{[12,13]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Output Register Clock to Output Delay ${ }^{[9]}$ |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time from Output Clock ${ }^{[9]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{ts}_{\text {S }}$ | Output Register Input Set-Up Time to Output Clock ${ }^{[9]}$ | 15 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Output Register Input Hold Time from Output Clock ${ }^{[9]}$ | 10 |  | 10 |  | 12 |  | ns |
| toAR | Input to Output Register Asynchronous Reset Delay ${ }^{[9]}$ |  | 25 |  | 30 |  | 40 | ns |
| torw | Output Register Reset Width ${ }^{[9]}$ | 25 |  | 30 |  | 40 |  | ns |
| torr | Output Register Reset Recovery Time ${ }^{[9]}$ | 25 |  | 30 |  | 40 |  | ns |
| toAs | Input to Output Register Asynchronous Set Delay ${ }^{[9]}$ |  | 25 |  | 30 |  | 40 | ns |
| tosw | Output Register Set Width ${ }^{[9]}$ | 25 |  | 30 |  | 40 |  | ns |
| tosR | Output Register Set Recovery Time ${ }^{[9]}$ | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay ${ }^{[14,15]}$ |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable Delay ${ }^{[14,15]}$ |  | 25 |  | 30 |  | 40 | ns |
| tpZX | Pin 14 to Output Enable Delay ${ }^{[14, ~ 15]}$ |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 14 to Output Disable Delay ${ }^{[14,15]}$ |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency with Feedback in Output Registered Mode $) 1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)^{[16,17]}$ | 25.0 |  | 22.2 |  | 16.6 |  | MHz |
| $\mathrm{f}_{\text {MAX4 }}$ | Maximum Frequency Data Path in Output RegisteredMode (Lowest of $1 / \mathrm{t}_{\mathrm{CO}}, 1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)$, or $1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{H}}\right)^{[9]}$ | 33.3 |  | 25.0 |  | 20.0 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{OH}}{ }_{\mathrm{t}_{\mathrm{IH}} 33 \mathrm{X}} \end{aligned}$ | Output Data Stable from Output Clock Minus Input Register Input Hold Time for 7C330 and 7C332 ${ }^{[13,18]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{f}_{\text {MAX } 5}$ | Maximum Frequency PipelinedMode ${ }^{[10,17]}$ | 28.0 |  | 23.5 |  | 18.5 |  | MHz |

SEMICONDUCTOR

## Switching Waveforms




## Notes:

19. Output register is set in Transparent mode. Output register set and reset inputs are in a HIGH state.
20. Dedicated input or input register set in Transparent mode. Input register set and reset inputs are in a HIGH state.
21. CombinatorialMode. Reset and set inputs of the input and output registers should remain in a HIGH state at least until the output responds at $t_{\text {PD }}$. When returning set and reset inputs to a LOW state, one of these signals should go LOW a minimum of tosR (set input) or torR (reset input) prior to the other. This guarantees predictable register states upon exit from Combinatorial mode.
22. When entering the Combinatorial mode, input and output register set and reset inputs must be stable in a HIGH state a minimum of tISR or $t_{\text {IRR }}$ and $t_{O S R}$ or $t_{O R R}$ respectively prior to application of logic input signals.
23. When returning to the input and/or output Registered mode, register set and reset inputs must be stable in a LOW state a minimum of $t_{\text {ISR }}$ or $t_{\text {IRR }}$ and toSR or torR respectively prior to the application of the register clock input.
24. Refer to Figure 3, configuration 5.

## ——_

CONFIGURATION 1


Figure 3. Timing Configurations

CONFIGURATION 7


CONFIGURATION 8

CONFIGURATION 9


Figure 4


Figure 5

## CY7C331 Logic Diagram (Upper Half)



SEMICONDUCTOR
CY7C331 Logic Diagram (Lower Half)


Ordering Information

| $\mathrm{I}_{\mathrm{CC1} 1}(\mathrm{~mA})$ | $\mathrm{t}_{\text {PD }}(\mathrm{ns})$ | $\mathrm{t}_{\mathrm{S}}(\mathrm{ns})$ | $\mathrm{t}_{\mathbf{C O}}(\mathrm{ns})$ | Ordering Code | $\begin{aligned} & \text { Package } \\ & \text { Type } \end{aligned}$ | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 130 | 20 | 12 | 20 | CY7C331-20HC | H64 | Commercial |
|  |  |  |  | CY7C331-20JC | J64 |  |
|  |  |  |  | CY7C331-20PC | P21 |  |
|  |  |  |  | CY7C331-20WC | W22 |  |
| 160 | 25 | 15 | 25 | CY7C331-25DMB | D22 | Military |
|  |  |  |  | CY7C331-25HMB | H64 |  |
|  |  |  |  | CY7C331-25LMB | L64 |  |
|  |  |  |  | CY7C331-25QMB | Q64 |  |
|  |  |  |  | CY7C331-25TMB | 774 |  |
|  |  |  |  | CY7C331-25WMB | W22 |  |
| 120 | 25 | 12 | 25 | CY7C331-25HC | H64 | Commercial |
|  |  |  |  | CY7C331-25JC | J64 |  |
|  |  |  |  | CY7C331-25PC | P21 |  |
|  |  |  |  | CY7C331-25WC | W22 |  |
| 150 | 30 | 15 | 30 | CY7C331-30DMB | D22 | Military |
|  |  |  |  | CY7C331-30HMB | H64 |  |
|  |  |  |  | CY7C331-30LMB | L64 |  |
|  |  |  |  | CY7C331-300MB | Q64 |  |
|  |  |  |  | CY7C331-30TMB | T74 |  |
|  |  |  |  | CY7C331-30WMB | W22 |  |
| 120 | 35 | 15 | 35 | CY7C331-35HC | H64 | Commercial |
|  |  |  |  | CY7C331-35JC | J64 |  |
|  |  |  |  | CY7C331-35PC | P21 |  |
|  |  |  |  | CY7C331-35WC | W22 |  |
| 150 | 40 | 20 | 40 | CY7C331-40DMB | D22 | Military |
|  |  |  |  | CY7C331-40HMB | H64 |  |
|  |  |  |  | CY7C331-40LMB | L64 |  |
|  |  |  |  | CY7C331-40QMB | Q64 |  |
|  |  |  |  | CY7C331-40TMB | T74 |  |
|  |  |  |  | CY7C331-40WMB | W22 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IAR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IAS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PXZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ER}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{EA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |

Document \#: 38-00066-C


- 13 input macrocells, each having:
- Complementary input
- Register, latch, or transparent access
- Two clock sources
- 15 ns tpD max.
- Low power
- $\mathbf{1 2 0} \mathbf{m A}$ typical $I_{\mathbf{C C}}$ quiescent
- 180 mA max.
—Power-saving "Miser Bit" feature
- Security fuse
- 28-pin slim-line package; also available in 28-pin PLCC
- UV-erasable and reprogrammable
- Programming and operation $100 \%$ testable


## Logic Block Diagram



## Selection Guide

| Generic Part Number | $\mathbf{I}_{\mathbf{C C 1}}(\mathbf{m A})$ |  | $\mathbf{t}_{\mathbf{I C O}} / \mathbf{t}_{\mathbf{P D}}(\mathbf{n s})$ |  | $\mathbf{t}_{\mathbf{I S}}$ (ns) |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Commercial | Military | Commercial | Military | Commercial | Military |
| 7 C332-15 | 130 |  | $18 / 15$ |  | 3 |  |
| 7 C332-20 | 120 | 160 | 20 | $23 / 20$ | 3 | 4 |
| 7 C332-25 | 120 | 150 | 25 | 25 | 3 | 4 |
| 7 C332-30 |  | 150 |  | 30 |  | 4 |

## Pin Configuration



I/O Resources (continued)


Figure 1. CK1 and CK2
Pins 15 through 20 and 23 through 28 are connected to I/O macrocells and may be combinatorial outputs as well as registered or direct inputs.

## Input Macrocell



| C3 | C2 | C1 | C0 | Input Register Option |
| :---: | :---: | :---: | :---: | :--- |
| X | X | 0 | 0 | Combinatorial |
| X | X | 0 | 1 | Illegal |
| 0 | 0 | 1 | 1 | Registered, CLK1, Rising Edge |
| 0 | 1 | 1 | 1 | Registered, CLK2, Rising Edge |
| 1 | 0 | 1 | 1 | Registered, CLK1, Falling Edge |
| 1 | 1 | 1 | 1 | Registered, CLK2, Falling Edge |
| 0 | 0 | 1 | 0 | Latched, CLK1, LOW Transparent |
| 0 | 1 | 1 | 0 | Latched, CLK2, LOW Transparent |
| 1 | 0 | 1 | 0 | Latched, CLK1, HIGH Transparent |
| 1 | 1 | 1 | 0 | Latched, CLK2, HIGH Transparent |

There are 13 input macrocells, corresponding to pins 1 through 7 and 9 through 14. Each macrocell has a clock that is selected to come from either pin 1 or pin 2 by configuration bit C 2 . Pins 1 and 2 are clocks as well as normal inputs. There is no C 2 configuration bit for either of these two input macrocells. Macrocells connected to pins 1 and 2 do not have a clock choice, but each has a clock coming from the other pin.
Each input macrocell can be configured as a register, latch, or simple buffer (transparent path) to the product term array. For a register the configuration bit, C 0 , is 1 (programmed) and C 1 is 1 . For a latch, C 0 is 0 and C 1 is 1 . If both C 0 and C 1 are 0 (unprogrammed), then the macrocell is completely transparent.
Configurationbit C3 determines the clock edge on which the register is triggered or the polarity for which the latch is asserted. This clock polarity can be programmed independently for each input register. These confirmation options are available on all inputs, including those in the I/O macrocell.
If C 3 is 0 (unprogrammed), the clock will be rising-edge triggered (register mode) or HIGH asserted (latch mode). If C3 is 1 (programmed), the clock will be falling-edge triggered (register mode) or LOW asserted (latch mode).

## I/O Macrocell

There are $12 \mathrm{I} / \mathrm{O}$ macrocells corresponding to pins 15 through 20 and 23 through 28 . Each macrocell has a three-state output control and XOR product term to dynamically control polarity, and a configurable feedback path.
For each I/O macrocell, the three-state control for the output may be configured two ways. If the configuration bit, C 4 , is a 1 (programmed), then the global OE signal is selected. Otherwise, the OE product term is used.
For each I/O macrocell, the input/feedback path may be configuredas a register, latch, or shunt. There are two configurationbits per I/O macrocell that configure the feedback path. These are programmedin the same way as for the input macrocells.
For each I/O macrocell, the input register clock (or Latch Enable) that is used for the input/feedback path may be selected as pin 1 (select bit, C2, not programmed) or pin 2 (select bit, C2, programmed).

## Array Allocation to Output Macrocell

The number of product terms in each output macrocell sum is position dependent. Table 1 summarizes the allocation.

Table 1. Product Term Allocation in Output Macrocell

| Macrocell | Pin Number | Product Terms |
| :---: | :---: | :---: |
| 0 | 28 | 9 |
| 1 | 27 | 19 |
| 2 | 26 | 11 |
| 3 | 25 | 17 |
| 4 | 24 | 13 |
| 5 | 23 | 15 |
| 6 | 20 | 15 |
| 7 | 19 | 13 |
| 8 | 18 | 17 |
| 9 | 17 | 11 |
| 10 | 16 | 19 |
| 11 | 15 | 9 |

Figure 2. Input Macrocell


Figure 3. Input Macrocell

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential


Output Current into Outputs (LOW) ................... 12 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
DCProgrammingVoltage . . . . . . . . . . . . . . . . . . . . . . . . . 13.0V
Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range


Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
[^43]
## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |

Note:
6. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT (Commercial)


Equivalent to: THÉVENIN EQUIVALENT (Military)
 C332-9

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PXZ }}(-)$ | 1.5 V |  | C332-10 |
| $\mathrm{t}_{\text {PXZ }}(+)$ | 2.6 V |  | C332-11 |
| ${ }_{\text {tPZX }}(+)$ | $\mathrm{V}_{\text {thc }}$ |  | С332-12 |
| $t_{\text {PZX }}(-)$ | $\mathrm{V}_{\text {thc }}$ |  | С332-13 |
| $\mathrm{t}_{\mathrm{ER}(-)}$ | 1.5 V |  | C332-14 |
| $\mathrm{t}_{\mathrm{ER}(+)}$ | 2.6 V |  | C332-15 |
| $t_{\text {EA(+) }}$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V} \downarrow}$ | C332-16 |
| $t_{\text {EA }(-)}$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{v}_{\mathrm{X}} \xrightarrow{\frac{\downarrow}{0.5 \mathrm{~V}^{4}}}$ | С332-17 |

(c) Test Waveforms and Measurement Levels

Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Commercial |  |  |  |  |  | Commercial |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-15{ }^{[7]}$ |  | -20 |  | -25 |  | $-20^{[7]}$ |  | -25 |  | -30 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output PropagationDelay ${ }^{[8]}$ |  | 15 |  | 20 |  | 25 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {ICO }}$ | Input Register Clock to Output Delay ${ }^{[6]}$ |  | 18 |  | 20 |  | 25 |  | 23 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {IS }}$ | Input or Feedback Set-Up Time to Input Register Clock ${ }^{[6]}$ | 3 |  | 3 |  | 3 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Register Hold Time ${ }^{[6]}$ | 3 |  | 3 |  | 3 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay ${ }^{[9,10]}$ |  | 20 |  | 20 |  | 25 |  | 25 |  | 25 |  | 30 | ns |
| ter | Input to Output Disable Delay ${ }^{9}$, 10] |  | 20 |  | 20 |  | 25 |  | 25 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {PZX }}$ | Pin 14 Enable to Output Enable Delay ${ }^{[9,11]}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 14 Disable to Output Disable Delay ${ }^{[9,11]}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 | ns |
| ${ }^{\text {twh }}$ | Input Clock Width $\operatorname{High}^{[4,6]}$ | 9 |  | 10 |  | 10 |  | 10 |  | 10 |  | 12 |  | ns |
| ${ }^{\text {twL }}$ | Input Clock Width Low ${ }^{[4, ~ 6]}$ | 9 |  | 10 |  | 10 |  | 10 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{IOH}}$ | Output Data Stable Time from Input Register Clock Input ${ }^{[6,7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{IOH}}-\mathrm{t}_{\mathrm{IH}}$ | Output Data Stable Time This Device Minus I/P Reg Hold Time SameDevice ${ }^{[7,12,13]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\begin{gathered} \mathrm{t}_{\mathrm{IHH}}- \\ \mathrm{t}_{\mathrm{IH}} 33 \mathrm{x} \end{gathered}$ | Output Data Stable Time Minus I/P Reg Hold Time 7C330 and 7C332Device ${ }^{[7,14]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PE }}$ | $\begin{aligned} & \text { External Clock Period } \\ & \left(\mathrm{t}_{\mathrm{ICO}}+\mathrm{t}_{\mathrm{IS}}\right)^{[6]} \end{aligned}$ | 21 |  | 23 |  | 28 |  | 27 |  | 29 |  | 34 |  | ns |
| $\mathrm{f}_{\mathrm{MAX} 1}$ | Maximum External Operating Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{ICO}}+\mathrm{t}_{\mathrm{IS}}\right)\right)^{[6]}$ | 47.6 |  | 43.4 |  | 35.7 |  | 37 |  | 34.4 |  | 29.4 |  | MHz |
| $\mathrm{f}_{\text {MAX }}$ | MaximumFrequency Data Path ${ }^{[6]}$ | 55.5 |  | 50.0 |  | 40.0 |  | 50.0 |  | 40.0 |  | 33.3 |  | MHz |

Notes:
7. Preliminaryspecifications.
8. Refer to Figure 3 configuration 1.
9. Part (a) of AC Test Loads and Waveforms is used for all parameters except $t_{E A}, t_{E R}$, tPZX , and $\mathrm{t}_{\text {PXZ }}$, which use part (b). Part (c) shows test waveform and measurement reference levels.
10. Refer to Figure 4 configuration 3.
11. Refer to Figure 4 configuration 4.
12. Refer to Figure 4 configuration 5.
13. This specification is intended to guarantee that configuration 5 of Figure 4 with input registered feedback can be operated with all input register clocks controlled by the same source. These parameters are tested by periodic sampling of production product.
14. This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C332. This specificationis met for the devices noted operating at the same ambient temperature and at the same power supplyvoltage. These parameters are tested periodically by sampling of production product.

SEMICONDUCTOR



C332-18

Figure 4. Timing Configurations
Switching Waveforms


## Notes:

15. Because OE can be controlled by the $\overline{\mathrm{OE}}$ product term, input signal polarity for control of OE can be of either polarity. Internally the product term $\overline{\mathrm{OE}}$ signal is active HIGH.
16. Since the input register clock polarity is programmable, the input clock may be rising- or falling-edge triggered.

CYPRESS

CY7C332 Logic Diagram (Upper Half)


CY7C332 Logic Diagram (Lower Half)


Ordering Information

| $\mathrm{I}_{\mathbf{C C 1}}(\max )$ | $\mathbf{t}_{\mathbf{I C O}} / \mathbf{t}_{\text {PD }}(\mathbf{n s})$ | $\mathrm{tIS}_{\text {( }}(\mathrm{ns})$ | $\mathrm{t}_{\mathbf{I H}}(\mathrm{ns})$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 120 | 18/15 | 3 | 3 | CY7C332-15HC | H64 | Commercial |
|  |  |  |  | CY7C332-15JC | J64 |  |
|  |  |  |  | CY7C332-15PC | P21 |  |
|  |  |  |  | CY7C332-15WC | W22 |  |
| 120 | 20 | 3 | 3 | CY7C332-20HC | H64 | Commercial |
|  |  |  |  | CY7C332-20JC | J64 |  |
|  |  |  |  | CY7C332-20PC | P21 |  |
|  |  |  |  | CY7C332-20WC | W22 |  |
| 160 | 23/20 | 4 | 4 | CY7C332-20DMB | D22 | Military |
|  |  |  |  | CY7C332-20HMB | H64 |  |
|  |  |  |  | CY7C332-20LMB | L64 |  |
|  |  |  |  | CY7C332-20QMB | Q64 |  |
|  |  |  |  | CY7C332-20TMB | T74 |  |
|  |  |  |  | CY7C332-20WMB | W22 |  |
| 120 | 25 | 3 | 3 | CY7C332-25HC | H64 | Commercial |
|  |  |  |  | CY7C332-25JC | J64 |  |
|  |  |  |  | CY7C332-25PC | P21 |  |
|  |  |  |  | CY7C332-25WC | W22 |  |
| 150 | 25 | 4 | 4 | CY7C332-25DMB | D22 | Military |
|  |  |  |  | CY7C332-25HMB | H64 |  |
|  |  |  |  | CY7C332-25LMB | L64 |  |
|  |  |  |  | CY7C332-25QMB | Q64 |  |
|  |  |  |  | CY7C332-25TMB | T74 |  |
|  |  |  |  | CY7C332-25WMB | W22 |  |
| 150 | 30 | 4 | 4 | CY7C332-30DMB | D22 | Military |
|  |  |  |  | CY7C332-30HMB | H64 |  |
|  |  |  |  | CY7C332-30LMB | L64 |  |
|  |  |  |  | CY7C332-30QMB | Q64 |  |
|  |  |  |  | CY7C332-30TMB | T74 |  |
|  |  |  |  | CY7C332-30WMB | W22 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ICO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PXZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ER}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{EA}}$ | $7,8,9,10,11$ |

Document \#: 38-00067-C

PRELIMINARY
CY7B333

# General-Purpose Synchronous BiCMOS PLD 

## Features

- 16 I/O macrocells, each having:
- Choice of combinatorial or registered output
- Registers programmable to T-type or D-type
-Emulation of RS and JK flip-flop
- Independent (product term) output enable
-Synchronous clock input and product term controlled asynchronous reset product term for each bank of 8 macrocells
- Programmable output polarity control
- Up to 8 macrocell registers may be buried while preserving the use of the associated pins as inputs and without using additional product terms
-8 product terms per output
- 146 product terms total
- 2 clock inputs that can also be logic inputs
- High performance
- 10 ns maximum propagation delay
- High noise immunity
- Advanced BiCMOS technology
- Available in $\mathbf{2 8}$-pin, $\mathbf{3 0 0}$-mil PDIP, cerDIP, PLCC, and LCC packages
- Programmable security bit


## Functional Description

The CY7B333 is a 28 -pin, general-purpose, high-performance PLD with seven dedicated inputs, two clock inputs, and sixteen I/O macrocells (two banks of eight I/O macrocells). These are connected to a logic array of 146 product terms and 50 input terms. The CY7C333 has one $\mathrm{V}_{\mathrm{CC}}$ and two $V_{S S}$ pins located at pins 22, 21, and 8, respectively for improved noise immunity.
The CY7B333 uses an 8 -wide sum of product terms distribution scheme. Each one of the 16 I/O macrocells has as its input an 8 -wide sum of product terms. There are two asychronous reset product terms (one product term per bank of eight I/O macrocells).
CLK1 provides the synchronous clock input for one bank of macrocells, and CLK2 provides the synchronous clock input for
the other bank of macrocells. If no synchronous clock inputs are needed, the CLK1 and CLK2 inputs can function as standard logic inputs. Output enable is controlled with one dedicated product term per macrocell. An asynchronous reset product term is provided for each bank of macrocells.
Each macrocell has a register that can be programmed to be a T-type or D-type. RS-type and JK-type registers can be emulated. The macrocell architecture also allows up to one half of the macrocell registers to be buried without sacrificing any I/O pins and without using additional product terms.
The CY7B333 is available in a wide variety of packages including 28 -pin, $300-\mathrm{mil}$ plastic DIP and windowed ceramic DIP, 28-pin square plastic leaded chip carrier (PLCC), 28-pin windowed square Jleaded hermetic ceramic chip opaque carrier (HLCC) and, for military only, standard windowed and opaque ceramic leadless chip carrier (LCC).

## Logic Block Diagram



## Selection Guide

|  |  | 7B333-10 | 7B333-12 | 7B333-15 |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC} 1}(\mathrm{~mA})$ | Commercial | 150 | 150 |  |
|  | Military |  | 170 | 170 |
| $\mathrm{t}_{\mathrm{PD}}(\mathrm{ns})$ | Commercial | 10 | 12 |  |
|  | Military |  | 12 | 15 |
| $\mathrm{t}_{\mathrm{S}}(\mathrm{ns})$ | Commercial | 8 | 10 |  |
|  | Military |  | 10 | 12 |
| $\mathrm{t}_{\mathrm{CO} 1}(\mathrm{~ns})$ | Commercial | 8 | 10 |  |
|  | Military |  | 10 | 12 |

## Macrocell Description

The control bits in each macrocell allow independant selection of combinatorial or registered output and polarity. There are five configuration bits $\left(\mathrm{C}_{0}-\mathrm{C}_{4}\right)$ in each I/O macrocell. Each I/O macrocell has one register that may be configured by the de-dicated configuration bit, $\mathrm{C}_{0}$, as T-type or D-type register. The Ttype register may also be used to implement an RS or JK register. $\mathrm{C}_{1}$ controls whether the output is registered or combinatorial. $\mathrm{C}_{2}$ controls output polarity. The clock sources for the two groups of eight registers on the left and right side of the package are CLK1 and CLK2, respectively.
The one-of-three feedback multiplexer in the macrocell allows a choice of three feedback sources: (1) register output, (2) macrocell I/O pin, and (3) adjacent macrocell I/O pin. This is done by programming the $C_{3}$ and $C_{4}$ configuratiojn bits. The choice of either of two I/O pins as input source allows registers to be buried while preserving the use of the associated I/O pin as an input by routing of the pin to the array through adjacent unused macrocell-feedback multiplexer.

This approach allows up to one half of the registers to be buried without sacrifice of any I/O pins and is accomplished with no increase in array size or the accompanying degradation of die cost or speed performance.
The three-state output buffer of each macrocell is controlled by an individual product term.
The CY7B333 has a single asynchronous reset product term for each group of eight macrocells.

## Control Bit Description

Control bit $\mathrm{C}_{0}$ in the I/O macrocell selects the type of the output register. If $\mathrm{C}_{0}=0$ (default) then the output register will be D type. On the other hand, setting $\mathrm{C}_{0}=1$ will configure a $T$-type register. $C_{1}$ controls whether the input is registered or combinatorial. $C_{2}$ controls output polarity. $C_{3}$ and $C_{4}$ select feedback from register output, macrocell I/O pin, or adjacent macrocell I/O pin. The default comfiguration ( $\mathrm{C}_{4}, \mathrm{C}_{3}, \mathrm{C}_{2}, \mathrm{C}_{1}, \mathrm{C}_{0}=0$ ) is an inverted combinational output with I/O pin feedback. Table 1 describes the various macrocell configurations and the corresponding values of $\mathrm{C}_{4}-\mathrm{C}_{0}$.

Table 1. Macrocell Configuration Bits

| $\mathbf{C}_{4}$ | $\mathbf{C}_{\mathbf{3}}$ | $\mathbf{C}_{\mathbf{2}}$ | $\mathbf{C}_{\mathbf{l}}$ | $\mathbf{C}_{\mathbf{0}}$ | Configuration |
| :--- | :--- | :--- | :--- | :---: | :--- |
| 0 | 0 | 0 | 0 | $\mathbf{X}$ | Combinatorial, Inverted, I/O Feedback |
| 0 | 0 | 0 | 1 | 0 | D Register, Inverted, I/O Feedback |
| 0 | 0 | 0 | 1 | 1 | T Register, Inverted, I/O Feedback |
| 0 | 0 | 1 | 0 | X | Combinatorial, Noninverted, I/O Feedback |
| 0 | 0 | 1 | 1 | 0 | D Register, Noninverted, I/O Feedback |
| 0 | 0 | 1 | 1 | 1 | T Register, Noninverted, I/O Feedback |
| 1 | 0 | X | X | X | Illegal |
| 0 | 1 | 0 | 0 | X | Combinatorial, Inverted, Registered Feedback |
| 0 | 1 | 0 | 1 | 0 | D Register, Inverted, Registered Feedback |
| 0 | 1 | 0 | 1 | 1 | T Register, Inverted, Registered Feedback |
| 0 | 1 | 1 | 0 | $\mathbf{X}$ | Combinatorial, Noninverted, Registered Feedback |
| 0 | 1 | 1 | 1 | 0 | D Register, Noninverted, Registered Feedback |
| 0 | 1 | 1 | 1 | 1 | T Register, Noninverted, Registered Feedback |
| 1 | 1 | 0 | 0 | X | Combinatorial, Inverted, Adjacent I/O Feedback |
| 1 | 1 | 0 | 1 | 0 | D Register, Inverted, Adjacent I/O Feedback |
| 1 | 1 | 0 | 1 | 1 | T Register, Inverted, Adjacent I/O Feedback |
| 1 | 1 | 1 | 0 | X | Combinatorial, Noninverted, Adjacent I/O Feedback |
| 1 | 1 | 1 | 1 | 0 | D Register, Noninverted, Adjacent I/O Feedback |
| 1 | 1 | 1 | 1 | 1 | T Register, Noninverted, Adjacent I/O Feedback |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
$\ldots . . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High ZState $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots$.
DC Input Current ...................... -30 mA to +5 mA (except during programming)

DC Program Voltage 9.5 V

Static Discharge Voltage $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)

## Operating Range

| Range | Ambient <br> Temperature | VCC |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |  | 2.4 |  | V |
| VOL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs |  |  | 2.2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[2]}$ |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  |  | -250 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  | -100 | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[3]}$ |  |  | -30 | $-130$ | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IH}}=$ GND, Outputs Open |  | Com'l |  | 150 | mA |
|  |  |  |  | Mil |  | 170 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current at Frequency ${ }^{4,5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Disabled (in High Z State), Device Operating at $\mathrm{f}_{\text {MAX }}$ |  | Com'l |  | 170 | mA |
|  |  |  |  | Mil |  | 190 |  |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |

## Notes:

1. $t_{A}$ is the "instant on" case temperature.
2. Minimum DC input voltage is -0.3 volts. During transitions, the inputs may undershoot to -2.0 volts for periods less than 20 ns .
3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by ground degradation.
4. Tested initially and after any design or process changes that may affect these parameters.
5. Measured with the device configured as a 16 -bit counter.

## AC Test Loads and Waveforms


(a) Normal Load (Load 1)
B333-7
ALL INPUT PULSES

(d)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| ter (-) | 1.5 V | $\mathrm{V}_{\mathrm{OH}} \frac{+}{0.5 \mathrm{~V}} \frac{+}{4}$ | 8333-3 |
| $\mathrm{t}_{\mathrm{ER}}(+)$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{0.5 \mathrm{~V}+\underset{\sim}{+}+} \mathrm{V}_{\mathrm{x}}$ | взз3-4 |
| $\mathrm{t}_{\mathrm{EA}}(+)$ | $\mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V} \dot{4}} \mathrm{~F}$ | B3з3-5 |
| $\mathrm{t}_{\mathrm{EA}}(-)$ | $\mathrm{V}_{\text {TH }}$ | $\mathrm{v}_{\mathrm{x}} \frac{+}{0.5 \mathrm{~V} \frac{1}{4}} \mathrm{~F}$ | вззз-6 |

## Switching Waveform



## Power-Up Reset Waveform



Switching Characteristics ${ }^{[6]}$

| Parameters | Description |  | 7B333-10 |  | 7B333-12 |  | 7B333-15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {tPD }}$ | Input to Output Propagation Delay ${ }^{(7]}$ | Com'l |  | 10 |  | 12 |  |  | ns |
|  |  | Mil |  |  |  | 12 |  | 15 |  |
| ${ }_{\text {teA }}$ | Input to Output Enable Delay | Com'l |  | 12 |  | 14 |  |  | ns |
|  |  | Mil |  |  |  | 14 |  | 16 |  |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[8]}$ | Com'l |  | 12 |  | 14 |  |  | ns |
|  |  | Mil |  |  |  | 14 |  | 16 |  |
| $\mathrm{t}_{\mathrm{CO} 1}$ | Clock to Output Delay ${ }^{[7]}$ | Com'l |  | 8 |  | 10 |  |  | ns |
|  |  | Mil |  |  |  | 10 |  | 12 |  |
| ${ }^{\text {c }} \mathrm{CO} 2$ | Clock to Registered Feedback to Combinatorial Output Delay ${ }^{[4,9]}$ | Com'l |  | 17 | 20 |  |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 25 |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time from Input Clock | Com'l | 1 |  | 1 |  |  |  | ns |
|  |  | Mil |  |  | 1 |  | 1 |  |  |
| $\mathrm{t}_{\mathrm{s}}$ | Input or Feedback Set-Up Time | Com'l | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | Com'l | 0 |  | 0 |  |  |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\mathrm{P}}$ | External Clock Period $\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)^{[10]}$ | Com'I | 16 |  | 20 |  |  |  | ns |
|  |  | Mil |  |  | 20 |  | 24 |  |  |
| ${ }^{\text {twh }}$ | Clock Width HIGH ${ }^{[4]}$ | Com'l | 6 |  | 9 |  |  |  | ns |
|  |  | Mil |  |  | 9 |  | 10 |  |  |
| ${ }^{\text {tw }}$ | Clock Width LOW ${ }^{[4]}$ | Com'l | 6 |  | 9 |  |  |  | ns |
|  |  | Mil |  |  | 9 |  | 10 |  |  |
| $\mathrm{f}_{\mathrm{MAX1}}$ | External Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[10,11]}$ | Com'I | 62.5 |  | 50 |  |  |  | MHz |
|  |  | Mil |  |  | 50 |  | 41.6 |  |  |
| $\mathrm{f}_{\text {MAX } 2}$ | Data Path Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)\right)^{[4,10]}$ | Com'l | 83.3 |  | 55.5 |  |  |  | MHz |
|  |  | Mil |  |  | 55.5 |  | 50 |  |  |
| $\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & \text { Internal Feedback Maximum Frequency } \\ & \left(1 /\left(t_{\mathrm{CF}}+\mathrm{t}_{\mathrm{S}}\right)\right)^{[4,12]} \end{aligned}$ | Com'1 | 80 |  | 58 |  |  |  | MHz |
|  |  | Mil |  |  | 58 |  | 48 |  |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Register Clock to Feedback Input ${ }^{[13]}$ | Com'l |  | 5 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 9 |  |
| $\mathrm{t}_{\text {AW }}$ | Asynchronous Reset Width ${ }^{[4]}$ | Com'l | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\mathrm{AR}}$ | Asynchronous Reset Recovery Time ${ }^{[4]}$ | Com'l | 10 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 12 |  | 15 |  |  |
| $\mathrm{t}_{\mathrm{AP}}$ | Asynchronous Reset to Registered Output Delay | Com'l |  | 12 |  | 14 |  |  | ns |
|  |  | Mil |  |  |  | 14 |  | 17 |  |
| ${ }_{\text {tPR }}$ | Power-Up Reset Time ${ }^{[4,14]}$ | Com'l |  | 1.0 |  | 1.0 |  |  | $\mu \mathrm{s}$ |
|  |  | MiI |  |  |  | 1.0 |  | 1.0 |  |

## Programming

The 7B333 canbe programmed using the QuickPro II programmer available from Cypress Semiconductor and also with Data I/O, Logical Devices, STAG, and other programmers. Please contact your local Cypress representative for further information.

## Synchronous I/O Macrocell



## Notes:

6. AC test load (Load 1) used for all parameters except where noted.
7. This specification is guaranteed for all devices outputs changing state in a given access cycle.
8. This parameter is measured as the time after the output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$. or a previous LOW level has risen to 0.5 volts above $\mathrm{V}_{\text {OL }}$ max. (See Load 2.)
9. Delay measured from clock of registered macrocell to feedback through logic array to second macrocell output configured as a combinatorial path.
10. This is a calculated parameter and is not directly tested.
11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
12. This parameter is calculated from the clock period at $\mathrm{f}_{\text {MAX }}$ internal ( $\mathrm{f}_{\mathrm{MAX}}$ ) as measured (see Note 7) minus $\mathrm{t}_{\mathrm{S}}$ and is not directly tested.
13. This spec indicates the guaranteed maximum frequency at which a state machine configuration with internal-only feedback can operate.

## Block Diagram



## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{pD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{EA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ER}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{s}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CF}}$ | $7,8,9,10,11$ |

Ordering Information

| $\underset{(\mathbf{m A})}{\mathbf{I}_{\mathbf{C C}}}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{PD}} \\ & (\mathrm{~ns}) \end{aligned}$ | $\begin{gathered} \mathbf{f}_{\mathrm{MAXX}} \\ (\mathrm{MHz}) \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 150 | 10 | 83.3 | PAL7B333-10DC | D22 | Commercial |
|  |  |  | PAL7B333-10JC | J64 |  |
|  |  |  | PAL7B333-10PC | P21 |  |
|  | 12 | 55.5 | PAL7B333-12DC | D22 | Commercial |
|  |  |  | PAL7B333-12JC | J64 |  |
|  |  |  | PAL7B333-12PC | P21 |  |
| 170 | 12 | 55.5 | PAL7B333-12DMB | D22 | Military |
|  |  |  | PAL7B333-12LMB | L64 |  |
|  | 15 | 50 | PAL7B333-15DMB | D22 | Military |
|  |  |  | PAL7B333-15LMB | L64 |  |

Document \#: 38-00099-B

## Features

- 83-MHz registered pipelined operation
- Twelve I/O macrocells, each having:
- Registered, three-state I/O pins
- Input and output register clock select multiplexer
- Feed back multiplexer
- Output enable ( $\overline{\mathrm{OE}}$ ) multiplexer
- Bypass on input and output registers
- All twelve macrocell state registers can be hidden
- User configurable I/O macrocells to implement JK or RS flip-flops and T or $D$ registers
- Input multiplexer per pair of I/O macrocells allows I/O pin associated with a hidden macrocell state register to be saved for use as an input
- Four dedicated hidden registers
- Twelve dedicated registered inputs with individually programmable bypass option
- Four separate clocks-two input clocks, two output clocks
- Common (pin 14-controlled) or product term-controlled output enable for each I/O pin
- 256 product terms- $\mathbf{3 2}$ per pair of macrocells, variable distribution
- Global, synchronous, product termcontrolled, state register set and re-set-inputs to product term are clocked by input clock
-2-ns input set-up and $10-n s$ output register clock to output
- 12-ns input register clock to state register clock
- 28-pin, 300-mil DIP, LCC, PLCC
- Erasable and reprogrammable
- Programmable security bit


## Functional Description

TheCY7C335 is a high-performance, erasable, programmable logic device (EPLD) whose architecture has been optimized to enable the user to easily and efficiently
constructvery high performance state machines.
The architecture of the CY7C335, consisting of the user-configurable output macrocell, bidirectional I/O capability, input registers, and three separate clocks, enables the user to design highperformance state machines that can communicate either with each other or with microprocessors over bidirectional parallelbuses of user-definable widths.
The four clocks permit independent, synchronous state machines to be synchronized to each other.
The user-configurable macrocells enable the designer to designate JK-, RS-, T-, or D-type devices so that the number of product terms required to implement the logic isminimized.
The CY7C335 is available in a wide variety of packages including 28 -pin, 300 -mil plastic and ceramic DIPs, PLCCs, and LCCs.
 $\longrightarrow$ -

## Pin Configurations



## Selection Guide

|  |  | CY7C335-83 | CY7C335-66 | CY7C335-50 | CY7C335-40 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Operating Frequency (MHz) | Commercial | 83.3 | 66.6 | 50 |  |
|  | Military |  | 66.6 | 50 | 40.0 |
| $\mathrm{I}_{\mathrm{CC} 1}(\mathrm{~mA})$ | Commercial | 140 | 140 | 140 |  |
|  | Military |  | 160 | 160 | 160 |

## Architecture Configuration Bits

The architecture configuration bits are used to program the multiplexers. The function of the architecture bits is outlined in Table 1.

Table 1. Architecture Configuration Bits

| Architecture <br> Configuration Bit |  | Number of Bits |  | Value |
| :--- | :--- | :--- | :--- | :--- |

Table 1. Architecture Configuration Bits (continued)

| Architecture Configuration Bit |  | Number of Bits | Value | Function |
| :---: | :---: | :---: | :---: | :---: |
| C7 | Input Register Bypass MUXInput Cell | 12 Bits, 1 Per Dedicated Input Cell | 0-Virgin State | Selects Input to Array from Input Register |
|  |  |  | 1-Programmed | Selects Input to Array from Input Pin |
| C8 | $\begin{aligned} & \text { ICLK2 Select } \\ & \text { MUX } \end{aligned}$ | 1 Bit | 0-Virgin State | Input Clock 2 Controlled by Pin 2 |
|  |  |  | 1-Programmed | Input Clock 2 Controlled by Pin 3 |
| C9 | ICLK1 Select MUX | 1 Bit | 0-Virgin State | Input Clock 1 Controlled by Pin 2 |
|  |  |  | 1-Programmed | Input Clock 1 Controlled by Pin 1 |
| C10 | SCLK2 Select MUX | 1 Bit | 0-Virgin State | State Clock 2 Grounded |
|  |  |  | 1-Programmed | State Clock 2 Controlled by Pin 3 |
| $\begin{gathered} \mathrm{CX} \\ (11-16) \end{gathered}$ | I/O Macrocell Pair Input Select MUX | 6 Bits, 1 Per I/O Macrocell Pair | 0-Virgin State | Selects Data from I/O Macrocell Input Path of Macrocell A of Macrocell Pair |
|  |  |  | 1-Programmed | Selects Data from I/O Macrocell Input Path of Macrocell B of Macrocell Pair |



Figure 1. CY7C335 Input Macrocell


Figure 2. CY7C335 Input/Output Macrocell


Figure 3. CY7C335 Hidden Macrocell


Figure 4. CY7C335 Input Clocking Scheme

## Maximum Ratings

(Above which the usefullife may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 22 to Pins 8 and 21) $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
Output Current into Outputs (Low) 12 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883, Method 3015)
Latch-Up Current . ................................ . . $>200 \mathrm{~mA}$
DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 13.0V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range[ ${ }^{[2]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 10 | pF |
| C OUT | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ |  | 10 | pF |

## Notes:

1. $t_{A}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by ground degradation.
5. Tested initially and after any design or process changes that may affect these parameters.
6. This parameter is sample tested periodically
orms (Commercial)
AC Test Loads and Waveforms (Commercial)

(a)

(c) Thévenin Equivalent (Load 1)

(b) $\mathrm{C} 335-11$
(d) Three-state Delay Load (Load 2)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{PXZ}}(-)$ | 1.5 V | $\mathrm{V}_{\mathrm{OH}} \frac{1}{0.5 \mathrm{~V}} \frac{1}{4}$ | $\mathrm{V}_{\mathrm{X}} \quad$ c335-12 |
| $\mathrm{t}_{\mathrm{PXZ}}(+)$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{2} \frac{1}{4}$ | $\mathrm{VXX}_{\text {C335-13 }}$ |
| $\mathrm{tPZX}^{(+)}$ | $\mathrm{V}_{\text {th }}$ | $\mathrm{V}_{\mathrm{x}} \xrightarrow{0.5 \mathrm{~V}+\underset{\sim}{-}+\infty}$ | VOH ${ }^{\text {C335-14 }}$ |
| $\mathrm{t}_{\text {PZX }}(-)$ | $\mathrm{V}_{\text {th }}$ | $V_{X} \frac{1}{0.5 \mathrm{~V}}-\frac{1}{4}$ | V ${ }_{\text {OL }} \quad$ c335-15 |
| $\mathrm{t}_{\text {CER }}(-)$ | 1.5 V | $\mathrm{V}_{\mathrm{OH}} \xrightarrow[0.5 \mathrm{~V}]{4}$ | $\mathrm{V}_{\mathrm{X}} \quad \mathrm{c}^{\text {c35-16 }}$ |
| $t_{\text {CER }}(+)$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow{2} \frac{1}{4}$ | $\mathrm{V}_{\mathbf{X}} \mathrm{C} 335-17$ |
| $\mathrm{t}_{\text {CEA }}(+)$ | $\mathrm{V}_{\text {th }}$ | $\mathrm{V}_{\mathrm{x}} \xrightarrow{2.5 \mathrm{~V}+\frac{1}{4}}$ | $\mathrm{VOH}_{\text {c335-18 }}$ |
| $\mathrm{t}_{\text {CEA }}(-)$ | $\mathrm{V}_{\text {th }}$ | $v_{\mathrm{X}} \underset{0.5 \mathrm{~V}}{4} \frac{1}{4}$ | VOL C335-19 |

Figure 5. Test Waveforms

## AC Characteristics (Commercial)

| Parameter | Description | 7C335-83 |  | 7C335-66 |  | 7C335-50 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Combinatorial Mode Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output Propagation Delay |  | 15 |  | 20 |  | 25 | ns |
| Input Registered Mode Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{ICO}}$ | Input Register Clock to Output Delay |  | 18 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{IOH}}$ | Output Data Stable Time from Input Clock | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input or Feedback Set-Up Time from Input Clock | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {CEA }}$ | Input Clock to Output Enabled |  | 17 |  | 20 |  | 25 | ns |
| $t_{\text {CER }}$ | Input Clock to Output Disabled |  | 15 |  | 20 |  | 25 | ns |
| tPZX | Pin 14 Enable to Output Enabled |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PXZ}}$ | Pin 14 Disable to Output Enabled |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Register Hold Time from Input Clock | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Input and Output Clock Width HIGH ${ }^{[4]}$ | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | Input and Output Clock Width LOW ${ }^{[4]}$ | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{f}_{\text {MAX1 }}$ | Maximum Frequencywith External FeedbackinInputRegistered Mode (Lower of $\left.1 /\left(\mathrm{t}_{\mathrm{ICO}}+\mathrm{t}_{\mathrm{IS}}\right) \& 1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right)\right)^{[4]}$ | 50 |  | 45.4 |  | 35.7 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Maximum FrequencyData Path in Input Registered Mode (Lowest of $\left(1 /\left(\mathrm{t}_{\mathrm{ICO}}\right), 1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right), 1 /\left(\mathrm{t}_{\text {IS }}+\mathrm{t}_{\mathrm{IH}}\right)\right)^{[4]}$ | 55.5 |  | 50 |  | 40 |  | MHz |
| $\begin{array}{\|l} \mathrm{t}_{\mathrm{IOH}}-\mathrm{t}_{\mathrm{IH}} \\ 33 \mathrm{x} \end{array}$ | Output DataStable from Input Clock Minus Input Register Hold Time for 7C330, 7C332, and 7C335 | 0 |  | 0 |  | 0 |  | ns |
| Output Registered Mode Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{c}} \mathrm{Co}$ | Output Register Clock to Output Delay |  | 10 |  | 12 |  | 15 | ns |
| ${ }^{\text {toH }}$ | Output Data Stable Time from Output Clock | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{5}$ | Output Register Input Set-Up Time to Output Clock | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Output Register Input Hold Time to Output Clock | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency with External Feedback in Output Registered Mode (Lower of $\left.1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right) \& 1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right)\right)^{[4]}$ | 50 |  | 41.6 |  | 33.3 |  | MHz |
| $\mathrm{f}_{\text {MAX4 }}$ | Maximum Frequency Data Path in Output Registered Mode (Lowest of $\left.1 /\left(\mathrm{t}_{\mathrm{CO}}\right), 1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right), 1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{H}}\right)\right)^{[4]}$ | 100 |  | 83.3 |  | 62.5 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{OH}}-\mathrm{t}_{\mathrm{IH}} \\ & 33 \mathrm{x} \\ & \hline \end{aligned}$ | Output Data Stable from Output Clock Minus Input Register Hold Time for 7C330, 7C332, and 7C335[7] | 0 |  | 0 |  | 0 |  | ns |
| Pipelined Mode Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{Cos}}$ | Input Clock to Output Clock | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{f}_{\text {MAX5 }}$ | Maximum Frequency Pipelined Mode (Lowest of $1 /\left(\mathrm{t}_{\mathrm{COS}}\right)$, $\left.1 /\left(\mathrm{t}_{\mathrm{CO}}\right), 1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{IS}}\right), 1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right)\right)^{[4]}$ | 83.3 |  | 66.6 |  | 50 |  | MHz |
| Power-Up Reset Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {POR }}$ | Power-Up Reset Time ${ }^{[4,8]}$ |  | 1 |  | 1 |  | 1 | $\mu \mathrm{s}$ |

Notes:
7. This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C335. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.
8. This part has been designed with the capability to reset during system power-up. Following power-up, the input and output registers will be reset to a logic LOW state. The output state will depend on how the
array is programmed. To insure proper operation, the rise in $V_{C C}$ must be monotonic and the timing constraints depicted in Power-Up Reset Waveforms must be satisfied. The clock signal input must be in a valid LOW state ( $\mathrm{V}_{\text {IN }}$ less than 0.8 V ) or a valid HIGH state ( $\mathrm{V}_{\text {IN }}$ greater than 2.2 V ) prior to occurrence. After the delay (tPR) has been observed, normal operation can begin.

## AC Characteristics (Military/Industrial)

| Parameter | Description | 7C335-66 |  | 7C335-50 |  | 7C335-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Combinatorial Mode Parameters |  |  |  |  |  |  |  |  |
| tPD | Input to Output Propagation Delay |  | 20 |  | 25 |  | 30 | ns |
| Input Registered Mode Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{ICO}}$ | Input Register Clock to Output Delay |  | 23 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{IOH}}$ | Output Data Stable Time from Input Clock | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{IS}}$ | Input or Feedback Set-Up Time from Input Clock | 3 |  | 3 |  | 4 |  | ns |
| tCEA | Input Clock to Output Enabled |  | 20 |  | 25 |  | 30 | ns |
| tCER | Input Clock to Output Disabled |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {PZX }}$ | Pin 14 Enable to Output Enabled |  | 15 |  | 20 |  | 30 | ns |
| $t_{\text {tPX }}$ | Pin 14 Disable to Output Enabled |  | 15 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable |  | 20 |  | 25 |  | 30 | ns |
| ter | Input to Output Disable |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Register Hold Time from Input Clock | 3 |  | 3 |  | 4 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Input and Output Clock Width HIGH ${ }^{[4]}$ | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | Input and Output Clock Width LOW ${ }^{[4]}$ | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{f}_{\text {MAXI }}$ | Maximum Frequency with External Feedback in Input Registered Mode (Lower of $1 /\left(\mathrm{t}_{\mathrm{ICO}}+\mathrm{t}_{\mathrm{IS}}\right) \& 1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right){ }^{[4]}$ | 38.4 |  | 35.7 |  | 29.4 |  | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | Maximum Frequency Data Path in Input Registered Mode (Lowest of $\left(1 /\left(\mathrm{t}_{\mathrm{ICO}}\right), 1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right), 1 /\left(\mathrm{t}_{\mathrm{IS}}+\mathrm{t}_{\mathrm{IH}}\right)\right)^{[4]}$ | 43.4 |  | 40 |  | 33.3 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{IOH}}-\mathrm{t}_{\mathrm{IH}} \\ & \hline 3 \mathrm{x} \\ & \hline \end{aligned}$ | Output Data Stable from Input Clock Minus Input Register Hold Time for 7C330, 7C332, and 7C335 ${ }^{[7]}$ | 0 |  | 0 |  | 0 |  | ns |
| Output Registered Mode Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Output Register Clock to Output Delay |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time from Output Clock | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {S }}$ | Output Register Input Set-Up Time to Output Clock | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Output Register Input Hold Time to Output Clock | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency with External Feedback in Output Registered Mode (Lower of $\left.1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S}}\right) \& 1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right)\right)^{[4]}$ | 41.6 |  | 33.3 |  | 25 |  | MHz |
| $\mathrm{f}_{\text {MAX4 }}$ | Maximum Frequency Data Path in Output Registered Mode (Lowest of $\left.1 /\left(\mathrm{t}_{\mathrm{CO}}\right), 1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right), 1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{H}}\right)\right)^{[4]}$ | 83.3 |  | 62.5 |  | 50 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{OH}}-\mathrm{t}_{\mathrm{IH}} \\ & 33 \mathrm{x} \end{aligned}$ | Output Data Stable from Output Clock Minus Input Register Hold Time for 7C330, 7C332, and 7C335[7] | 0 |  | 0 |  | 0 |  | ns |
| Pipelined Mode Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{COS}}$ | Input Clock to Output Clock | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{f}_{\text {MAX } 5}$ | Maximum Frequency Pipelined Mode (Lowest of $\left.1 /\left(\mathrm{t}_{\mathrm{COS}}\right), 1 /\left(\mathrm{t}_{\mathrm{IS}}\right), 1 /\left(\mathrm{t}_{\mathrm{CO}}\right)\right)^{[4]}$ | 66.6 |  | 50 |  | 40 |  | MHz |
| Power-Up Reset Parameters |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {POR }}$ | Power-Up Reset Time ${ }^{[4,8]}$ |  | 1 |  | 1 |  | 1 | $\mu \mathrm{s}$ |

## Switching Waveform



Power-Up Reset Waveform ${ }^{[8]}$


CYPRESS
SEMICONDUCTOR

## Block Diagram (Page 1 of 2)



## Block Diagram (Page 2 of 2)

TO UPPER SECTION


Ordering Information

| $\begin{gathered} \mathbf{f}_{\mathrm{MAX}} \\ (\mathbf{M H z}) \end{gathered}$ | $\begin{aligned} & \mathbf{I}_{\mathbf{C C 1}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 83.3 | 140 | CY7C335-83HC | H64 | Commercial |
|  |  | CY7C335-83JC | J64 |  |
|  |  | CY7C335-83PC | P21 |  |
|  |  | CY7C335-83WC | W22 |  |
| 66.6 | 160 | CY7C335-66DI | D22 | Industrial |
|  |  | CY7C335-66HI | H64 |  |
|  |  | CY7C335-66PI | P21 |  |
|  |  | CY7C335-66WI | W22 |  |
|  |  | CY7C335-66DMB | D22 | Military |
|  |  | CY7C335-66HMB | H64 |  |
|  |  | CY7C335-66LMB | L64 |  |
|  |  | CY7C335-66QMB | Q64 |  |
|  |  | CY7C335-66WMB | W22 |  |
| 66.6 | 140 | CY7C335-66HC | H64 | Commercial |
|  |  | CY7C335-66JC | J64 |  |
|  |  | CY7C335-66PC | P21 |  |
|  |  | CY7C335-66WC | W22 |  |
| 50 | 140 | CY7C335-50HC | H64 | Commercial |
|  |  | CY7C335-50JC | J64 |  |
|  |  | CY7C335-50PC | P21 |  |
|  |  | CY7C335-50WC | W22 |  |
| 50 | 160 | CY7C335-50DI | D22 | Industrial |
|  |  | CY7C335-50HI | H64 |  |
|  |  | CY7C335-50PI | P21 |  |
|  |  | CY7C335-50WI | W22 |  |
|  |  | CY7C335-50DMB | D22 | Military |
|  |  | CY7C335-50HMB | H64 |  |
|  |  | CY7C335-50LMB | L64 |  |
|  |  | CY7C335-50QMB | Q64 |  |
|  |  | CY7C335-50WMB | W22 |  |
| 40 | 160 | CY7C335-40DI | D22 | Industrial |
|  |  | CY7C335-40HI | H64 |  |
|  |  | CY7C335-40PI | P21 |  |
|  |  | CY7C335-40WI | W22 |  |
|  |  | CY7C335-40DMB | D22 | Military |
|  |  | CY7C335-40HMB | H64 |  |
|  |  | CY7C335-40LMB | L64 |  |
|  |  | CY7C335-40QMB | Q64 |  |
|  |  | CY7C335-40WMB | W22 |  |

Document \#: 38-00186-A

## SEMICONDUCTOR

## Features

- Very high performance decoder
$-\mathbf{t}_{\mathrm{ICO}}=\mathbf{6 n s}$
$-\mathbf{f}_{\text {MAXD }}=156 \mathrm{MHz}$
- 12 input registers
- 8 outputs
- 2 product terms per output
- Asynchronous output enable
- Power-on reset
- High noise immunity
- >2001V input protection from electrostatic discharge
- Advanced BiCMOS technology
- Available in 28-pin 300-mil PDIP and CerDIP, and in SOJ, PLCC, and LCC packages


## Functional Description

The CY7B336 is a 6 -ns, 28 -pin programmable logic device specially designed for decoding applications with high-performance RISC processors and fast state machines.
There are twelve input registers that capture data at the rising edge of the clock signal and forward the information to the 24 by 16 programmable array. Processeddata from the programmable array is available to external logic via the eight output pins.
Each output provides two product terms. However, only one product term is used to

## 6-ns BiCMOS PAL ${ }^{\circledR}$ with Input Registers

sum products from the array; the other productterm is used to control the tri-state outputbuffers. Thisoutputenable product term is ANDed with the complement of the output enable input pin to generate the output enable signal for each output buffer.
Additional features of the CY7B336 include a power-on reset circuit that initializesall input registers to a " 0 " upon powerup, and six centrally located power pins (two $V_{C C}$ pins and four ground pins), whichimprove noise margins.
The CY7B336 is available in a wide variety of package types including 28 -pin, $300-\mathrm{mil}$ plasticand ceramic DIPs, SOJs, LCCs, and PLCCs.

## Logic Block Diagram and DIP/SOJ Pinout



B336-1

## Selection Guide

| Generic <br> Part Number | $\mathbf{t}_{\mathbf{I C O}}$ (ns) |  | $\mathbf{f}_{\text {MAXD }}$ (MHz) |  | $\mathbf{I}_{\mathbf{C C}}$ (mA) |  | $\mathbf{t}_{\mathbf{I S}}$ (ns) |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l | Mil | Com'l | Mil | Com'l | Mil | Com'l | Mil |
| $7 B 336-6$ | 6 |  | 156 |  | 180 |  | 2 |  |
| $7 B 336-7$ |  | 7 |  | 131 |  | 180 |  | 2.5 |
| $7 B 336-8$ | 8 |  | 113 |  | 180 |  | 3 |  |
| $7 B 336-10$ |  | 10 |  | 96 |  | 180 |  | 3 |
| $7 B 336-12$ |  | 12 |  | 80 |  | 180 |  | 3.5 |

PAL is a registered trademark of Monolithic Memories Inc.

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pins 7 and 22 to Pins 8, 20, 21, and 23) $\ldots . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots$.
Output Current into Outputs (LOW) ................. 12 mA
DC Input Current ..................... -30 mA to +5 mA
(Exceptduringprogramming)
Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  |  | 7B336 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | Com'l | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | Mil | 2.4 |  |  |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Com'l |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | Mil |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 2.7 \mathrm{~V}$ |  |  | -250 | 25 | $\mu \mathrm{A}$ |
| IOZ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 2.7 \mathrm{~V}$ |  |  | -100 | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[2]}$ |  |  | -30 | -130 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Disabled (in High Z State), Device Operating at $\mathrm{f}_{\mathrm{MAX}}$ |  | Com'l |  | 180 | mA |
|  |  |  |  | Mil |  | 180 |  |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | 11 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | 9 | 10 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

DC Programming Voltage 9.5 V

Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883 Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

AC Test Loads and Waveforms ${ }^{[4]}$
3. Tested initially and after any design or process changes that may affect these parameters.
4. The normal test load is used for all parameters except for $t_{\text {CER }}, t_{\text {CEA }}$, $t_{P X Z}$, and $t_{P Z X}$, which are tested using the three-state load.
 SEMICONDUCTOR

## AC Test Loads and Waveforms (continued)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{CER}}(-) \\ & \mathrm{t}_{\mathrm{PXZ}}(-) \end{aligned}$ | 1.5 V |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{CER}}(+) \\ & \mathrm{t}_{\mathrm{PXZ}}(+) \end{aligned}$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \xrightarrow[0.5 \mathrm{~V} \dot{\mathrm{t}} \mathrm{H}]{\mathrm{L}} \mathrm{~F}_{\mathrm{X}}$ |
| $\begin{aligned} & \mathrm{t}_{\text {CEA }}(+) \\ & \mathrm{t}_{\mathrm{PZX}}(+) \end{aligned}$ | $\mathrm{V}_{\text {the }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V} \dot{4}} \mid \underset{ }{+} \mathrm{V}_{\mathrm{OH}}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{CEA}}(-) \\ & \mathrm{t}_{\mathrm{tPZX}}(-) \end{aligned}$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{V}_{\mathrm{X}} \frac{\downarrow}{0.5 \mathrm{~V}+4}$ |

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | Commercial |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 6 |  | 8 |  | 7 |  | 10 |  | 12 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {I ICO }}$ | Input Register Clock to Output Delay |  | 6 |  | 8 |  | 7 |  | 10 |  | 12 | ns |
| $\mathrm{tp}_{P}$ | Clock Period ( $\left.\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)^{[3]}$ | 6.4 |  | 8.8 |  | 7.6 |  | 10.4 |  | 12.4 |  | ns |
| $\mathrm{f}_{\text {MAXD }}$ | $\begin{aligned} & \text { Maximum Frequency Data } \\ & \text { Path }\left(1 / \mathrm{t}_{\mathrm{p}}\right)^{[3]} \end{aligned}$ |  | 156 |  | 113 |  | 131 |  | 96 |  | 80 | MHz |
| $\mathrm{t}_{\text {WH }}$ | Clock Width HIGH ${ }^{[3]}$ | 3.2 |  | 4.4 |  | 3.8 |  | 5.2 |  | 6.2 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Clock Width LOW ${ }^{[3]}$ | 3.2 |  | 4.4 |  | 3.8 |  | 5.2 |  | 6.2 |  | ns |
| ${ }^{\text {toH }}$ | Output Hold After Clock High | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input Set-Up Time | 2 |  | 3 |  | 2.5 |  | 3 |  | 3.5 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Hold Time | 2 |  | 3 |  | 2.5 |  | 3 |  | 3.5 |  | ns |
| ${ }^{\text {t CeR }}$ | Input Register Clock to Output Disable Delay ${ }^{[6]}$ |  | 9 |  | 13 |  | 11 |  | 14 |  | 17 | ns |
| ${ }^{\text {t CEA }}$ | Input Register Clock to Output Enable Delay |  | 9 |  | 13 |  | 11 |  | 14 |  | 17 | ns |
| $t_{\text {PXZ }}$ | Pin 15 to Output Disable Delay ${ }^{[6]}$ |  | 7 |  | 10 |  | 8.5 |  | 11.5 |  | 14.5 | ns |
| ${ }_{\text {t }}^{\text {PZX }}$ | Pin 15 to Output Enable Delay |  | 7 |  | 10 |  | 8.5 |  | 11.5 |  | 14.5 | ns |
| tPR | Power-Up Reset Time ${ }^{[7]}$ |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 | $\mu \mathrm{s}$ |

Notes:
5. AC test load is used for all parameters except where noted.
6. This parameter is measured as the time that the previous output data state remains stable after the output disable signal is received. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}} \mathrm{Min}$. or a previous LOW level has risen to 0.5 volts above $\mathrm{V}_{\mathrm{OL}}$ Max.
7. This part has been designed with the capability to reset during system power-up. Following power-up, the input registers will be reset to a logic LOW state. The output state will depend on how the array is programmed. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be
monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied. The clock signal input must be in a valid LOW state ( $\mathrm{V}_{\text {IN }}$ less than 0.8 V ) or a valid HIGH state ( $\mathrm{V}_{\text {IN }}$ greater than 2.2 V ) prior to occurrence of the $10 \%$ level on the monotonically rising power supply voltage. In addition, the clock input signal must remain stable in that valid state as indicated until the $90 \%$ level on the power supply voltage has been reached. The clock signal may transition LOW to HIGH to clock in new data or to execute a synchronous preset after the indicated delay $\left(\mathrm{t}_{\mathrm{PR}}+\mathrm{t}_{\mathrm{IS}}\right)$ has been observed.

Switching Waveform


Power-Up Reset Waveform ${ }^{[7]}$


B336-7


B336-8

Ordering Information

| $\begin{aligned} & \hline \mathbf{t}_{\text {(ns) }} \end{aligned}$ | $\begin{aligned} & \mathbf{f}_{\text {MAXD }} \\ & \text { (MHz) } \end{aligned}$ | Ordering Code | Package Type | Operating |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 156 | CY7B336-6PC | P21 | Commercial |
|  |  | CY7B336-6DC | D22 |  |
|  |  | CY7B336-6JC | J64 |  |
|  |  | CY7B336-6VC | V21 |  |
| 7 | 131 | CY7B336-7DMB | D22 | Military |
|  |  | CY7B336-7LMB | L64 |  |
| 8 | 113 | CY7B336-8PC | P21 | Commercial |
|  |  | CY7B336-8DC | D22 |  |
|  |  | CY7B336-8JC | J64 |  |
|  |  | CY7B336-8VC | V21 |  |
| 10 | 96 | CY7B336-10DMB | D22 | Military |
|  |  | CY7B336-10LMB | L64 |  |
| 12 | 80 | CY7B336-12DMB | D22 | Military |
|  |  | CY7B336-12LMB | L64 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{ICO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CXZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CZX}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PXZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |

Document \#: 38-00134-B

## SEMICONDUCTOR

## Features

- Very high performance decoder
$-\mathrm{t}_{\mathrm{ICO}}=7 \mathrm{~ns}$
$-\mathrm{f}_{\mathrm{MAXD}}=142 \mathbf{~ M H z}$
- 12 input registers
- 8 outputs
- 4 product terms per output
- Asynchronous output enable
- Power-on reset
- High noise immunity
- $\mathbf{~} 2001 \mathrm{~V}$ input protection from electrostatic discharge
- Advanced BiCMOS technology
- Available in 28-pin 300-mil PDIP and CerDIP, and in SOJ, PLCC, and LCC packages


## Functional Description

The CY7B337 is a 7 -ns, 28 -pin programmable logic device specially designed for decoding applications with high-performance RISC processors and fast state machines.
There are twelve input registers that capture data at the rising edge of the clock signal and forward the information to the 24 by 32 programmable array. Processed data from the programmable array is available to external logic via the eight output pins.

## 7-ns BiCMOS PAL® with Input Registers

Each output provides four product terms. All outputs can be three-stated using the output enable signal.
Additional features of the CY7B337 include a power-on reset circuit that initializes all input registers to a " 0 " upon pow-er-up, and six centrally located power pins (two VCC pins and four ground pins), which improve noise margins.
The CY7B337 is available in a wide variety of package types including 28 -pin, $300-\mathrm{mil}$ plastic and ceramic DIPs, SOJs, LCCs, and PLCCs.

## Logic Block Diagram and DIP/SOJ Pinout



B337-2

## Selection Guide

| Generic <br> Part Number | $\mathbf{t}_{\mathbf{I C O}}$ (ns) |  | $\mathbf{f}_{\text {MAXD }}$ (MHz) |  | $\mathbf{I}_{\mathbf{C C}}$ (mA) |  | $\mathbf{t}_{\mathbf{I S}}$ (ns) |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l | Mil | Com'l | Mil | Com'l | Mil | Com'l | Mil |
| 7B337-7 | 7 |  | 142 |  | 180 |  | 2 |  |
| 7B337-8 |  | 8 |  | 125 |  | 180 |  | 2.5 |
| 7B337-9 | 9 |  | 111 |  | 180 |  | 3 |  |
| 7B337-10 |  | 10 |  | 96 |  | 180 |  | 3 |
| 7B337-12 |  | 12 |  | 80 |  | 180 |  | 3.5 |

PAL is a registered trademark of Monolithic Memories Inc.

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots . . . . . . . .$.
Ambient Temperaturewith
PowerApplied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pins 7 and 22 to Pins 8, 20, 21, and 23) $\ldots . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State
........................ -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage $\ldots \ldots . . \ldots \ldots .$.
Output Current into Outputs (LOW) ................ 12 mA
DCInput Current ..................... -30 mA to +5 mA
(Exceptduringprogramming)

DC Programming Voltage
9.5 V

Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883 Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  |  | 7B337 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | Com'l | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | Mil | 2.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Com'l |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | Mil |  | 0.4 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 2.7 \mathrm{~V}$ |  |  | -250 | 25 | $\mu \mathrm{A}$ |
| IOZ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 2.7 \mathrm{~V}$ |  |  | $-100$ | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[2]}$ |  |  | -30 | -130 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Disabled (in High Z State), Device Operating at $\mathrm{f}_{\text {MAX }}$ |  | Com'l |  | 180 | mA |
|  |  |  |  | Mil |  | 180 |  |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | 11 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | 9 | 10 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. The normal test load is used for all parameters except for tpXZ and $t_{P Z X}$, which are tested using the three-state load.

## AC Test Loads and Waveforms ${ }^{[4]}$



SCOPE
(a) Normal Load
B337-3
(b) Three-State Load
THÉVENIN EQUIVALENTS

 SEMICONDUCTOR

## AC Test Loads and Waveforms (continued)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| $\operatorname{tpxz}^{(-)}$ | 1.5V | $\mathrm{V}_{\mathrm{OH}} \frac{+}{0.5 \mathrm{~V} \frac{t}{4}}$ |
| $\operatorname{tpxz}^{(+)}$ | 2.6V |  |
| tPZX (+) | $\mathrm{V}_{\text {thc }}$ | $\mathrm{v}_{\mathrm{X}} \xrightarrow[4]{0.5 \mathrm{~V}+} \mathrm{V}_{\mathrm{OH}}$ |
| tPZX (-) | $\mathrm{V}_{\text {thc }}$ | $\mathrm{v}_{\mathrm{X}} \frac{\downarrow}{0.5 \mathrm{~V} \frac{\downarrow}{4}}$ |

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | Commercial |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 |  | 9 |  | 8 |  | 10 |  | 12 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {IICO}}$ | Input Register Clock to Output Delay |  | 7 |  | 9 |  | 8 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{P}}$ | Clock Period ( $\left.\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)^{[3]}$ | 6.4 |  | 8.8 |  | 7.6 |  | 10.4 |  | 12.4 |  | ns |
| $\mathrm{f}_{\text {MAXD }}$ | Maximum Frequency Data Path (Lower of $1 / \mathrm{t}_{\text {ICO }}$ and $\left.1 / \mathrm{t}_{\mathrm{P}}\right)^{[3,6]}$ |  | 142 |  | 111 |  | 125 |  | 96 |  | 80 | MHz |
| $\mathrm{t}_{\text {WH }}$ | Clock Width HIGH ${ }^{[3]}$ | 3.2 |  | 4.4 |  | 3.8 |  | 5.2 |  | 6.2 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Clock Width LOW ${ }^{[3]}$ | 3.2 |  | 4.4 |  | 3.8 |  | 5.2 |  | 6.2 |  | ns |
| tOH | Output Hold After Clock High | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input Set-Up Time | 2 |  | 3 |  | 2.5 |  | 3 |  | 3.5 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Hold Time | 2 |  | 3 |  | 2.5 |  | 3 |  | 3.5 |  | ns |
| tPXZ | Pin 15 to Output Disable Delay ${ }^{[7]}$ |  | 7 |  | 10 |  | 8.5 |  | 11.5 |  | 14.5 | ns |
| $t_{\text {PZX }}$ | Pin 15 to Output Enable Delay |  | 7 |  | 10 |  | 8.5 |  | 11.5 |  | 14.5 | ns |
| $t_{\text {PR }}$ | Power-Up Reset Time ${ }^{[8]}$ |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 | $\mu \mathrm{s}$ |

Notes:
5. AC test load is used for all parameters except where noted.
6. Maximum frequency data path ( $f_{\text {MAXD }}$ ) is limited by $1 / t_{\text {ICO }}$ for the 7 and $9-n s$ commercial and the $8-n s$ military versions. Maximum frequency data path ( $\mathrm{f}_{\text {MAXD }}$ ) is limited by $1 / \mathrm{tp}$ for the 10 - and $12-\mathrm{ns}$ military versions.
7. This parameter is measured as the time that the previous output data state remains stable after the output disable signal is received. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}}$ Min. or a previous LOW level has risen to 0.5 volts above $\mathrm{V}_{\mathrm{OL}}$ Max.
8. This part has been designed with the capability to reset during system power-up. Following power-up, the input registers will be reset to a
logicLOW state. The output state will depend on how the array is programmed. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied. The clock signal input must be in a valid LOW state ( $\mathrm{V}_{\text {IN }}$ less than 0.8 V ) or a valid HIGH state ( $\mathrm{V}_{\text {IN }}$ greater than 2.2 V ) prior to occurrence of the $10 \%$ level on the monotonically rising power supply voltage. In addition, the clock input signal must remain stable in that valid state, as indicated, until the $90 \%$ level on the power supply voltage has been reached. The clock signal may transition LOW to HIGH to clock in new data or to execute a synchronous preset after the indicated delay ( $\mathrm{t}_{\mathrm{PR}}+\mathrm{t}_{\mathrm{IS}}$ ) has been observed.

## Switching Waveform



## Power-Up Reset Waveform ${ }^{[8]}$



## CY7B337 Logic Diagram


$\qquad$ , $\qquad$
Ordering Information

| $\begin{aligned} & \mathbf{t}_{(\mathbf{n S O}}^{(\mathbf{n s})} \end{aligned}$ | $\begin{aligned} & \mathbf{f}_{\mathrm{MAXD}} \\ & (\mathbf{M H z}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 7 | 142 | CY7B337-7PC | P21 | Commercial |
|  |  | CY7B337-7DC | D22 |  |
|  |  | CY7B337-7JC | J64 |  |
|  |  | CY7B337-7VC | V21 |  |
| 8 | 125 | CY7B337-8DMB | D22 | Military |
|  |  | CY7B337-8LMB | L64 |  |
| 9 | 111 | CY7B337-9PC | P21 | Commercial |
|  |  | CY7B337-9DC | D22 |  |
|  |  | CY7B337-9JC | J64 |  |
|  |  | CY7B337-9VC | V21 |  |
| 10 | 96 | CY7B337-10DMB | D22 | Military |
|  |  | CY7B337-10LMB | L64 |  |
| 12 | 80 | CY7B337-12DMB | D22 | Military |
|  |  | CY7B337-12LMB | L64 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{t}_{\mathrm{ICO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PXZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |

Document \#: 38-00139-B

## Features

- Very high performance decoder with latched outputs
$-\mathbf{t}_{\text {PD }}=6 \mathrm{~ns}$
$-\mathrm{t}_{\text {LEO }}=5.5 \mathrm{~ns}$
$-\mathrm{t}_{\text {IS }}=3 \mathrm{~ns}$
- 12 inputs
- 8 latched outputs
- 2 product terms per output
- Asynchronous output enable
- Power-on reset
- High noise immunity
- >2001V input protection from electrostatic discharge
- Advanced BiCMOS technology
- Available in 28-pin 300-mil PDIP and CerDIP, and in SOJ, PLCC, and LCC packages


## Functional Description

The CY7B338 is a 6-ns, 28-pin programmable logic device specially designed for decoding applications with high-performance general-purpose processors and fast state machines.
There are twelve inputs that feed into the 24 by 16 programmable array. Processed data from the programmable array is delivered to the eight output latches. When the latch enable input is HIGH, the output latches are transparent and data from the array is available to the output buffers. When the latch enable input goes from HIGH to LOW, the latch contents are frozen.

## 6-ns BiCMOS PAL® with Output Latches

There are two product terms per output. However, only one product term is used to sum products from the array; the other product term is used to control the threestate output buffers. This output enable product term is ANDed with the complement of the output enable input pin to generate the output enable signal for each output buffer.
Additional features of the CY7B338 include a power-on reset circuit that initializes all output latches to a " 0 " upon pow-er-up, and six centrally located power pins (two V $\mathrm{V}_{\mathrm{CC}}$ pins and four ground pins), which improve noise margins.
The CY7B338 is available in a wide variety of package types including 28 -pin, $300-$ mil plastic and ceramic DIPs, SOJs, LCCs, and PLCCs.

## Logic Block Diagram and DIP/SOJ Pinout

## Pin Configuration



Selection Guide

| Generic <br> Part Number | t $_{\text {PD }}$ (ns) |  | t $_{\text {LEO (ns) }}$ |  | ICC (mA) |  | t $_{\text {IS (ns) }}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l | Mil | Com'l | Mil | Com'l | Mil | Com'l | Mil |
| 7B338-6 | 6 |  | 5.5 |  | 180 |  | 3 |  |
| 7B338-7 |  | 7 |  | 6.5 |  | 180 |  | 4 |
| 7B338-8 | 8 |  | 7.5 |  | 180 |  | 5 |  |
| 7B338-10 |  | 10 |  | 8 |  | 180 |  | 5 |
| 7B338-12 |  | 12 |  | 9.5 |  | 180 |  | 6 |

PAL is a registered trademark of Monolithic Memories Inc.

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $. \ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied $\qquad$

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Supply Voltage to Ground Potential
(Pins 7 and 22 to Pins $8,20,21$, and 23) $\ldots . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High ZState $\ldots \ldots \ldots \ldots \ldots \ldots . .$.
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots$.
Output Current into Outputs (LOW) ................ 12 mA
DCInput Current ...................... -30 mA to +5 mA
(Exceptduring programming)
Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  |  | 7B338 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | Com'l | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | Mil | 2.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Com'l |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | Mil |  | 0.4 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 2.7 \mathrm{~V}$ |  |  | -250 | 25 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 2.7 \mathrm{~V}$ |  |  | -100 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {S }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[2]}$ |  |  | $-30$ | -130 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Disabled (in High Z State), Device Operating at $f_{\text {MAX }}$ |  | Com'l |  | 180 | mA |
|  |  |  |  | Mil |  | 180 |  |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | 11 | 10 | pF |
| C OUT | OutputCapacitance | 9 | 10 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

DC Programming Voltage
9.5 V

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883 Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
Operating Range

| Ambient <br> Range | Vemperature $^{c \mid}$ |  |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

3. Tested initially and after any design or process changes that may affect these parameters.
4. The normal test load is used for all parameters except for $t_{E R}, t_{E A}$, $t_{P X Z}$, and $t_{P Z X}$, which are tested using the three-state load.

## AC Test Loads and Waveforms ${ }^{[4]}$


(a) Normal Load

B338-3
Equivalent to: THEVENIN EQUIVALENTS

(b) Three-State Load

Commercial

ALL INPUT PULSES


B338-4
B338-5


## AC Test Loads and Waveforms (continued)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ER}}(-) \\ & \mathrm{t}_{\mathrm{PXZ}}(-) \end{aligned}$ | 1.5 V |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ER}}(+) \\ & \mathrm{t}_{\mathrm{PXZ}}(+) \end{aligned}$ | 2.6 V |  |
| $\begin{aligned} & \operatorname{tex}_{\operatorname{texx}(+)}+(+) \end{aligned}$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V}+\underset{\sim}{\downarrow} / \mathrm{L}} \mathrm{~V}_{\mathrm{OH}}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{EA}}(-) \\ & \mathrm{t}_{\mathrm{PZX}}(-) \end{aligned}$ | $\mathrm{V}_{\text {thc }}$ |  |

Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | Commercial |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 6 |  | 8 |  | 7 |  | 10 |  | 12 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {PD }}$ | Input to Output PropagationDelay |  | 6 |  | 8 |  | 7 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{P}}$ | Clock Period ( $\left.\mathrm{twH}^{+} \mathrm{t}_{\mathrm{WL}}\right)^{[3]}$ | 6.4 |  | 8.8 |  | 7.6 |  | 10.4 |  | 12.4 |  | ns |
| $\mathrm{f}_{\text {MAXD }}$ | Maximum Frequency Data Path $\left(1 / \mathrm{t}_{\mathrm{P}}\right)^{[3]}$ |  | 156 |  | 113 |  | 131 |  | 96 |  | 80 | MHz |
| $\mathrm{t}_{\mathrm{WH}}$ | Latch Enable HIGH ${ }^{[3]}$ | 3.2 |  | 4.4 |  | 3.8 |  | 5.2 |  | 6.2 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | Latch Enable LOW ${ }^{3]}$ | 3.2 |  | 4.4 |  | 3.8 |  | 5.2 |  | 6.2 |  | ns |
| ${ }^{\text {L LEO }}$ | Latch Enable to Output Delay |  | 5.5 |  | 7.5 |  | 6.5 |  | 8 |  | 9.5 | ns |
| ${ }^{\text {L }}$ LOH | Output Hold After Latch Enable | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input Set-Up Time | 3 |  | 5 |  | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Hold Time | 0.5 |  | 0.5 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[6]}$ |  | 9 |  | 13 |  | 11 |  | 14 |  | 17 | ns |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay |  | 9 |  | 13 |  | 11 |  | 14 |  | 17 | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 15 to Output Disable Delay ${ }^{[5]}$ |  | 7 |  | 10 |  | 8.5 |  | 11.5 |  | 14.5 | ns |
| $\mathrm{t}_{\text {PZX }}$ | Pin 15 to Output Enable Delay |  | 7 |  | 10 |  | 8.5 |  | 11.5 |  | 14.5 | ns |
| $\mathrm{t}_{\text {PR }}$ | Power-Up Reset Time ${ }^{[7]}$ |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 | $\mu \mathrm{s}$ |

## Notes:

5. AC test load is used for all parameters except where noted.
6. This parameter is measured as the time that the previous output data state remains stable after the output disable signal is received. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}} \mathrm{Min}$. or a previous LOW level has risen to 0.5 volts above $\mathrm{V}_{\mathrm{OL}}$ Max.
7. This part has been designed with the capability to reset during system power-up. Following power-up, the output latches will be reset to a logic LOW state. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied. The latch enable input must be in a valid LOW state ( $V_{\text {IN }}$ less than 0.8 V ) prior to occurrence of the $10 \%$ level on the monotonically rising power supply voltage. In addition, the latch enable signal must remain stable in that valid LOW state, as indicated, until the $90 \%$ level on the power supply voltage has been reached. The latch enable is allowed to change from its LOW state only after the indicated delay ( $t_{P R}$ ) has been observed.

## Switching Waveform



B338-6
Power-Up Reset Waveform ${ }^{[7]}$



Ordering Information

| $\begin{aligned} & \mathbf{t}_{\text {tp }} \\ & (\mathbf{n s}) \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\text {Les }} \end{aligned}$ | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 5.5 | CY7B338-6PC | P21 | Commercial |
|  |  | CY7B338-6DC | D22 |  |
|  |  | CY7B338-6JC | J64 |  |
|  |  | CY7B338-6VC | V21 |  |
| 7 | 6.5 | CY7B338-7DMB | D22 | Military |
|  |  | CY7B338-7LMB | L64 |  |
| 8 | 7.5 | CY7B338-8PC | P21 | Commercial |
|  |  | CY7B338-8DC | D22 |  |
|  |  | CY7B338-8JC | J64 |  |
|  |  | CY7B338-8VC | V21 |  |
| 10 | 8 | CY7B338-10DMB | D22 | Military |
|  |  | CY7B338-10LMB | L64 |  |
| 12 | 9.5 | CY7B338-12DMB | D22 | Military |
|  |  | CY7B338-12LMB | L64 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LEO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ER}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{EA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PXZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |

Document \#: 38-00133-B

## Features

- Very high performance decoder with latched outputs
$-\mathbf{t}_{\text {PD }}=7 \mathrm{~ns}$
$-\mathrm{t}_{\text {LEO }}=5.5 \mathrm{~ns}$
$-\mathrm{t}_{\mathrm{IS}}=4 \mathrm{~ns}$
- 12 inputs
- 8 latched outputs
- 4 product terms per output
- Asynchronous output enable
- Power-on reset
- High noise immunity
- >2001V input protection from electrostatic discharge
- Advanced BiCMOS technology
- Available in 28-pin 300-mil PDIP and CerDIP, and in SOJ, PLCC, and LCC packages


## Functional Description

The CY7B339 is a 7-ns, 28-pin programmable logic device specially designed for decoding applications with high-performance general-purpose processors and fast state machines.
There are twelve inputs that feed into the 24 by 32 programmable array. Processed data from the programmable array is delivered to the eight output latches. When the latch enable input is HIGH, the output latches are transparent and data from the array is available to the output buffers. When the latch enable input goes from HIGH to LOW, the latch contents are frozen.

## 7-ns BiCMOS PAL® with Output Latches

There are four product terms per output and all outputs can be three-stated using the output enable signal.
Additional features of the CY7B339 include a power-on reset circuit that initializes all output latches to a " 0 " upon pow-er-up, and six centrally located power pins (two $\mathrm{V}_{\mathrm{CC}}$ pins and four ground pins), which improve noise margins.
The CY7B339 is available in a wide variety of package types including 28-pin, 300 -mil plastic and ceramic DIPs, SOJs, LCCs, and PLCCs.


B339-2

B339-1

## Selection Guide

| Generic Part Number | $\mathbf{t P D}^{\text {( }} \mathrm{ns}$ ) |  | $\mathrm{t}_{\text {LEO }}$ ( ns ) |  | $I_{\text {CC }}(\mathrm{mA})$ |  | $\mathrm{tIS}_{\text {( }} \mathrm{ns}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l | Mil | Com'l | Mil | Com' | Mil | Com'l | Mil |
| 7B339-7 | 7 |  | 5.5 |  | 180 |  | 4 |  |
| 78339-8 |  | 8 |  | 6.5 |  | 180 |  | 5 |
| 7B339-9 | 9 |  | 7.5 |  | 180 |  | 6 |  |
| 7B339-10 |  | 10 |  | 8 |  | 180 |  | 6 |
| 7B339-12 |  | 12 |  | 9.5 |  | 180 |  | 7 |

PAL is a registered trademark of Monolithic Memories Inc.

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $. \ldots . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pins 7 and 22 to Pins $8,20,21$, and 23) $\ldots . .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ Max.
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots$.
Output Current into Outputs (LOW) ................. 12 mA
DC Input Current ...................... -30 mA to +5 mA
(Exceptduringprogramming)

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $\left.{ }^{[1]}\right]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  |  | 7B339 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | Com'l | 2.4 |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | Mil | 2.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Com'l |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | Mil |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Input Logical HIGH Voltage for All Inputs |  |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Input Logical LOW Voltage for All Inputs |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., 0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 2.7 \mathrm{~V}$ |  |  | -250 | 25 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\text {CC }}=$ Max., $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 2.7 \mathrm{~V}$ |  |  | -100 | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[2]}$ |  |  | -30 | -130 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Disabled (in High Z State), Device Operating at $f_{\text {MAX }}$ |  | Com'1 |  | 180 | $\mathrm{mA}$ |
|  |  |  |  | Mil |  | 180 |  |

Capacitance ${ }^{[3]}$

| Parameters | Description | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| C IN $^{\text {IN }}$ | InputCapacitance | 11 | 10 | pF |
| COUT | OutputCapacitance | 9 | 10 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
3. Tested initially and after any design or process changes that may affect these parameters.
4. The normal test load is used for all parameters except for tpxz and $t_{P Z X}$, which are tested using the three-state load.

AC Test Loads and Waveforms ${ }^{[4]}$


SEMICONDUCTOR

## AC Test Loads and Waveforms (continued)

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {PXZ }}(-)$ | 1.5 V |  |
| $\mathrm{t}_{\text {PXZ }}(+)$ | 2.6V |  |
| $\mathrm{t}_{\text {PZX }}(+)$ | $\mathrm{V}_{\text {thc }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow{0.5 \mathrm{~V} \downarrow}$ |
| $\mathrm{t}_{\text {PZX }}(-)$ | $\mathrm{V}_{\text {thc }}$ |  |

## Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | Commercial |  |  |  | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 |  | 9 |  | 8 |  | 10 |  | 12 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output Propagation Delay |  | 7 |  | 9 |  | 8 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{P}}$ | Clock Period ( $\left.\mathrm{tWH}^{+}+\mathrm{t}_{\mathrm{WL}}\right)^{[3]}$ | 6.4 |  | 8.8 |  | 7.6 |  | 10.4 |  | 12.4 |  | ns |
| $\mathrm{f}_{\text {MAXD }}$ | Maximum Frequency Data Path (Lower of $1 / t_{P}$ and $\left.1 / t_{P D}\right)^{[3,6]}$ |  | 142 |  | 111 |  | 125 |  | 96 |  | 80 | MHz |
| $\mathrm{t}_{\text {WH }}$ | Latch Enable HIGH ${ }^{[3]}$ | 3.2 |  | 4.4 |  | 3.8 |  | 5.2 |  | 6.2 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ | Latch Enable LOW ${ }^{3]}$ | 3.2 |  | 4.4 |  | 3.8 |  | 5.2 |  | 6.2 |  | ns |
| $\mathrm{t}_{\text {LEO }}$ | Latch Enable to Output Delay |  | 5.5 |  | 7.5 |  | 6.5 |  | 8 |  | 9.5 | ns |
| $\mathrm{t}_{\text {LOH }}$ | Output Hold After Latch Enable | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input Set-Up Time | 4 |  | 6 |  | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Hold Time | 0.5 |  | 0.5 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 15 to Output Disable Delay ${ }^{[7]}$ |  | 7 |  | 10 |  | 8.5 |  | 11.5 |  | 14.5 | ns |
| $\mathrm{t}_{\text {PZX }}$ | Pin 15 to Output Enable Delay |  | 7 |  | 10 |  | 8.5 |  | 11.5 |  | 14.5 | ns |
| $\mathrm{t}_{\mathrm{PR}}$ | Power-Up Reset Time ${ }^{[8]}$ |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 | $\mu \mathrm{s}$ |

Notes:
5. AC test load is used for all parameters except where noted.
6. Maximum frequency data path ( $\mathrm{f}_{\mathrm{MAXD}}$ ) is limited by $1 / \mathrm{tpD}_{\text {p }}$ for the 7 and $9-\mathrm{ns}$ commercial and the 8 -ns military versions. Maximum frequency data path ( $\mathrm{f}_{\mathrm{MAXD}}$ ) is limited by $1 / \mathrm{t}_{\mathrm{P}}$ for the 10 - and 12 -ns military versions.
7. This parameter is measured as the time that the previous output data state remains stable after the output disable signal is received. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}}$ Min. or a previous LOW level has risen to 0.5 volts above VOL Max.
8. This part has been designed with the capability to reset during system power-up. Following power-up, the output latches will be reset to a logic LOW state. To insure proper operation, the rise in $\mathrm{V}_{\mathrm{CC}}$ must be monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied. The latch enable input must be in a valid LOW state ( $\mathrm{V}_{\text {IN }}$ less than 0.8 V ) prior to occurrence of the $10 \%$ level on the monotonically rising power supply voltage. In addition, the latch enable signal must remain stable in that valid LOW state, as indicated, until the $90 \%$ level on the power supply voltage has been reached. The latch enable is allowed to change from its LOW state only after the indicated delay ( $\mathrm{t}_{\mathrm{PR}}$ ) has been observed.

Switching Waveform


## Power-Up Reset Waveform ${ }^{[7]}$




Ordering Information

| $\begin{aligned} & \hline \mathbf{t P D} \\ & (\mathbf{n s}) \end{aligned}$ | $\underset{\substack{\mathbf{t}_{\text {LEO }}}}{ }$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 7 | 5.5 | CY7B339-7PC | P21 | Commercial |
|  |  | CY7B339-7DC | D22 |  |
|  |  | CY7B339-7JC | J64 |  |
|  |  | CY7B339-7VC | V21 |  |
| 8 | 6.5 | CY7B339-8DMB | D22 | Military |
|  |  | CY7B339-8LMB | L64 |  |
| 9 | 7.5 | CY7B339-9PC | P21 | Commercial |
|  |  | CY7B339-9DC | D22 |  |
|  |  | CY7B339-9JC | J64 |  |
|  |  | CY7B339-9VC | V21 |  |
| 10 | 8 | CY7B339-10DMB | D22 | Military |
|  |  | CY7B339-10LMB | L64 |  |
| 12 | 9.5 | CY7B339-12DMB | D22 | Military |
|  |  | CY7B339-12LMB | L64 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\text {pD }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{I}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{I}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LEO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PXZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZX}}$ | $7,8,9,10,11$ |

Document \#: 38-00138-B

## Features

- Erasable, user-configurable CMOS EPLDS capable of implementing highdensity custom logic functions
- Advanced 0.8 -micron double-metal CMOS EPROM technology
- Multiple Array MatriX architecture optimized for speed, density, and straightforward design implementation
- Typical clock frequency $=50 \mathrm{MHz}$
- Programmable Interconnect Array (PIA) simplifies routing
-Flexible macrocells increase utilization
- Programmable clock control
- Expander product terms implement complex logic functions
- MAX+PLUS ${ }^{\circledR}$ development system eases design
- Runs on IBM PC/AT® and compatible machines
- Hierarchical schematic capture with 7400 series TTL and custom macrofunctions
-State machine and Boolean entry
- Graphical delay path calculator
-Automatic error location
-Timing simulation
-Graphical interactive entry of waveforms


## General Description

The Cypress Multiple Array MatriX (MAX®) family of EPLDs provides a user-configurable, high-density solution to general-purpose logic integration requirements. With the combination of innovative architecture and state-of-the-art process, the MAX EPLDs offer LSI density without sacrificing speed.
The MAX architecture makes it ideal for replacing large amounts of TTL SSI and MSI logic. For example, a 74161 counter utilizes only $3 \%$ of the 128 macrocells available in the CY7C342. Similarly, a 74151 8-to-1 multiplexer consumes less than $1 \%$ of the over 1,000 product terms in the CY7C342. This allows the designer to replace 50 or more TTL packages with just one MAX EPLD. The family comes in a range of densities, shown below. By standardizing on a few MAX building blocks, the designer can replace hundreds of different 7400 series part numbers currently used in most digital systems.
The family is based on an architecture of flexible macrocells grouped together into Logic Array Blocks (LABs). Within the LAB is a group of additional product terms called expander product terms. These expanders are used and shared by the macrocells, allowing complex functions of up to 35 product terms to be easily implemented in a single macrocell. A

Programmable Interconnect Array (PIA) globally routes all signals within devices containing more than one LAB. This architecture is fabricated on the Cypress advanced 0.8 -micron, double-layer-metal CMOS EPROM process, yielding devices with significantly higher integration density and system clock speed than the largest of previous generation EPLDs.
The density and flexibility of the CY7C340 family is accessed using the MAX + PLUS development system. A PCbased design system, MAX+PLUS is optimized specifically for the CY7C340 family architecture, providing efficient design processing. A hierarchical schematic entry mechanism is used to capture the design. State machine, truth table, and Boolean equation entry mechanisms are also supported, and may be mixed with schematic capture. The powerful design processor performs minimization and logic synthesis, then automatically fits the design into the desired EPLD. Design verification is done using a timing simulator, which provides full AC simulation, along with an interactive graphic waveform editor package to speed waveform creation and debugging. During design processing a sophisticated automatic error locator shows exactly where the error occurred by popping the designer back into the schematic at the exact error location.

## Max Family Members

| Feature | CY7C344 | CY7C343 | CY7C342 | CY7C341 |
| :--- | :---: | :---: | :---: | :---: |
| Macrocells | 32 | 64 | 128 | 192 |
| MAX Flip-Flops | 32 | 64 | 128 | 192 |
| MAX Latches ${ }^{[1]}$ | 64 | 128 | 256 | 384 |
| MAX Inputs ${ }^{[3]}$ | 23 | 35 | 59 | 71 |
| MAX Outputs | 16 | 28 | 52 | 64 |
| Packages | $28 H, J, W, D$ | $44 H, J$ | $68 H, J, R, G$ | $84 H, J, R, G$ |

Key: D_DIP; G_Pin Grid Array; H—Windowed Ceramic Leaded Chip Carrier; J—J-Lead Chip Carrier; R—Windowed Pin Grid Array; W-Windowed Ceramic DIP

## Notes:

1. When all expander product terms are used to implement latches. 2. With one output.

PAL is a registered trademark of Monolithic Memories Inc.
MAX and MAX + PLUS are registered trademarks of Altera Corporation.
IBM and IBM PC/AT are registered trademarks of International Business Machines Corporation.

SEMICONDUCTOR


Figure 1. Key MAX Features

## Functional Description

## The Logic Array Block

The logic array block, shown in Figure 2, is the heart of the MAX architecture. It consists of a macrocell array, expander product term array, and an I/O block. The number of macrocells, expanders, and I/O vary, depending upon the device used. Global feedback of all signals is provided within a LAB, giving each functional block complete access to the LAB resources. The LAB itself is fed by the programmable interconnect array and dedicated input bus. The feedbacks of the macrocells and I/O pins feed the PIA, providing access to them through other LABs in the device. The members of the CY7C340 family of EPLDs that have a single LAB use a global bus, so a PIA is not needed (see Figure 3).

## The MAX Macrocell

Traditionally, PLDs have been divided into either PLA (programmable AND, programmable OR), or PAL® (programmable AND, fixed OR) architectures. PLDs of the latter type provide faster input-to-output delays, but can be inefficient due to fixed allocation of product terms. Statistical analysis of PLD logic designs has shown that $70 \%$ of all logic functions (per macrocell) require three product terms or less.
The macrocell structure of MAX has been optimized to handle variable product term requirements. As shown in Figure 4, each macrocell consists of a product term array and a configurable register. In the macrocell, combinatorial logic is implemented with three product terms ORed together, which then feeds an XOR gate. The second input to the XOR gate is also controlled by a product term, providing the ability to control active HIGH or active LOW logic and to implement T- and JK-type flip-flops. The MAX+PLUS software will also use this gate to implement complex mutually exclusive-OR arithmetic logic functions, or to do

DeMorgan's Inversion, reducing the number of product terms required to implement a function.
If more product terms are required to implement a given function, they may be added to the macrocell from the expander product term array. These additional product terms may be added to any macrocell, allowing the designer to build gate-intensive logic, such as address decoders, adders, comparators, and complex state machines, without using extra macrocells.
The register within the macrocell may be programmed for either $\mathrm{D}, \mathrm{T}, \mathrm{JK}$, or RS operation. It may alternately be configured as a flow-through latch for minimum input-to-output delays, or bypassed entirely for purely combinatorial logic. In addition, each register supports both asynchronous preset and clear, allowing asynchronous loading of counters of shift registers, as found in many standard TTL functions. These registers may be clocked with a synchronous system clock, or clocked independently from the logic array.

## Expander Product Terms

The expander product terms, as shown in Figure 5, are fed by the dedicated input bus, the programmable interconnect array, the macrocell feedback, the expanders themselves, and the I/O pin feedbacks. The outputs of the expanders then go to each and every product term in the macrocell array. This allows expanders to be "shared" by the product terms in the logic array block. One expander may feed all macrocells in the LAB, or even multiple product terms in the same macrocell. Since these expanders feed the secondary product terms (preset, clear, clock, and output enable) of each macrocell, complex logic functions may be implemented without utilizing another macrocell. Likewise, expanders may feed and be shared by other expanders, to implement complex multilevel logic and input latches.


SEMICONDUCTOR


Figure 4. Macrocell Block Diagram


C340-5

Figure 5. Expander Product Terms

## Functional Description (continued) <br> I/O Block

Separate from the macrocell array is the I/O control block of the LAB. Figure 6 shows the I/O block diagram. The three-state buffer is controlled by a macrocell product term and the drives the I/O pad. The input of this buffer comes from a macrocell within the associated LAB. The feedback path from the I/O pin may feed other blocks within the LAB, as well as the PIA.
By decoupling the I/O pins from the flip-flops, all the registers in the LAB are "buried," allowing the I/O pins to be used as dedicated outputs, bidirectional outputs, or as additional dedicated inputs. Therefore, applications requiring many buried flip-flops, such as counters, shift registers, and state machines, no longer consume both the macrocell register and the associated I/O pin, as in earlier devices.

## The Programmable Interconnect Array

PLD density and speed has traditionally been limited by signal routing; i.e., getting signals from one macrocell to another. For smallerdevices, a single array is used and all signals are available to all macrocells. But as the devicesincrease in density, the number of signalsbeing routed becomes very large, increasing the amount of silicon used for interconnections. Also, because the signal must be global, the added loading on the internal connection path reduces

## Functional Description (continued)

the overall speed performance of the device. The MAX architecture solves these problems. It is based on the concept of small, flexible logic array blocks that, in the later devices, are interconnected by a PIA.
The PIA solves interconnect limitations by routing only the signals needed by each LAB. The architecture is designed so that every signal on the chip is within the PIA. The PIA is then programmed to give each LAB access to the signals that it requires. Consequently, each LAB receives only the signals needed. This effectively solves any routing problems that may arise in a design without degrading the performance of the device. Unlike masked or programmable gate arrays, which induce variable delays dependent on routing, the PIA has a fixed delay from point to point. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic.

## MAX + PLUS Development System Description

The PLDS-MAX + PLUS (Programmable Logic Design System) is a unified CAE system for designing logic with Cypress's CY7C340 family of EPLDs (Figure 7). PLDS-MAX+PLUS includes design entry, design processing, timing simulation, and device programming support. PLDS-MAX+PLUS runs on IBM PS/2, PC-AT, or compatible machines, and provides tools to quickly and efficiently create and verify complex logic designs.
The MAX + PLUS software compiles designs for MAX EPLDs in minutes. Designs may be entered with a variety of design entry mechanisms. MAX+PLUS supports hierarchical entry of both Graphic Design Files (GDFs) with the MAX+PLUS Graphic Editor, and Text Design Files (TDFs) with the Advanced Hardware Description Language (AHDL). The Graphic Editor offers advanced features such as multiple hierarchy levels, symbol editing, and a library of 7400 series devices as well as basic SSI gates. AHDL designs may be mixed into any level of the hierarchy or used on a standalone basis. AHDL is tailored especially for EPLD designs and includes support for complex Boolean and arithmetic functions, relational comparisons, multiple hierarchy levels, state machines with automatic state variable assignment, truth tables, and function calls.


Figure 6. I/O Block Diagram

In addition to multiple design entry mechanisms, MAX+PLUS includes a sophisticated compiler that uses advanced logic synthesis and minimization techniques in conjunction with heuristic fitting rules to efficiently place designs within MAX EPLDs. A programming file created by the compiler is then used by MAX+PLUS to program MAX devices with the QP2-MAX programming hardware.
Simulations may be performed with a powerful, event-driven timing simulator. The MAX+PLUS Simulator interactively displays timing results in the MAX+PLUS Waveform Editor. Hardcopy table and waveform output is also available. With the Waveform Editor, input vector waveforms may be entered, modified, grouped, and ungrouped. In addition, the Waveform Editor compares simulation runs and highlights the differences.
The integrated structure of MAX+PLUS provides features such as automatic error location and delay prediction. If a design contains an error in either a schematic or a text file, MAX+PLUS flags the error and takes the user to the actual location of the error in the original schematic or text file. In addition, propagation delays of critical paths may be determined in both the Graphic and Text Editors with the delay predictor. After the source and destination nodes are tagged, the shortest and longest timing delays are calculated.
MAX+PLUS provides a seamless design framework using a consistent graphical user interface throughout. This framework simplifies all stages of the design cycle: design entry, processing, verification, and programming. In addition, MAX + PLUS offers online help to aid the user.

## Design Entry

MAX+PLUS offers both graphic and text design entry methods. GDFs are entered with the MAX+PLUS Graphic Editor; Boolean equations, state machines, and truth tables may be entered with the MAX+PLUS Test Editor using AHDL. The ability to freely mix graphics and text files at all levels of the design hierarchy and to use either a top-down or bottom-up design method makes design entry simple and versatile.

## Graphic Editor

The Graphic Editor provides a mouse-driven, multi-windowed environment in which commands are entered with pop-up menus or simple keystrokes. The Hierarchy Display window, shown at the top, lists all schematics used in a design. The designer navigates the hierarchy by placing the cursor on the name of the design to be edited and clicking the left mouse button. The Total View window (next to the Hierarchy window) shows the entire design. By clicking on an area in this window, the user is moved to that area of the schematic. The Error Report window lists all warnings and errors in the compiled design; selecting an error with the cursor highlights the problem node and symbol. A design is edited in the main area, which may be enlarged by closing the auxiliary windows.
When entering a design, the user may choose from a library of over two hundred 7400 series and special-purpose macrofunctions that are all optimized for MAX architecture. In addition, the designer may create custom functions that can be used in any MAX + PLUS design.
To take advantage of the hierarchy features, the user first saves the entered design so the Graphic Editor can automatically create a symbol representing the design. This symbol may be used in a higher-level schematic or in another design. It may also be modified with the Symbol Editor.


Figure 7. MAX+PLUS Block Diagram
macrofunctions for designs that use buses. All macrofunctions have been optimized to maximize speed and utilization. Refer to the MAX + PLUS TTL MacroFunctions manual for more information on TTL macrofunctions.

## Design Processing

The MAX+PLUS Compiler processes MAX designs. The Compiler offers options that speed the processing and analysis of a design. The user can set the degree of detail of the Report File and the maximum number of errors generated. In addition, the user may select whether or not to extract a netlist file for simulation.
The Compiler compiles a design in increments. If a design has been previously processed, only the portion of the design that has been changed is re-extracted, which decreases the compilation time. This "Make" facility is an automatic feature of the Compile command.

The first module of the Compiler, the Compiler Netlist Extractor, extracts the netlist that is used to define the design from each file. At this time, design rules are checked for any errors. If errors are found, the Graphic Editor is invoked when the error appears in a GDF, and the Text Editor is invoked when the error appears in a TDF The Error Report window in both editors highlights the location of the error. A successfully extracted design is built into a database to be used by the Logic Synthesizer.
The Logic Synthesizer module translates and optimizes the userdefined logic for the MAX architecture. Any unused logic within the design is automatically removed. The Logic Synthesizer uses expert system synthesis rules to factor and map logic within the multilevel MAX architecture. It then chooses the approach that insures the most efficient use of silicon resources.
The next module, the Fitter, uses heuristic rules to optimally place the synthesized design into the chosen MAX EPLD. For MAX devices that have a Programmable Interconnect Array (PIA), the Fitter also routes the signals across this interconnect structure, so the designer doesn't have to worry about placement and routing issues. A Report File (.RPT) is issued by the Fitter, which shows design implementation as well as any unused resources in the EPLD. The designer can then determine how much additional logic may be placed in the EPLD.
A Simulator Netlist File (.SNF) may be extracted from the compiled design by the Simulator Netlist Extractor if simulation is desired. Finally, the Assembler creates a Programmer Object File (.POF) from the compiled design. This file is used with the QP2-MAX programming hardware to program the desired part.

## Delay Prediction and Probes

MAX+PLUS includes powerful analysis tools to verify and analyze the completed design. Delay analysis with the delay predictor may be performed interactively in the Graphic Editor, or in the Simulator. The Simulator is interactive and event-driven, yielding true timing and functional characteristics of the compiled design.
The delay predictor provides instant feedback about the timing of the processed design. After selecting the start point and end point of a path, the designer may determine the shortest and longest propagation delays of speed-critical paths.
Also, a designer may use probes to mark internal nodes in a design. The designer may enter a probe by placing the cursor on any node in a graphic design, selecting the SPE (Symbol:Probe:Enter) command, and then entering a unique name to define the probe. This name may then be used in the Graphic Editor, Simulator, and Waveform Editor to reference that node, so that lengthy hierarchical path names are avoided.

All MTA options may be listed in an MTA command file. With this file, the user may specify all information needed to configure the output.

## SNF2GDF Converter

SNF2GDF converts the SNF into logic schematics represented with basic gates and flip-flop elements. It uses the SNF's delay and connection information and creates a series of schematics fully annotated with propagation delay and set-up and hold information at each logic gate. Certain speed paths of a design may be specified for conversion, so the user may graphically analyze only the paths considered critical.
If State Machine or Boolean Equation design entry is used, SNF2GDF shows how the high-level description has been synthesized and placed into the MAX architecture.

## Device Programming

PLDS-MAX contains the basic hardware and software for programming the MAX EPLD family. Adapters are included for programming the CY7C344 (DIP and PLCC) and CY7C342 (PLCC) devices. Additional adapters supporting other MAX devices may be purchased separately. MAX+PLUS programming software drives the QP2-MAX programming hardware. The designer can use MAX+PLUS to program and verify MAX EPLDs. If the security bit of the device is not set to ON, the designer may also read the contents of a MAX device and use this information to program additional devices.

## System Requirements

## Minimum System Configuration

IBM PS/ 2 model 50 or higher, PC/AT or compatible computer.
PC-DOS version 3.1 or higher.
640 Kbytes RAM.
EGA, VGA or Hercules monochrome display.
20-MB hard disk drive.
1.2-MB $51 / 4^{\prime \prime}$ or $1.44-\mathrm{MB} 31 / 2^{\prime \prime}$ floppy disk drive.

Three-button serial port mouse.

## Recommended System Configuration

IBM PS/ 2 model 70 or higher, or Compaq $38620-\mathrm{MHz}$ computer.
PC-DOS version 3.3.
640 Kbytes of RAM plus 1 MB of expanded memory with LIM 3.2-compatible EMS driver.

VGA graphics display.
20-MB hard disk drive.
1.2-MB $51 / 4 \mathrm{I}$ or $1.44-\mathrm{MB} 31 / 2 \mathrm{I}$ floppy disk drive.

Three-button serial port mouse.

## Ordering Information

CY3200 MAX+PLUSSystem including:
CY3201 MAX+PLUS software, manuals, and key.

CY3202 QP2-MAX PLD programmer with CY3342 and CY3344 adapters.

CY3220 MAX+PLUS II System including:
CY3221 MAX+PLUS II software for Windows 386 , manuals, and key.

CY3202 QP2-MAX PLD programmer with CY3342 and CY3344 adapters.

## Device Adapters

| CY3340 | Adapter for CY7C341 in PLCCpackages. |
| :--- | :--- |
| CY3340F | Adapter for CY7C341 in PGApackages. |
| CY3342 | Adapter for CY7C342 in PLCCpackages. |
| CY3342F | Adapter for CY7C342 in Flatpack <br> packages. |
| CY3342R | Adapter for CY7C342 in PGApackages. |
| CY3344 | Adapter for CY7C344 in DIP and PLCC <br> packages. |
| CY33435 | Adapterfor CY7C343 in PLCCpackages. |

## Features

- 192 macrocells in 12 LABs
- 8 dedicated inputs, 64 bidirectional I/O pins
- Programmable interconnect array
- 384 expander product terms
- Available in 84-pin HLCC, PLCC, and PGA packages


## Functional Description

The CY7C341 is an Erasable Programmable Logic Device (EPLD) in which CMOSEPROM cells are used to configure logic functions within the device. The MAX architecture is $100 \%$ user configurable allowing the devices to accommodate a variety of independent logic functions.
The 192 macrocells in the CY7C341 are divided into 12 Logic Array Blocks (LABs), 16 per LAB. There are 384 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip.
The speed and density of the CY7C341 allows it to be used in a wide range of applications, from replacement of large amounts of 7400 series TTL logic, to complex controllers and multifunction chips. With greater than 37 times the functionality of 20 -pin PLDs, the CY7C341 allows the replacement of over 75 TTL devices. By replacing large amounts of logic, the CY7C341 reduces board space, part count, and increases system reliability.
Each LAB contains 16 macrocells. In LABs A, F, G, and L, 8 macrocells are connected to I/O pins and 8 are buried, while for LABs B, C, D, E, H, I, J, and K, 4 macrocells are connected to I/O pins and 12 are buried. Moreover, in addition to the I/O and buried macrocells, there are 32 single product term logic expanders in each LAB. Their use greatly enhances the capability of the macrocells without increasing the number of product terms in each macrocell.
Selection Guide

## Logic Array Blocks

There are 12 logic array blocks in the CY7C341. Each LAB consists of a macrocell array containing 16 macrocells, an expander product term array containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expander array, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/O feedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated.
Externally, the CY7C341 provides 8 dedicated inputs, one of which may be used as a system clock. There are 64 I/O pins that may be individually configured for input, output, or bidirectional data flow.

## Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.
Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

## Timing Delays

Timing delays within the CY7C341 may be easily determined using MAX+PLUS ${ }^{\circledR}$
software or by the model shown in Figure 1. The CY7C341 has fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information, the MAX + PLUS software provides a timing simulator.

## Design Recommendations

For proper operation, input and output pins must be constrained to the range GND $\leq\left(V_{\text {IN }}\right.$ or $\left.V_{\text {OUT }}\right) \leq V_{\text {CC }}$. Unused inputs must always be tied to an appropriate logic level (either $V_{C C}$ or GND). Each set of $V_{C C}$ and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least $0.2 \mu \mathrm{~F}$ must be connected between $\mathrm{V}_{\mathrm{CC}}$ and GND. For the most effective decoupling, each $V_{C C}$ pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

## Design Security

The CY7C341 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.
The CY7C341 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring $100 \%$ programming yield.
The erasable nature of these devices allows test programs to be used and erased during early stages of the production flow. The devices also contain on-board logic test circuitry to allow verification of function and AC specification once encapsulated in non-windowed packages.

|  |  | 7C341-30 | 7C341-35 | 7C341-40 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 40 |  |
| Maximum Operating | Commercial | 380 | 380 |  |
|  | Industrial | 480 | 480 |  |
|  | Military |  | 480 | 480 |
| Maximum Standby | Commercial | 360 | 360 |  |
|  | Industrial | 435 | 435 |  |
|  | Military |  | 435 | 435 |

MAX and MAX+PLUS are registered trademarks of Altera Corporation.

SEMICONDUCTOR
Logic Block Diagram


## Pin Configurations



PGA
Bottom View



Figure 1. CY7C341 Internal Timing Model

SEMICONDUCTOR

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Storage Temperature ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $\qquad$

$$
\text { - }-2-2
$$

Maximum Junction Temperature
(UnderBias) $\qquad$
Supply Voltage to Ground Potential . . . . . . . . . -2.0 V to +7.0 V
MaximumPowerDissipation ........................ 2500 mW
DCV ${ }_{\text {CC }}$ or GND Current 500 mA

DC Output Current, per Pin ........... -25 mA to +25 mA

DC Program Voltage . . . . . . . . . . . . . . . . . . . . . -2.0 V to +13.5 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}($ Case $)$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | CY7C341 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  | -0.3 | 0.8 | V |
| IIX | Input Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | -40 | +40 | $\mu \mathrm{A}$ |
| I OS | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}^{[3,4]}$ |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Power Supply Current (Standby) | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \text { (No Load) } \end{aligned}$ | Com'l |  | 360 | mA |
|  |  |  | Mil/Ind |  | 435 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current ${ }^{5]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or GND (No Load) } \\ & \mathrm{f}=1.0 \mathrm{MHz}^{[3,5]} \end{aligned}$ | Com'l |  | 380 | mA |
|  |  |  | Mil/Ind |  | 480 | mA |
| $\mathrm{t}_{\mathrm{R}}$ (Recommended) | Input Rise Time |  |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{F}}$ (Recommended) | Input Fall Time |  |  |  | 100 | ns |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| C COUT | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 20 | pF |  |

## Notes:

1. Minimum DC input is -0.3 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns .
2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
3. Guaranteed but not $100 \%$ tested.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
5. Thisparameter is measured with device programmed as a 16-bit counter in each LAB and is tested periodically by sampling production material.
6. Part (a) in AC Test Load and Waveforms is used for all parameters except $t_{E R}$ and $t_{X Z}$, which is used for part (b) in AC Test Load and Waveforms. All external timing parameters are measured referenced to external pins of the device.

## AC Test Loads and Waveforms


(a)

(b) C341-5

## ALL INPUT PULSES



C341-6

Equivalent to: THÉVENIN EQUIVALENT (commercial/military)
OUTPUT O-

External Synchronous Switching Characteristics Over the Operating Rangel ${ }^{[4]}$

| Parameters |  |  | 7C341-30 |  | 7C341-35 |  | 7C341-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Description |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD1 }}$ | Dedicated Input to Combinatorial Output Delay ${ }^{[7]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| $\mathrm{t}_{\text {PD2 }}$ | I/O Input to Combinatorial Output Delay ${ }^{[8]}$ | Com'l |  | 45 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 55 |  | 65 |  |
| $\mathrm{t}_{\text {PD3 }}$ | Dedicated Input to Combinatorial Output Delay with Expander Delay ${ }^{[9]}$ | Com'l |  | 44 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 55 |  | 65 |  |
| $\mathrm{t}_{\text {PD } 4}$ | I/O Input to Combinatorial Output Delay with Expander Delay $[3,10]$ | Com'l |  | 59 |  | 75 |  |  | ns |
|  |  | Mil |  |  |  | 75 |  | 90 |  |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable Delay ${ }^{[3,}$ '] | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[0]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| ${ }^{\text {cool }}$ | Synchronous Clock Input to Output Delay | Com'l |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 23 |  |
| ${ }^{\text {t }} \mathrm{CO} 2$ | Synchronous Clock to Local Feedback to Combinatorial Output ${ }^{[3,11]}$ | Com'l |  | 35 |  | 42 |  |  | ns |
|  |  | Mil |  |  |  | 42 |  | 48 |  |
| $\mathrm{t}_{\mathrm{S} 1}$ | Dedicated Input or FeedbackSet-up Time to Synchronous Clock Output ${ }^{[6,12]}$ | Com'l | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 28 |  |  |
| $\mathrm{t}_{\text {S } 2}$ | I/O Input Set-up Time to Synchronous Clock Input ${ }^{[8]}$ | Com'l | 39 |  | 45 |  |  |  | ns |
|  |  | Mil |  |  | 45 |  | 52 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time from Synchronous Clock Input ${ }^{[6]}$ | Com'l | 0 |  | 0 |  |  |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\text {WH }}$ | Synchronous Clock Input High Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| ${ }^{\text {twL }}$ | Synchronous Clock Input Low Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| $\mathrm{t}_{\mathrm{RW}}$ | $\text { Asynchronous Clear Width }{ }^{[3,6]}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{RR}}$ | Asynchronous Clear Recovery ${ }^{3}$, \%/] | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{RO}}$ | Asynchronous Clear to Registered Output Delay ${ }^{[5]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| tpw | $\text { AsynchronousPreset Width }{ }^{[3,6]}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{PR}}$ | AsynchronousPreset Recovery Timel ${ }^{[3,0]}$ | Com'l | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 40 |  |  |

External Synchronous Switching Characteristics Over the Operating Range ${ }^{[4]}$ (continued)

| Parameter | Description |  | 7C341-30 |  | 7C341-35 |  | 7C341-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{PO}}$ | Asynchronous Preset to Registered Output Delay ${ }^{[6]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 40 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Synchronous Clock to Local Feedback Input ${ }^{[3,13]}$ | Com'l |  | 3 |  | 5 |  |  | ns |
|  |  | Mil |  |  |  | 5 |  | 7 |  |
| $\mathrm{t}_{P}$ | External Synchronous Clock Period $\left(1 / \mathrm{t}_{\mathrm{MAX}}\right)^{[3]}$ | Com'l | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 30 |  |  |
| $\mathrm{f}_{\text {MAX1 }}$ | External Feedback Maximum Frequency$\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S} 1}\right)\right)^{[3,14]}$ | Com'l | 27.7 |  | 22.2 |  |  |  | MHz |
|  |  | Mil |  |  | 22.2 |  | 19.6 |  |  |
| $\mathrm{f}_{\mathrm{MAX} 2}$ | Internal Local Feedback Maximum Frequency , lesser of $\left(1 /\left(\mathrm{t}_{\mathrm{S} 1}+\mathrm{t}_{\mathrm{CF}}\right)\right.$ or $\left(1 / \mathrm{t}_{\mathrm{CO}}\right)^{[3,15]}$ | Com'l | 43 |  | 33 |  |  |  | MHz |
|  |  | Mil |  |  | 33 |  | 28.5 |  |  |
| $\mathrm{f}_{\text {MAX3 }}$ | Data Path Maximum Frequency, least of $1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right), 1 /\left(\mathrm{t}_{\mathrm{S} 1}+\mathrm{t}_{\mathrm{H}}\right)$ or $\left(1 / \mathrm{t}_{\mathrm{CO} 1}\right)^{[3,16]}$ | Com'l | 50 |  | 40.0 |  |  |  | MHz |
|  |  | Mil |  |  | 40.0 |  | 33.3 |  |  |
| $\mathrm{f}_{\text {MAX4 }}$ | Maximum Register Toggle Frequency$\left(1 /\left(t_{W L}+t_{W H}\right)\right)^{[3,17]}$ | Com'l | 50.0 |  | 40.0 |  |  |  | MHz |
|  |  | Mil |  |  | 40.0 |  | 33.3 |  |  |
| $\mathrm{t}_{\mathrm{OH}}$ | OutputDataStable Time from Synchronous Clock Input ${ }^{[3,18]}$ | Com'l | 3 |  | 3 |  |  |  | ns |
|  |  | Mil |  |  | 3 |  | 3 |  |  |

Notes:
7. This specification is a measure of the delay from input signal applied to a dedicated input to combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function. When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic.
If an input signal is applied to an I/O pin an additional delay equal to $t_{\text {PIA }}$ should be added to the comparable delay for a dedicated input. If expanders are used, add the maximum expander delay texp to the overall delay for the comparable delay without expanders.
8. This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
9. This specification is a measure of the delay from an input signal applied to a dedicated input to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic functions and includes the worst-case expander logic delay for one pass through the expander logic.
10. This specification is a measure of the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
11. This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used, register is synchronously clocked and all feedback is within the same LAB. This parameter is tested periodically by sampling production material.
12. If data is applied to an I/O input for capture by a macrocell register, the I/O pin set-up time minimums should be observed. These parameters are $\mathrm{t}_{\mathrm{S} 2}$ for synchronous operation and $\mathrm{t}_{\mathrm{AS} 2}$ for asynchronous operation.
13. This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, $\mathrm{t}_{\mathrm{S} 1}$, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
14. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs. All feedback is assumed to be local originating within the same LAB.
15. This specification indicates the guaranteed maximum frequency at which a state machine, with internal-only feedback, can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{CO} 1}$.
16. This frequency indicates the maximum frequency at which the device may operate in data path mode (dedicated input pin to output pin). This assumes data input signals are applied to dedicated input pins and no expander logic is used. If any of the data inputs are I/O pins, $\mathrm{t}_{\mathrm{S} 2}$ is the appropriate $\mathrm{t}_{\mathrm{S}}$ for calculation.
17. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which an individual output or buried register can be cycle by a clock signal applied to the dedicated clock input pin.
18. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.

## External Asynchronous Switching Characteristics Over the Operating Range ${ }^{[4]}$ (continued)

| Parameters | Description |  | 7C341-30 |  | 7C341-35 |  | 7C341-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{ACO}}$ | Dedicated Asynchronous Clock Input to Output Delay ${ }^{[6]}$ | Com'l |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 45 |  |
| $\mathrm{t}_{\mathrm{ACO} 2}$ | Asynchronous Clock Input to Local Feedback to Combinatorial Output ${ }^{[ }$ | Com'l |  | 46 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 55 |  | 64 |  |
| $\mathrm{t}_{\mathrm{AS} 1}$ | DedicatedInput or FeedbackSet-upTime to AsynchronousClock Input ${ }^{[6]}$ | Com'l | 6 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  |  |
| $\mathrm{t}_{\mathrm{AS} 2}$ | I/O Input Set-Up Time to Asynchronous Clock Input ${ }^{[6]}$ | Com'l | 27 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 33 |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Input Hold Time from Asynchronous Clock Input ${ }^{[6]}$ | Com'l | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12 |  |  |
| ${ }^{\text {tawh }}$ | Asynchronous Clock Input HIGH Time ${ }^{[6]}$ | Com'l | 14 |  | 16 |  |  |  | ns |
|  |  | Mil |  |  | 16 |  | 20 |  |  |
| $\mathrm{t}_{\text {AWL }}$ | Asynchronous Clock Input LOW Time ${ }^{[6,20]}$ | Com'l | 11 |  | 14 |  |  |  | ns |
|  |  | Mil |  |  | 14 |  | 20 |  |  |
| $\mathrm{t}_{\mathrm{ACF}}$ | Asynchronous Clock to Local Feedback Input ${ }^{[21]}$ | Com'l |  | 18 |  | 22 |  |  | ns |
|  |  | Mil |  |  |  | 22 |  | 26 |  |
| $\mathrm{t}_{\mathrm{AP}}$ | External Asynchronous Clock Period$\left(1 / \mathrm{t}_{\mathrm{MAX}}\right)$ | Com'l | 25 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 40 |  |  |
| $\mathrm{f}_{\text {MAXA1 }}$ | External Feedback Maximum Frequency in AsynchronousMode $1 /\left(\mathrm{t}_{\mathrm{ACO}}+\mathrm{t}_{\mathrm{AS} 1}\right)^{[22]}$ | Com'l | 27 |  | 23 |  |  |  | MHz |
|  |  | Mil |  |  | 23 |  | 18 |  |  |
| $\mathrm{f}_{\text {MAXA2 }}$ | Maximum Internal Asynchronous Frequency[23] | Com'l | 40 |  | 33.3 |  |  |  | MHz |
|  |  | Mil |  |  | 33.3 |  | 25 |  |  |
| $\mathrm{f}_{\text {MAXA3 }}$ | Data Path Maximum Frequency in AsynchronousMode ${ }^{[24]}$ | Com'l | 33.3 |  | 28.5 |  |  |  | MHz |
|  |  | Mil |  |  | 28.5 |  | 22.2 |  |  |
| $\mathrm{f}_{\text {MAXA4 }}$ | Maximum Asynchronous RegisterToggle Frequency $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\text {AWL }}\right)^{[25]}$ | Com'l | 40 |  | 33.3 |  |  |  | MHz |
|  |  | Mil |  |  | 33.3 |  | 25 |  |  |
| $\mathrm{t}_{\mathrm{AOH}}$ | Output Data Stable Time from Asynchronous Clock Input ${ }^{[26]}$ | Com'l | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  |  |

## Notes:

19. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to the dedicated clock input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
20. This parameter is measured with a positive-edge-triggered clock at the register. For negative-edge triggering, the $\mathrm{t}_{\mathrm{AWH}}$ and $\mathrm{t}_{\mathrm{AWL}}$ parameters must be swapped. If a given input is used to clock multiple registers with both positive and negative polarity, $\mathrm{t}_{\mathrm{AWH}}$ should be used for both $\mathrm{t}_{\mathrm{AWH}}$ and $\mathrm{t}_{\mathrm{AWL}}$.
21. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logicarrayinput. This delay plus the asynchronous register set-up time, $\mathrm{t}_{\mathrm{AS} 1}$, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, and assumes there is no expander logic in the clock path and the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material.
22. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with ex-
ternal feedback can operate. It is assumed that all data inputs, clock inputs, andfeedback signals are applied to dedicated inputs, and that no expander logic is employed in the clock signal path or data path.
23. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedback can operate. This parameter is determined by the lesser of $\left.\left(1 / t_{A C F}+t_{A S 1}\right)\right)$ or $\left(1 /\left(t_{A W H}+t_{A W L}\right)\right)$. If register output states must alsocontrol external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{ACO}} 1$.
24. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. Thisspecification is determined by the least of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 /\left(\mathrm{t}_{\mathrm{AS} 1}+\mathrm{t}_{\mathrm{AH}}\right)$ or $1 / \mathrm{t}_{\mathrm{ACO}}$. It assumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
25. This specification indicates the guaranteed maximum frequency at whichan individual output or buried register can be cycled inasynchronously clocked mode by a clock signal applied to an external dedicated input pin.
26. This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clock input applied to an external dedicated input pin.
,
$\qquad$
Switching Waveforms

## External Combinatorial



## External Synchronous



External Asynchronous


Internal Switching Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description |  | 7C341-30 |  | 7C341-35 |  | 7C341-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{IN}}$ | Dedicated Input Pad and Buffer Delay | Com'l |  | 7 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 11 |  |
| $\mathrm{t}_{\mathrm{IO}}$ | I/O Input Pad and Buffer Delay | Com'l |  | 6 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 12 |  |
| $\mathrm{t}_{\text {EXP }}$ | Expander Array Delay | Com'l |  | 14 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 25 |  |
| $\mathrm{t}_{\mathrm{L} A D}$ | Logic Array Data Delay | Com'l |  | 14 |  | 16 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 18 |  |
| $\mathrm{t}_{\text {LAC }}$ | Logic Array Control Delay | Com'l |  | 12 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 14 |  |
| ${ }^{\text {tod }}$ | Output Buffer and Pad Delay | Com'l |  | 5 |  | 6 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 7 |  |
| $\mathrm{t}_{\mathrm{ZX}}$ | Output Buffer Enable Delay ${ }^{[2 /]}$ | Com'l |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 15 |  |
| ${ }^{\text {t }} \mathrm{XZ}$ | Output Buffer Disable Delay | Com'l |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 13 |  | 15 |  |
| $\mathrm{t}_{\text {RSU }}$ | RegisterSet-Up Time Relative to Clock Signal at Register | Com'l | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\mathrm{RH}}$ | Register Hold Time Relative to Clock Signal at Register | Com'l | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\text {LATCH }}$ | Flow-ThroughLatch Delay | Com'l |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  |
| $\mathrm{t}_{\mathrm{RD}}$ | RegisterDelay | Com'l |  | 2 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 2 |  |
| $\mathrm{t}_{\text {COMB }}$ | Transparent Mode Delay ${ }^{[28]}$ | Com'l |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock Low Time | Com'l | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 12.5 |  | 15 |  |  |
| $\mathrm{t}_{\text {IC }}$ | Asynchronous Clock Logic Delay | Com'l |  | 16 |  | 18 |  |  | ns |
|  |  | Mil |  |  |  | 18 |  | 20 |  |
| $\mathrm{t}_{\text {ICS }}$ | Synchronous Clock Delay | Com'l |  | 2 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 4 |  |
| $\mathrm{t}_{\mathrm{FD}}$ | FeedbackDelay | Com'l |  | 1 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 3 |  |
| $\mathrm{t}_{\text {PRE }}$ | Asynchronous Register Preset Time | Com'l |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 8 |  |
| $\mathrm{t}_{\text {CLR }}$ | Asynchronous Register Clear Time | Com'l |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 8 |  |
| ${ }_{\text {tPCW }}$ | AsynchronousPreset and Clear Pulse Width | Com'1 | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 8 |  |  |
| ${ }_{\text {t PCR }}$ | AsynchronousPreset and Clear Recovery Time | Com'l | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 8 |  |  |
| ${ }_{\text {t PIA }}$ | ProgrammableInterconnect Array Delay Time | Com'1 |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 20 |  | 24 |  |

## Notes:

27. Sample tested only for an output change of 500 mV .
28. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.

## Switching Waveforms (continued)

Internal Combinatorial


Internal Asynchronous


External Asynchronous


## Switching Waveforms (continued)

## Internal Synchronous



## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CY7C341-30GC | G84 | Commercial |
|  | CY7C341-30HC | H84 |  |
|  | CY7C341-30JC | J83 |  |
|  | CY7C341-30RC | R84 |  |
| 35 | CY7C341-35GC | G84 |  |
|  | CY7C341-35HC | H84 |  |
|  | CY7C341-35JC | J83 |  |
|  | CY7C341-35RC | R84 |  |
|  | CY7C341-35HMB | H84 | Military |
|  | CY7C341-35RMB | R84 |  |
| 40 | CY7C341-40HMB | H84 |  |
|  | CY7C341-40RMB | R84 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 3}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 4}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACO} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AH}}$ | $7,8,9,10,11$ |

Document \#: 38-00137-C

## Features

- 128 macrocells in 8 LABs
- 8 dedicated inputs, 52 bidirectional I/O pins
- Programmable interconnect array
- Available in 68 -pin HLCC, PLCC, PGA, and Flatpack


## Functional Description

The CY7C342 is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The

MAX architecture is $100 \%$ user configurable, allowing the devices to accommodate a variety of independent logic functions.
The 128 macrocells in the CY7C342 are divided into 8 Logic Array Blocks (LABs), 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB.
Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip.

The speed and density of the CY7C342 allows it to be used in a wide range of applications, from replacement of large amounts of 7400 -series TTL logic, to complex controllers and multifunction chips. With greater than 25 times the functionality of 20 -pin PLDs, the CY7C342 allows the replacement of over 50 TTL devices. By replacing large amounts of logic, the CY7C342 reduces board space, part count, and increases system reliability.


MAX and MAX+PLUS are registered trademarks of Altera Corporation.

## Selection Guide

|  |  | 7C342-25 | 7C342-30 | 7C342-35 | 7C342-40 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 30 | 35 | 40 |
| Maximum Operating <br> Current (mA) | Commercial | 250 | 250 | 250 |  |
|  | Military |  | 320 | 320 | 320 |
|  | Industrial | 320 | 320 | 320 |  |
| Maximum Standby <br> Current (mA) | Commercial | 225 | 225 | 225 |  |
|  | Military |  | 275 | 275 | 275 |
|  | Industrial | 275 | 275 | 275 |  |

## Pin Configurations




SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Ambient Temperaturewith
Power Applied ............................. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Maximum Junction Temperature
(underbias)
$150^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -2.0 V to +7.0 V
MaximumPowerDissipation ........................ 2500 mW
DC $V_{C C}$ or GND Current
500 mA

DC Input Voltage ${ }^{[1]} \ldots \ldots \ldots \ldots \ldots . .$.
DC Program Voltage . . . . . . . . . . . . . . . . . . . . $\quad-2.0 \mathrm{~V}$ to +13.5 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}($ Case $)$ | $5 \mathrm{~V} \pm 10 \%$ |

DC Output Current per Pin -25 mA to +25 mA

## Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameter | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[3,4]}$ |  | -30 | -90 | mA |
| $\mathrm{I}_{\text {CC1 }}$ | PowerSupply Current (Standby) | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ (No Load) | Com'l |  | 225 | mA |
|  |  |  | Mil/Ind |  | 275 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current ${ }^{[5]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or GND (No Load) } \\ & \mathrm{f}=1.0 \mathrm{MHz}^{[4]} \end{aligned}$ | Com'l |  | 250 | mA |
|  |  |  | Mil/Ind |  | 320 |  |
| $\mathrm{t}_{\mathrm{R}}$ | Recommended Input Rise Time |  |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Recommended Input Fall Time |  |  |  | 100 | ns |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |
| C OUT | OutputCapacitance | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |

Notes:

1. Minimum DC input is -0.3 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns .
2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Guaranteed but not $100 \%$ tested.
5. This parameter is measured with device programmed as a 16 -bit counter in each LAB.
6. Part (a) in AC Test Load and Waveforms is used for all parameters except $t_{E R}$ and $t_{X Z}$, which is used for part (b) in AC Test Load and Waveforms. All external timing parameters are measured referenced to external pins of the device.

## AC Test Loads and Waveforms ${ }^{[4]}$



Equivalent to: THÉVENIN EQUIVALENT (commercial/military)
OUTPUT O— $163 \Omega$

## Logic Array Blocks

There are 8 logic array blocks in the CY7C342. Each LAB consists of a macrocell arraycontaining 16 macrocells, anexpander product termarray containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expanderarray, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/Ofeedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated.
Externally, the CY7C342 provides eight dedicated inputs, one of which may be used as a system clock. There are $52 \mathrm{I} / \mathrm{O}$ pins that may be individually configured for input, output, or bidirectional data flow.

## Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.
Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals that may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The resultis ease of design implementation, often in a signal pass, without the multiple internal logic placement and routing iterations
required for a programmable gate array to achieve design timing objectives.

## Timing Delays

Timingdelays within the CY7C342 maybe easily determinedusing MAX + PLUS $®$ software or by the model shown in Figure 1. The CY7C342 has fixed internal delays, allowing the user to determine the worst case timing delays for any design. Forcomplete timinginformation the MAX+PLUS software provides a timing simulator.

## Design Recommendations

Operation of the devices described herein with conditions above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C342 contains circuitry to protect device pins from high static voltages or electric fields, but normal precautions should be taken to avoid application of any voltage higher than the maximum rated voltages.
Forproperoperation, inputandoutput pinsmustbe constrained to the range $G N D \leq\left(V_{\text {IN }}\right.$ or $\left.V_{\text {OUT }}\right) \leq V_{\text {CC }}$. Unused inputs must always be tied to an appropriate logic level (either $\mathrm{V}_{\mathrm{CC}}$ or GND). Each set of $V_{C C}$ and $G N D$ pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2 $\mu \mathrm{F}$ must be connected between $\mathrm{V}_{\mathrm{CC}}$ and GND. For the most effective decoupling, each $V_{C C}$ pin should be separately decoupled to GND directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types have.


Figure 2. CY7C342 Internal Timing Model

## Design Security

The CY7C342 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the entire device.
The CY7C342 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring $100 \%$ programming yield.
The erasable nature of these devices allows test programs to be used and erased during early stages of the production flow. The devices also contain on-board logic test circuitry to allow verification of function and AC specification once encapsulated in nonwindowed packages.

## Typical ICC vs. f $\mathbf{M A X}$



Output Drive Current


## Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders, add the maximum expander delay texp to the overall delay. Similarly, there is an additional $t_{\text {PIA }}$ delay for an input from an I/O pin when compared to a signal from straight input pin.
When calculating synchronous frequencies, use $\mathrm{t}_{\mathrm{S} 1}$ if all inputs are on dedicated input pins. The parameter $\mathrm{t}_{\mathbf{S} 2}$ should be used if data is applied at an I/O pin. If $\mathrm{t}_{\mathbf{S} 2}$ is greater than $\mathrm{t}_{\mathrm{CO} 1}, 1 / \mathrm{t}_{\mathrm{S} 2}$ becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)$ is less than $1 / \mathrm{t}_{\mathrm{S} 2}$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\mathrm{EXP}}$ to $\mathrm{t}_{\mathrm{S} 1}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right), 1 / \mathrm{t}_{\mathrm{CO}}$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{S} 1}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.
When calculating external asynchronous frequencies, use $t_{\text {AS1 }}$ if all inputs are on the dedicated input pins. If any data is applied to an I/O pin, $\mathrm{t}_{\mathrm{AS} 2}$ must be used as the required set-up time. If ( $\mathrm{t}_{\mathrm{AS} 2}$ $\left.+t_{\mathrm{AH}}\right)$ is greater than $\mathrm{t}_{\mathrm{ACO}}, 1 /\left(\mathrm{t}_{\mathrm{AS} 2}+\mathrm{t}_{\mathrm{AH}}\right)$ becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$ is less than $1 /\left(\mathrm{t}_{\mathrm{AS} 2}+\mathrm{t}_{\mathrm{AH}}\right)$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\mathrm{EXP}}$ to $\mathrm{t}_{\mathrm{AS} 1}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 / \mathrm{t}_{\mathrm{ACO}}$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{AS} 1}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the asynchronous configuration.
The parameter $\mathrm{t}_{\mathrm{OH}}$ indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If $\mathrm{t}_{\mathrm{OH}}$ is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worstcase environmental and supply voltage conditions.
The parameter $\mathrm{t}_{\mathrm{AOH}}$ indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same asynchronous clock as the CY7C342.
In general, if $\mathrm{t}_{\mathrm{AOH}}$ is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous) then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay ( $\mathrm{t}_{\text {EXP }}$ ) causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.

External Synchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range

| Parameters | Description |  | 7C342-25 |  | 7C342-30 |  | 7C342-35 |  | 7C342-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD1 }}$ | Dedicated Input to Combinatorial Output Delay ${ }^{[7]}$ | Com'//Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| $\mathrm{t}_{\text {PD2 }}$ | I/O Input to Combinatorial Output Delay ${ }^{[8]}$ | Com'//Ind |  | 40 |  | 45 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 45 |  | 55 |  | 65 |  |
| ${ }^{\text {tPD3 }}$ | Dedicated Input to Combinatorial Output Delay with ExpanderDelay[ ${ }^{[9]}$ | Com'//Ind |  | 37 |  | 44 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 44 |  | 55 |  | 65 |  |
| $t_{\text {PD } 4}$ | I/O Input to Combinatorial Output Delay with Expander Delay 4 4, 10] | Com'//Ind |  | 52 |  | 59 |  | 75 |  |  | ns |
|  |  | Mil |  |  |  | 59 |  | 75 |  | 90 |  |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay ${ }^{[4,7]}$ | Com'//Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[4,7]}$ | Com'//Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| ${ }^{\text {t }} \mathrm{CO} 1$ | Synchronous Clock Input to Output Delay | Com'//Ind |  | 14 |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 20 |  | 23 |  |
| ${ }^{\text {coO2 }}$ | Synchronous Clock to Local Feedback to Combinatorial Output ${ }^{[4,11]}$ | Com'//Ind |  | 30 |  | 35 |  | 42 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 42 |  | 48 |  |
| $\mathrm{t}_{\text {S }}$ | Dedicated Input or Feedback Set-UpTime to Synchronous Clock Input ${ }^{[7,12]}$ | Com'//Ind | 15 |  | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 20 |  | 25 |  | 28 |  |  |
| $\mathrm{t}_{\mathrm{S} 2}$ | I/O Input Set-Up Time to Synchronous Clock Input ${ }^{[7]}$ | Com'//Ind | 30 |  | 39 |  | 45 |  |  |  | ns |
|  |  | Mil |  |  | 39 |  | 45 |  | 52 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time from Synchronous Clock Input ${ }^{[7]}$ | Com'//Ind | 0 |  | 0 |  | 0 |  |  |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  | 0 |  |  |
| ${ }^{\text {twh }}$ | Synchronous Clock Input HIGH Time | Com'//Ind | 8 |  | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12.5 |  | 15 |  |  |
| ${ }^{\text {W }}$ L | Synchronous Clock Input LOW Time | Com'1/Ind | 8 |  | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12.5 |  | 15 |  |  |
| $\mathrm{t}_{\text {RW }}$ | Asynchronous Clear Width ${ }^{[4,7]}$ | Com'1/Ind | 25 |  | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{RR}}$ | Asynchronous Clear Recovery Time ${ }^{[4,7]}$ | Com'//Ind | 25 |  | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{RO}}$ | Asynchronous Clear to Registered Output Delay ${ }^{[7]}$ | Com'1/Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| ${ }_{\text {t }}$ ( | AsynchronousPreset Width ${ }^{[4,7]}$ | Com'//Ind | 25 |  | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\text {PR }}$ | AsynchronousPreset Recovery Time ${ }^{4,7]}$ | Com'//Ind | 25 |  | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\text {PO }}$ | AsynchronousPreset to Registered Output Delay ${ }^{[7]}$ | Com'//Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |

## External Synchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range

| Parameters | Description |  | 7C342-25 |  | 7C342-30 |  | 7C342-35 |  | 7C342-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ CF | Synchronous Clock to Local Feedback Input ${ }^{[4,13]}$ | Com'//Ind |  | 3 |  | 3 |  | 6 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 6 |  | 9 |  |
| $t_{P}$ | External Synchronous Clock $\operatorname{Period}\left(1 /\left(\mathrm{f}_{\mathrm{MAX}}\right)\right)^{[4]}$ | Com'//Ind | 16 |  | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 20 |  | 25 |  | 30 |  |  |
| $\mathrm{f}_{\text {MAX1 }}$ | External Feedback Maximum Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S} 1}\right)\right)^{[4,14]}$ | Com'//Ind | 34.5 |  | 27.7 |  | 22.2 |  |  |  | MHz |
|  |  | Mil |  |  | 27.7 |  | 22.2 |  | 19.6 |  |  |
| $\mathrm{f}_{\text {MAX2 }}$ | Internal Local Feedback Maximum Frequency, lesser of $\left(1 /\left(\mathrm{t}_{\mathrm{S} 1}+\mathrm{t}_{\mathrm{CF}}\right)\right)$ or $\left(1 / \mathrm{t}_{\mathrm{CO} 1}\right)^{[4,15]}$ | Com'//Ind | 55.5 |  | 43.4 |  | 32.2 |  |  |  | MHz |
|  |  | Mil |  |  | 43.4 |  | 32.2 |  | 27 |  |  |
| $\mathrm{f}_{\text {MAX3 }}$ | $\begin{aligned} & \begin{array}{l} \text { Data Path Maximum Frequency, } \\ \text { lesser of }\left(1 /\left(\mathrm{twL}^{+}+\mathrm{t}_{\mathrm{WH}}\right)\right) \\ \left.\left(1 /\left(\mathrm{t}_{\mathrm{S} 1}+\mathrm{t}_{\mathrm{H}}\right)\right) \text { or }\left(1 / \mathrm{t}_{\mathrm{CO}}\right)\right)^{4,16]} \\ \hline \end{array} \end{aligned}$ | Com'//Ind | 62.5 |  | 50 |  | 40 |  |  |  | MHz |
|  |  | Mil |  |  | 50 |  | 40 |  | 33.3 |  |  |
| $\mathrm{f}_{\text {MAX4 }}$ | $\begin{aligned} & \text { MaximumRegister Toggle } \\ & \text { Frequency }\left(1 /\left(\text { twL }^{+}+\text {twH }^{2}\right)\right)^{[4,17]} \end{aligned}$ | Com'//Ind | 62.5 |  | 50 |  | 40 |  |  |  | MHz |
|  |  | Mil |  |  | 50 |  | 40 |  | 33.3 |  |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time from Synchronous Clock Input ${ }^{[4,18]}$ | Com'//Ind | 3 |  | 3 |  | 3 |  |  |  | ns |
|  |  | Mil |  |  | 3 |  | 3 |  | 3 |  |  |

## Notes:

7. This specification is a measure of the delay from input signal applied to a dedicated input (68-pin PLCC input pin 1, 2, 32, 34, 35, 66, or 68) tocombinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function.
When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic.
If an input signal is applied to an I/O pin an additional delay equal to $t_{\text {PIA }}$ should be added to the comparable delay for a dedicated input. If expanders are used, add the maximum expander delay $\mathrm{t}_{\mathrm{EXP}}$ to the overall delay for the comparable delay without expanders.
8. This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
9. This specification is a measure of the delay from aninputsignalapplied to a dedicated input (68-pin PLCC input pin 1, 2, 32, 34, 35, 36, 66, or 68 ) to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic.
10. This specification is a measure of the delay from aninputsignal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
11. This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used, register is synchronously clocked and all feedback is within the same LAB. This parameter is tested periodically by sampling production material.
12. If data is applied to an I/O input for capture by a macrocell register, the I/O pin input set-up time minimums should beobserved. These parameters are $\mathrm{t}_{\mathrm{S} 2}$ for synchronous operation and $\mathrm{t}_{\mathrm{AS} 2}$ for asynchronous operation.
13. This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, $\mathrm{t}_{\mathrm{S} 1}$, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
14. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs. All feedback is assumed to be local originating within the same LAB.
15. This specification indicates the guaranteed maximum frequency at which a state machine with internal-only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t} \mathrm{CO} 1$.
16. This frequency indicates the maximum frequency at which the device may operate in data path mode (dedicated input pin to output pin). This assumes data input signals are applied to dedicated input pins and no expander logic is used. If any of the data inputs are I/O pins, $\mathrm{t}_{\mathrm{S} 2}$ is the appropriate $\mathrm{t}_{\mathrm{S}}$ for calculation.
17. This specification indicates the guaranteed maximum frequency, in synchronousmode, at which an individualoutput or buried registercan be cycled by a clock signal applied to the dedicated clock input pin.
18. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.

## External Asynchronous Switching Characteristics ${ }^{[4]}$ Over Operating Range

| Parameters | Description |  | 7C342-25 |  | 7C342-30 |  | 7C342-35 |  | 7C342-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{ACO}}$ | Asynchronous Clock Input to Output Delay ${ }^{[7]}$ | Com'//Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 45 |  |
| $\mathrm{t}_{\mathrm{ACO} 2}$ | Asynchronous Clock Input to Local Feedback to Combinatorial Output ${ }^{[19]}$ | Com'1/Ind |  | 40 |  | 46 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 46 |  | 55 |  | 64 |  |
| $\mathrm{t}_{\mathrm{AS} 1}$ | Dedicated Input or Feedback Set-Up Time to Asynchronous Clock Input ${ }^{[7]}$ | Com'//Ind | 5 |  | 6 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 6 |  | 8 |  | 10 |  |  |
| $\mathrm{t}_{\text {AS2 }}$ | I/O Input Set-Up Time to Asynchronous Clock Input ${ }^{[7]}$ | Com'//Ind | 20 |  | 21 |  | 28 |  |  |  | ns |
|  |  | Mil |  |  | 21 |  | 28 |  | 35 |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Input Hold Time from Asynchronous Clock Input ${ }^{[7]}$ | Com'//Ind | 6 |  | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  | 10 |  |  |
| $\mathrm{t}_{\text {AWH }}$ | Asynchronous Clock Input High Time ${ }^{[7]}$ | Com'//Ind | 11 |  | 14 |  | 16 |  |  |  | ns |
|  |  | Mil |  |  | 14 |  | 16 |  | 18 |  |  |
| $\mathrm{t}_{\text {AWL }}$ | Asynchronous Clock Input Low Time ${ }^{[7,20]}$ | Com'//Ind | 9 |  | 11 |  | 14 |  |  |  | ns |
|  |  | Mil |  |  | 11 |  | 14 |  | 16 |  |  |
| $\mathrm{t}_{\mathrm{ACF}}$ | Asynchronous Clock to Local Feedback Input ${ }^{[4,21]}$ | Com'//Ind |  | 15 |  | 18 |  | 22 |  |  | ns |
|  |  | Mil |  |  |  | 18 |  | 22 |  | 26 |  |
| $\mathrm{t}_{\mathrm{AP}}$ | External AsynchronousClock $\operatorname{Period}\left(1 /\left(\mathrm{f}_{\text {MAXA }}\right)\right)^{[4]}$ | Com'//Ind | 20 |  | 25 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 30 |  | 34 |  |  |
| $\mathrm{f}_{\text {MAXA1 }}$ | External FeedbackMaximum Frequency in Asynchronous $\operatorname{Mode}\left(1 /\left(\mathrm{t}_{\mathrm{ACO} 1}+\mathrm{t}_{\mathrm{AS} 1}\right)\right)^{[4,22]}$ | Com'//Ind | 33.3 |  | 27.7 |  | 23.2 |  |  |  | MHz |
|  |  | Mil |  |  | 27.7 |  | 23.2 |  | 18.1 |  |  |
| $\mathrm{f}_{\text {MAXA2 }}$ | Maximum Internal Asynchronous Frequency ${ }^{[4,23]}$ | Com'//Ind | 50 |  | 40 |  | 33.3 |  |  |  | MHz |
|  |  | Mil |  |  | 40 |  | 33.3 |  | 27.7 |  |  |
| $\mathrm{f}_{\text {MAXA3 }}$ | Data Path Maximum Frequency in Asynchronous Mode ${ }^{[4,24]}$ | Com'//Ind | 40 |  | 33.3 |  | 28.5 |  |  |  | MHz |
|  |  | Mil |  |  | 33.3 |  | 28.5 |  | 22.2 |  |  |
| $\mathrm{f}_{\text {MAXA4 }}$ | $\begin{array}{\|l\|} \hline \text { Maximum Asynchronous } \\ \text { Register Toggle Frequency } \\ \left.1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)^{[4,} 25\right] \\ \hline \end{array}$ | Com'1/Ind | 50 |  | 40 |  | 33.3 |  |  |  | MHz |
|  |  | Mil |  |  | 40 |  | 33.3 |  | 29.4 |  |  |
| $\mathrm{t}_{\mathrm{AOH}}$ | Output Data Stable Time from Asynchronous Clock Input ${ }^{[4,26]}$ | Com'//Ind | 15 |  | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  | 15 |  |  |

## Notes:

19. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to the dedicated clock input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
20. This parameter is measured with a positive-edge triggered clock at the register. For negative edge triggering, the $t_{A W H}$ and $t_{A W L}$ parameters must be swapped. If a given input is used to clock multiple registers with both positive and negative polarity, $\mathrm{t}_{\mathrm{AWH}}$ should be used for both $t_{\text {AWH }}$ and $t_{\text {AWL }}$.
21. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register set-up time, $\mathrm{t}_{\mathrm{AS} 1}$, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, assumes noexpanderlogicin the clock path, and assumes that the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material.
22. This specification indicates the guaranteed maximum frequency at whichan asynchronously clocked state machine configuration with external feedback can operate. It is assumed that all data inputs, clock in-
puts, and feedback signals are applied to dedicated inputs and that no expander logic is employed in the clock signal path or data path.
23. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedback can operate. This parameter is determined by the lesser of $\left(1 /\left(\mathrm{t}_{\mathrm{ACF}}+\mathrm{t}_{\mathrm{AS}}\right)\right)$ or $\left(1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)\right)$. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{ACO}} 1$.
This specification assumes no expander logic is utilized, all data inputs and clock inputs are applied to dedicated inputs, and all state feedback is within a single LAB. This parameter is tested periodically by sampling production material.
24. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the lease of $1 /\left(t_{\text {AWH }}+t_{A W L}\right), 1 /\left(t_{A S} 1+t_{A H}\right)$ or $1 / \mathrm{t}_{\mathrm{ACO}}$. It assumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
25. This specification indicates the guaranteed maximum frequency at whichan individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin.
26. This parameter indicates the minimum time that the previous register output data is maintained on the outputafter an asynchronous register clock input applied to an external dedicated input pin.

Typical Internal Switching Characteristics Over Operating Range

| Parameters | Description |  | 7C342-25 |  | 7C342-30 |  | 7C342-35 |  | 7C342-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {I }}$ IN | Dedicated Input Pad and Buffer Delay | Com'//Ind |  | 5 |  | 7 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 9 |  | 11 |  |
| $\mathrm{t}_{\mathrm{IO}}$ | I/O Input Pad and BufferDelay | Com'//Ind |  | 6 |  | 6 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 9 |  | 12 |  |
| texp | Expander Array Delay | Com'//Ind |  | 12 |  | 14 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 14 |  | 20 |  | 25 |  |
| $\mathrm{t}_{\text {LAD }}$ | Logic Array Data Delay | Com'//Ind |  | 12 |  | 14 |  | 16 |  |  | ns |
|  |  | Mil |  |  |  | 14 |  | 16 |  | 18 |  |
| ${ }^{\text {t }}$ LAC | Logic Array Control Delay | Com'1/Ind |  | 10 |  | 12 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 12 |  | 13 |  | 14 |  |
| tod | Output Buffer and Pad Delay | Com'//Ind |  | 5 |  | 5 |  | 6 |  |  | ns |
|  |  | Mil |  |  |  | 5 |  | 6 |  | 7 |  |
| ${ }^{\text {z }}$ X | Output Buffer Enable Delay ${ }^{[27]}$ | Com'//Ind |  | 10 |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 11 |  | 13 |  | 15 |  |
| ${ }^{\text {t }} \mathrm{X} \mathrm{z}$ | Output Buffer Disable Delay | Com'//Ind |  | 10 |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 11 |  | 13 |  | 15 |  |
| $\mathrm{t}_{\text {RSU }}$ | Register Set-Up Time Relative to Clock Signal at Register | Com'//Ind | 6 |  | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\mathrm{RH}}$ | Register Hold Time Relative to Clock Signal at Register | Com'//Ind | 6 |  | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\text {LATCH }}$ | Flow Through Latch Delay | Com'//Ind |  | 3 |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  | 4 |  |
| $\mathrm{t}_{\mathrm{RD}}$ | RegisterDelay | Com'//Ind |  | 1 |  | 2 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 2 |  | 2 |  |
| ${ }^{\text {t }}$ COMB | Transparent Mode Delay ${ }^{\text {[28] }}$ | Com'//Ind |  | 3 |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  | 4 |  |
| ${ }^{\text {t }}$ CH | Clock HIGH Time | Com'//Ind | 8 |  | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12.5 |  | 15 |  |  |
| ${ }^{\text {t }}$ CL | Clock LOW Time | Com'/Ind | 8 |  | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12.5 |  | 15 |  |  |
| $\mathrm{t}_{\text {IC }}$ | Asynchronous Clock Logic Delay | Com'/Ind |  | 14 |  | 16 |  | 18 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 18 |  | 20 |  |
| $\mathrm{t}_{\text {ICS }}$ | Synchronous Clock Delay | Com'//Ind |  | 2 |  | 2 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 3 |  | 4 |  |
| $\mathrm{t}_{\mathrm{FD}}$ | Feedback Delay | Com'//Ind |  | 1 |  | 1 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 1 |  | 2 |  | 3 |  |
| tPRE | Asynchronous Register Preset Time | Com'//Ind |  | 5 |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 7 |  | 8 |  |
| ${ }^{\text {t }}$ CLR | AsynchronousRegister Clear Time | Com'//Ind |  | 5 |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 7 |  | 8 |  |
| ${ }_{\text {tPCW }}$ | Asynchronous Preset and Clear Pulse Width | Com'//Ind | 5 |  | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 6 |  | 7 |  | 8 |  |  |
| $\mathrm{t}_{\text {PCR }}$ | AsynchronousPreset and Clear Recovery Time | Com'//Ind | 5 |  | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 6 |  | 7 |  | 8 |  |  |
| ${ }_{\text {t }}$ | ProgrammableInterconnect Array Delay Time | Com'//Ind |  | 14 |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 20 |  | 24 |  |

Notes:
27. Sample tested only for an output change of 500 mV .
28. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.

## Switching Waveforms

## External Combinatorial



External Synchronous


## External Asynchronous



## Switching Waveforms (continued)



Internal Synchronous


## Switching Waveforms (continued)

## Internal Synchronous



Ordering Information

| $\begin{gathered} \text { Speed } \\ (\mathrm{ns}) \end{gathered}$ | Ordering Code | $\begin{gathered} \text { Package } \\ \text { Type } \end{gathered}$ | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C342-25GC/GI | G68 | Commercia//Industrial |
|  | CY7C342-25HC/HI | H81 |  |
|  | CY7C342-25JC/JI | J81 |  |
|  | CY7C342-25RC/RI | R68 |  |
| 30 | CY7C342-30GC/GI | G68 | Commercial/Industrial |
|  | CY7C342-30HC/HI | H81 |  |
|  | CY7C342-30JC/JI | J81 |  |
|  | CY7C342-30RC/RI | R68 |  |
|  | CY7C342-30HMB | H81 | Military |
|  | CY7C342-30RMB | R68 |  |
|  | CY7C342-30TMB | T68 |  |
| 35 | CY7C342-35GC/GI | G68 | Commercial/Industrial |
|  | CY7C342-35HC/HI | H81 |  |
|  | CY7C342-35JC/JI | J81 |  |
|  | CY7C342-35RC/RI | R68 |  |
|  | CY7C342-35HMB | H81 | Military |
|  | CY7C342-35RMB | R68 |  |
|  | CY7C342-35TMB | T68 |  |
| 40 | CY7C342-40HMB | H81 | Military |
|  | CY7C342-40RMB | R68 |  |
|  | CY7C342-40TMB | T68 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 3}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{t} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{WL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{RO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACO} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AWL}}$ | $7,8,9,10,11$ |

Document \#: 38-00119-B

## 64-Macrocell MAX® EPLD

## Features

- 64 MAX macrocells in 4 LABs
- 8 dedicated inputs, 24 bidirectional I/O pins
- Programmable interconnect array
- Available in 44-pin HLCC, PLCC
- Lowest power MAX device


## Functional Description

The CY7C343 is a high-performance, high-densityerasable programmable logic device, available in 44 -pin PLCC and HLCCpackages.
The CY7C343 contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array Blocks (LABs) connected through the Programmable Inter-
connect Array (PIA). There are 8 input pins, one of which doubles as a clock pin if needed. The CY7C343 also has 28 I/O pins, each connected to a macrocell ( 6 for LABs A and C, and 8 for LABs B and D). The remaining 36 macrocells are used for embeddedlogic.
The CY7C343 is excellent for a wide range of both synchronous and asynchronous applications.


## Selection Guide

|  |  | $\mathbf{7 C 3 4 3 - 2 5}$ | $\mathbf{7 C 3 4 3 - 3 0}$ | $\mathbf{7 C 3 4 3 - 3 5}$ | 7C343-40 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) | 25 | 30 | 35 | 40 |  |
| MaximumOperating <br> Current (mA) | Commercial | 135 | 135 | 135 |  |
|  | Military |  | 225 | 225 | 225 |
|  | Industrial | 225 | 225 | 225 |  |
| Maximum Standby <br> Current(mA) | Commercial | 125 | 125 | 125 |  |
|  | Military |  | 200 | 200 | 200 |
|  | Industrial | 200 | 200 | 200 |  |

MAX and MAX+PLUS are registered trademarks of Altera Corporation.

SEMICONDUCTOR

## Pin Configuration



## Maximum Ratings

(Above which the useful life may be impaired. For userguidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Maximum Junction Temperature
(UnderBias) $\qquad$
Supply Voltage to Ground Potential . ....... . -2.0 V to +7.0 V
Maximum PowerDissipation 2500 mW
DC V ${ }_{\text {CC }}$ or GND Current 500 mA

DC Output Current, per Pin ............ -25 mA to +25 mA

DC Program Voltage . . . . . . . . . . . . . . . . . . . -2.0 V to +13.5 V
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}($ Case $)$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[3,4]}$ |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Power Supply Current (Standby) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ \text { (No Load) } \\ \hline \end{array}$ | Commercial |  | 125 | mA |
|  |  |  | Military/Industrial |  | 200 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | PowerSupply Current ${ }^{\text {J] }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or GND }(\text { No Load }) \\ & \mathrm{f}=1.0 \mathrm{MHz}^{[4,5]} \end{aligned}$ | Commercial |  | 135 | mA |
|  |  |  | Military/Industrial |  | 225 | mA |
| $\mathrm{t}_{\mathrm{R}}$ | Recommended Input Rise Time |  |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Recommended Input Fall Time |  |  |  | 100 | ns |

## Notes:

1. Minimum DC input is -0.3 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns .
2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has
been chosen to avoid test problems caused by tester ground degradation.
4. Guaranteed but not $100 \%$ tested.
5. Measured with device programmed as a 16 -bit counter in each LAB. This parameter is tested periodicallybysampling productionmaterial.

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |

## Notes:

6. Part (a) in ACTest Load and Waveforms is used for all parameters except $t_{E R}$ and $t_{X Z}$, which is used for part (b) in AC Test Load and Wave-
forms. All external timing parameters are measured referenced to external pins of the device.

## AC Test Loads and Waveforms ${ }^{[6]}$


(a)

(b)
Equivalent to: THÉVENIN EQUIVALENT (commercial/military)

$$
\text { OUTPUT } 0 \quad 163 \Omega
$$

## Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.
Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by ensuring that internal signal skews or races are avoided. The result is simpler design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

## Timing Delays

Timing delays within the CY7C343 may be easily determined using MAX+PLUS ${ }^{\circledR}$ software or by the model shown in Figure 1. The CY7C343 has fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information, the MAX+PLUS software provides a timing simulator.

## Design Recommendations

Operation of the devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability.The CY7C343 contains circuitry to protect device pins from high static voltages or electric fields; however, normal precautions should be taken to avoid applying any voltage higher than maximum rated voltages.

For proper operation, input and output pins must be constrained to the range $G N D \leq\left(V_{\text {IN }}\right.$ or $\left.V_{\text {OUT }}\right) \leq \mathrm{V}_{\mathrm{CC}}$. Unused inputs must always be tied to an appropriate logic level (either $\mathrm{V}_{\mathrm{CC}}$ or GND). Each set of $\mathrm{V}_{\mathrm{CC}}$ and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least $0.2 \mu \mathrm{~F}$ must be connected between $\mathrm{V}_{\mathrm{CC}}$ and GND. For the most effective decoupling, each $\mathrm{V}_{\mathrm{CC}}$ pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

## Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders, add the maximum expander delay $\mathrm{t}_{\text {EXP }}$ to the overall delay. Similarly, there is an additional $t_{\text {PIA }}$ delay for an input from an I/O pin when compared to a signal from a straight input pin.
When calculating synchronous frequencies, use $t_{s 1}$ if all inputs are on the input pins. $\mathrm{t}_{\mathbf{2} 2}$ should be used if data is applied at an I/O pin. If $\mathrm{t}_{\mathbf{S} 2}$ is greater than $\mathrm{t}_{\mathrm{CO} 1}, 1 / \mathrm{t}_{\mathbf{S} 2}$ becomes the limiting frequency in the data path mode unless $1 /\left(t_{W H}+t_{W L}\right)$ is less than $1 / \mathrm{t}_{2}$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\mathrm{EXP}}$ to $\mathrm{t}_{\mathbf{S} 1}$. Determine which of $1 /\left(t_{W H}+t_{W L}\right), 1 / t_{C O 1}$, or $1 /\left(t_{E X P}+t_{S 1}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.
When calculating external asynchronous frequencies, use $\mathrm{t}_{\mathrm{AS} 1}$ if all inputs are on dedicated input pins. If any data is applied to an $\mathrm{I} / \mathrm{O}$ pin, $\mathrm{t}_{\mathrm{AS} 2}$ must be used as the required set-up time. If ( $\mathrm{t}_{\mathrm{AS} 2}+$ $\left.t_{\mathrm{AH}}\right)$ is greater than $\mathrm{t}_{\mathrm{ACO}}, 1 /\left(\mathrm{t}_{\mathrm{AS} 2}+\mathrm{t}_{\mathrm{AH}}\right)$ becomes the limiting frequency in the data path mode unless $1 /\left(t_{\mathrm{AWH}}+t_{\mathrm{AH}}\right)$ is less than $1 /\left(\mathrm{t}_{\mathrm{AS} 2}+\mathrm{t}_{\mathrm{AH}}\right)$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\mathrm{EXP}}$ to $\mathrm{t}_{\mathrm{AS} 1}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 / \mathrm{t}_{\mathrm{ACO}}$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{AS} 1}\right)$ is the lowest fre-
quency. The lowest of these frequencies is the maximum data path frequencyfor the asynchronous configuration.
The parameter $\mathrm{t}_{\mathrm{OH}}$ indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If $\mathrm{t}_{\mathrm{OH}}$ is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions.
The parameter $\mathrm{t}_{\mathrm{AOH}}$ indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C343.

In general, if $\mathrm{t}_{\mathrm{AOH}}$ is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous), then the devices are guaranteed to function properly under worstcase environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay ( $\mathrm{t}_{\text {EXP }}$ ), causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.


Figure 1. CY7C343 Internal Timing Model

SEMICONDUCTOR
External Synchronous Switching Characteristics ${ }^{[6]}$ Over Operating Range

| Parameters | Description |  | CY7C343-25 |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD1 }}$ | Dedicated Input to CombinatorialOutputDelay ${ }^{[7]}$ | Com'l \& Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| $t_{\text {PD2 }}$ | I/O Input to Combinatorial Output Delay ${ }^{[8]}$ | Com'l \& Ind |  | 39 |  | 44 |  | 53 |  |  | ns |
|  |  | Mil |  |  |  | 44 |  | 53 |  | 62 |  |
| ${ }^{\text {tPD3 }}$ | Dedicated Input to Combinatorial Output Delay with Expander Delay ${ }^{[9]}$ | Com'l \& Ind |  | 37 |  | 44 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 44 |  | 55 |  | 65 |  |
| $\mathrm{t}_{\text {PD4 }}$ | I/O Input to Combinatorial Output Delay with Expander Delay ${ }^{[4,10]}$ | Com'l \& Ind |  | 51 |  | 58 |  | 73 |  |  | ns |
|  |  | Mil |  |  |  | 58 |  | 73 |  | 87 |  |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay ${ }^{[4,7]}$ | Com'l \& Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[4,7]}$ | Com'l \& Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| $\mathrm{t}_{\mathrm{CO1}}$ | Synchronous Clock Input to Output Delay | Com'l \& Ind |  | 14 |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 20 |  | 23 |  |
| $\mathrm{t}_{\mathrm{CO} 2}$ | Synchronous Clock to Local Feedback to Combinatorial Output ${ }^{[4,11]}$ | Com'l \& Ind |  | 30 |  | 35 |  | 42 |  |  | ns |
|  |  | Mil |  |  |  | 35 |  | 42 |  | 48 |  |
| $\mathrm{t}_{\mathbf{S} 1}$ | Dedicated Input or Feedback Set-Up Time to Synchronous Clock Input ${ }^{[7]}$ | Com'l \& Ind | 15 |  | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 20 |  | 25 |  | 28 |  |  |
| $\mathrm{t}_{\text {S }}$ | I/O Input Set-Up Time to Synchronous Clock Input ${ }^{[7,12]}$ | Com'l \& Ind | 30 |  | 35 |  | 42 |  |  |  | ns |
|  |  | Mil |  |  | 35 |  | 42 |  | 45 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time from Synchronous Clock Input ${ }^{[7]}$ | Com'l \& Ind | 0 |  | 0 |  | 0 |  |  |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  | 0 |  |  |
| $t_{\text {WH }}$ | Synchronous Clock Input HIGH Time | Com'l \& Ind | 8 |  | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12.5 |  | 15 |  |  |
| ${ }^{\text {WWL }}$ | Synchronous Clock Input LOW Time | Com'l \& Ind | 8 |  | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12.5 |  | 15 |  |  |
| $\mathrm{t}_{\text {RW }}$ | Asynchronous Clear Width ${ }^{[4,}$ '] | Com'l \& Ind | 25 |  | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{RR}}$ | Asynchronous Clear Recovery Time ${ }^{[4,7]}$ | Com'l \& Ind | 25 |  | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{RO}}$ | Asynchronous Clear to Registered Output Delay ${ }^{[7]}$ | Com'l \& Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| ${ }_{\text {t }}$ WW | AsynchronousPreset Width ${ }^{\text {[4, } /]}$ | Com'l \& Ind | 25 |  | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  | 40 |  |  |
| $\mathrm{t}_{\text {PR }}$ | AsynchronousPreset Recovery Time ${ }^{4,7]}$ | Com'l \& Ind | 25 |  | 30 |  | 35 |  |  |  | ns |
|  |  | Mil |  |  | 30 |  | 35 |  | 40 |  |  |

External Synchronous Switching Characteristics ${ }^{[6]}$ Over Operating Range(continued)

| Parameters | Description |  | CY7C343-25 |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PO }}$ | AsynchronousPreset to Registered Output Delay ${ }^{[7]}$ | Com'l \& Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 40 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Synchronous Clock to Local Feedback Input ${ }^{[4,13]}$ | Com'l \& Ind |  | 3 |  | 3 |  | 5 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 5 |  | 7 |  |
| $\mathrm{t}_{\mathrm{P}}$ | External Synchronous Clock Period $\left(1 / \mathrm{f}_{\text {MAX }}\right)^{[4]}$ | Com'l \& Ind | 16 |  | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 20 |  | 25 |  | 30 |  |  |
| $\mathrm{f}_{\mathrm{MAX} 1}$ | External Maximum Frequency$\left(1 /\left(\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{S} 1}\right)\right)^{[4,14]}$ | Com'l \& Ind | 34 |  | 27 |  | 22.2 |  |  |  | MHz |
|  |  | Mil |  |  | 27 |  | 22.2 |  | 19.6 |  |  |
| $\mathrm{f}_{\text {MAX2 }}$ | Internal Local Feedback Maximum Frequency, lesser of $\left(1 /\left(\mathrm{t}_{\mathrm{S} 1}+\mathrm{t}_{\mathrm{CF}}\right)\right)$ or $\left(1 / \mathrm{t}_{\mathrm{CO} 1}\right)^{[4,15]}$ | Com'l \& Ind | 55 |  | 43 |  | 33 |  |  |  | MHz |
|  |  | Mil |  |  | 43 |  | 33 |  | 28.5 |  |  |
| $\mathrm{f}_{\mathrm{MAX} 3}$ | Data Path Maximum Frequency, least of $1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right)$, $1 /\left(\mathrm{t}_{\mathrm{S} 1}+\mathrm{t}_{\mathrm{H}}\right)$, or $\left(1 / \mathrm{t}_{\mathrm{CO} 1}\right)^{[4,16]}$ | Com'l \& Ind | 62.5 |  | 50 |  | 40 |  |  |  | MHz |
|  |  | Mil |  |  | 50 |  | 40 |  | 33 |  |  |
| $\mathrm{f}_{\mathrm{MAX} 4}$ | Maximum Register Toggle <br> Frequency $\left(1 /\left(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\right)\right)^{[4,17]}$ | Com'l \& Ind | 62.5 |  | 50 |  | 40 |  |  |  | MHz |
|  |  | Mil |  |  | 50 |  | 40 |  | 33 |  |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time from Synchronous Clock Input ${ }^{[4,18]}$ | Com'l \& Ind | 3 |  | 3 |  | 3 |  |  |  | ns |
|  |  | Mil |  |  | 3 |  | 3 |  | 3 |  |  |

Notes:
7. This specification is a measure of the delay from input signal applied to a dedicated input (44-pin PLCC input pin 9, 11, 12, 13, 31, 33, 34, or 35) to combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function.
When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic.
If an input signal is applied to an I/O pin, an additional delay equal to $t_{\text {PIA }}$ should be added to the comparable delay for a dedicated input.
If expanders are used, add the maximum expander delay $\mathrm{t}_{\text {EXP }}$ to the overall delay for the comparable delay without expanders.
8. This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
9. This specification is a measure of the delay from aninputsignal applied to a dedicated input (44-pin PLCC input pin $9,11,12,13,31,33,34$, or 35) to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
10. This specification is a measure of the delay from aninputsignal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
11. This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used, register is synchronously clocked and all
feedback is within the same LAB. This parameter is tested periodically by sampling production material.
12. If data is applied to an I/O input for capture by a macrocell register, the I/O pin set-up time minimums should be observed. These parameters are $\mathrm{t}_{\mathrm{S} 2}$ for synchronous operation and $\mathrm{t}_{\mathrm{AS} 2}$ for asynchronous operation.
13. This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, $\mathrm{t}_{\mathrm{S} 1}$, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
14. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs.
15. This specification indicates the guaranteed maximum frequency at which a state machine, with internal-only feedback, can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{CO} 1}$. All feedback is assumed to be local, originating within the same LAB.
16. This frequency indicates the maximum frequency at which the device may operate in data path mode. This delay assumes data input signals are applied to dedicated inputs and no expander logic is used.
17. This specification indicates the guaranteed maximum frequency, in synchronousmode, at which an individualoutputorburied registercan be cycled.
18. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.

SEMICONDUCTOR
External Asynchronous Switching Characteristics Over Operating Range ${ }^{[6]}$

| Parameters | Description |  | CY7C343-25 |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{ACO} 1}$ | Asynchronous Clock Input to Output Delay ${ }^{[7]}$ | Com'l \& Ind |  | 25 |  | 30 |  | 35 |  |  | ns |
|  |  | Mil |  |  |  | 30 |  | 35 |  | 45 |  |
| $\mathrm{t}_{\mathrm{ACO} 2}$ | Asynchronous Clock Input to Local Feedback to CombinatorialOutput ${ }^{[19]}$ | Com'l \& Ind |  | 40 |  | 46 |  | 55 |  |  | ns |
|  |  | Mil |  |  |  | 46 |  | 55 |  | 64 |  |
| $\mathrm{t}_{\text {AS } 1}$ | Dedicated Input or Feedback Set-Up Time to Asynchronous Clock Input ${ }^{[7]}$ | Com'l \& Ind | 5 |  | 6 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 6 |  | 8 |  | 10 |  |  |
| $\mathrm{t}_{\text {AS2 }}$ | I/O Input Set-Up Time to Asynchronous Clock Input ${ }^{[7]}$ | Com'l \& Ind | 20 |  | 25 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 30 |  | 34 |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Input Hold Time from Asynchronous Clock Input ${ }^{[7]}$ | Com'l \& Ind | 6 |  | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  | 15 |  |  |
| $\mathrm{t}_{\text {AWH }}$ | Asynchronous Clock Input HIGH Time ${ }^{[7]}$ | Com'l \& Ind | 11 |  | 14 |  | 16 |  |  |  | ns |
|  |  | Mil |  |  | 14 |  | 16 |  | 17.5 |  |  |
| $\mathrm{t}_{\text {AWL }}$ | Asynchronous Clock Input LOW Time ${ }^{7}$, 20] | Com'l \& Ind | 9 |  | 11 |  | 14 |  |  |  | ns |
|  |  | Mil |  |  | 11 |  | 14 |  | 17.5 |  |  |
| ${ }^{\text {taCF }}$ | Asynchronous Clock to Local Feedback Input ${ }^{[4, ~ 21]}$ | Com'l \& Ind |  | 15 |  | 18 |  | 22 |  |  | ns |
|  |  | Mil |  |  |  | 18 |  | 22 |  | 26 |  |
| $\mathrm{t}_{\mathrm{AP}}$ | External Asynchronous Clock Period (1/f MAXA4) ${ }^{[4]}$ | Com'l \& Ind | 20 |  | 25 |  | 30 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 30 |  | 35 |  |  |
| $\mathrm{f}_{\text {MAXA1 }}$ | External Maximum Frequency in Asynchronous Mode $1 /\left(\mathrm{t}_{\mathrm{ACO}}+\mathrm{t}_{\mathrm{AS}}\right)^{[4,22]}$ | Com'l \& Ind | 33 |  | 27 |  | 23 |  |  |  | MHz |
|  |  | Mil |  |  | 27 |  | 23 |  | 18 |  |  |
| f MAXA2 | MaximumInternalAsynchronousFrequency [4, 23] | Com'l \& Ind | 50 |  | 40 |  | 33 |  |  |  | MHz |
|  |  | Mil |  |  | 40 |  | 33 |  | 27 |  |  |
| $\mathrm{f}_{\text {MAXA3 }}$ | Data Path Maximum Frequency in Asynchronous Mode ${ }^{[4,24]}$ | Com'l \& Ind | 40 |  | 33 |  | 28 |  |  |  | MHz |
|  |  | Mil |  |  | 33 |  | 28 |  | 22 |  |  |
| $\mathrm{f}_{\text {MAXA4 }}$ | $\begin{aligned} & \text { Maximum Asynchronous } \\ & \text { Register Toggle Frequency } \\ & 1 /\left(\text { tawH }^{+} \mathrm{t}_{\text {AWL }}\right)^{[4,25]} \end{aligned}$ | Com'l \& Ind | 50 |  | 40 |  | 33 |  |  |  | MHz |
|  |  | Mil |  |  | 40 |  | 33 |  | 28.5 |  |  |
| ${ }^{\text {taOH }}$ | Output Data Stable Time from AsynchronousClock Input ${ }^{[4,26]}$ | Com'l \& Ind | 15 |  | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  | 15 |  |  |

## Notes:

19. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to a dedicated input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
20. This parameter is measured with a positive-edge triggered clock at the register. For negative edge triggering, the $\mathrm{t}_{\mathrm{AWH}}$ and $\mathrm{t}_{\mathrm{AWL}}$ parameters must be swapped. If a given input is used to clock multiple registers with both positive and negative polarity, $\mathrm{t}_{\mathrm{AWH}}$ should be used for both $\mathrm{t}_{\mathrm{AWH}}$ and $\mathrm{t}_{\mathrm{AWL}}$.
21. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register set-up time, $\mathrm{t}_{\mathrm{AS} 1}$, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, assumes noexpanderlogicin the clockpath, and assumes that the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material.
22. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with ex-
ternal feedback can operate. It is assumed that all data inputs, clock inputs, and feedback signals are applied to dedicated inputs, and that no expander logic is employed in the clock signal path or data path.
23. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedback can operate. This parameter is determined by the lesser of $\left.\left(1 / t_{A C F}+t_{A S 1}\right)\right)$ or $\left(1 /\left(t_{A W H}+t_{A W L}\right)\right)$. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{ACO}}$.
24. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the least of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 /\left(\mathrm{t}_{\mathrm{AS} 1}+\mathrm{t}_{\mathrm{AH}}\right)$ or $1 / \mathrm{t}_{\mathrm{ACO}}$. It assumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
25. This specification indicates the guaranteed maximum frequency at whichan individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin.
26. This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clockinput.

Internal Switching Characteristics Over Operating Range ${ }^{[1]}$

| Parameters | Description |  | CY7C343-25 |  | CY7C343-30 |  | CY7C343-35 |  | CY7C343-40 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tin | Dedicated Input Pad and Buffer Delay | Com'l \& Ind |  | 5 |  | 7 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 9 |  | 11 |  |
| $\mathrm{t}_{\mathrm{IO}}$ | I/O Input Pad and Buffer Delay | Com'l \& Ind |  | 5 |  | 5 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 5 |  | 7 |  | 9 |  |
| $\mathrm{t}_{\text {EXP }}$ | Expander Array Delay | Com'l \& Ind |  | 12 |  | 14 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 14 |  | 20 |  | 25 |  |
| $\mathrm{t}_{\text {LAD }}$ | Logic Array Data Delay | Com'l \& Ind |  | 12 |  | 14 |  | 16 |  |  | ns |
|  |  | Mil |  |  |  | 14 |  | 16 |  | 18 |  |
| $\mathrm{t}_{\text {LAC }}$ | Logic Array Control Delay | Com'l \& Ind |  | 10 |  | 12 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 12 |  | 13 |  | 14 |  |
| $\mathrm{t}_{\text {OD }}$ | Output Buffer and Pad Delay | Com'l \& Ind |  | 5 |  | 5 |  | 6 |  |  | ns |
|  |  | Mil |  |  |  | 5 |  | 6 |  | 7 |  |
| ${ }^{\text {t }}$ ZX | Output Buffer Enable Delay ${ }^{[2 /]}$ | Com'l \& Ind |  | 10 |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 11 |  | 13 |  | 15 |  |
| ${ }_{\text {t }} \mathrm{Z}$ | Output Buffer Disable Delay | Com'l \& Ind |  | 10 |  | 11 |  | 13 |  |  | ns |
|  |  | Mil |  |  |  | 11 |  | 13 |  | 15 |  |
| $\mathrm{t}_{\text {RSU }}$ | Register Set-Up Time Relative to Clock Signal at Register | Com'l \& Ind | 6 |  | 8 |  | 10 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\mathrm{RH}}$ | Register Hold Time Relative to Clock Signal at Register | Com'l \& Ind | 6 |  | 8 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 12 |  | 14 |  |  |
| $\mathrm{t}_{\text {LATCH }}$ | Flow-Through Latch Delay | Com'l \& Ind |  | 3 |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  | 4 |  |
| $\mathrm{t}_{\mathrm{RD}}$ | RegisterDelay | Com'l \& Ind |  | 1 |  | 2 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 2 |  | 2 |  |
| $\mathrm{t}_{\text {COMB }}$ | Transparent Mode Delay ${ }^{[28]}$ | Com'l \& Ind |  | 3 |  | 4 |  | 4 |  |  | ns |
|  |  | Mil |  |  |  | 4 |  | 4 |  | 4 |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH Time | Com'l \& Ind | 8 |  | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12.5 |  | 15 |  |  |
| ${ }^{\text {t }}$ L | Clock LOW Time | Com'l \& Ind | 8 |  | 10 |  | 12.5 |  |  |  | ns |
|  |  | Mil |  |  | 10 |  | 12.5 |  | 15 |  |  |
| $\mathrm{t}_{\text {IC }}$ | Asynchronous Clock Logic Delay | Com'l \& Ind |  | 14 |  | 16 |  | 18 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 18 |  | 20 |  |
| $\mathrm{t}_{\text {ICS }}$ | Synchronous Clock Delay | Com'l \& Ind |  | 2 |  | 2 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 2 |  | 3 |  | 4 |  |
| $\mathrm{t}_{\mathrm{FD}}$ | Feedback Delay | Com'l \& Ind |  | 1 |  | 1 |  | 2 |  |  | ns |
|  |  | Mil |  |  |  | 1 |  | 2 |  | 3 |  |
| $\mathrm{t}_{\text {PRE }}$ | Asynchronous Register Preset Time | Com'l \& Ind |  | 5 |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 7 |  | 8 |  |
| ${ }^{\text {t CLR }}$ | Asynchronous RegisterClear Time | Com'l \& Ind |  | 5 |  | 6 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 6 |  | 7 |  | 8 |  |
| $\mathrm{t}_{\text {PCW }}$ | AsynchronousPreset and ClearPulse Pulse Width | Com'l \& Ind | 5 |  | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 6 |  | 7 |  | 8 |  |  |
| tPCR | AsynchronousPreset and Clear Recovery Time | Com'l \& Ind | 5 |  | 6 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 6 |  | 7 |  | 8 |  |  |
| triA | ProgrammableInterconnectArray Delay Time | Com'l \& Ind |  | 14 |  | 16 |  | 20 |  |  | ns |
|  |  | Mil |  |  |  | 16 |  | 20 |  | 24 |  |

## Notes:

27. Sample tested only for an output change of 500 mV .
28. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.

## Switching Waveforms

## External Combinatorial



## External Synchronous



External Asynchronous


## Switching Waveforms (continued)

## Internal Combinatorial <br> 

Internal Asynchronous


Internal Synchronous


## Switching Waveforms (continued)

## Output Mode



Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 25 | CY7C343-25HC/HI | H67 | Commercial/Industrial |
|  | CY7C343-25JC/JI | J67 |  |
| 30 | CY7C343-30HC/HI | H67 | Commercial/Industrial |
|  | CY7C343-30JC/JI | J67 |  |
|  | CY7C343-30HMB | H67 | Military |
| 35 | CY7C343-35HC/HI | H67 | Commercial/Industrial |
|  | CY7C343-35JC/JI | J67 |  |
|  | CY7C343-35HMB | H67 | Military |
| 40 | CY7C343-40HMB | H67 | Military |

MILITARY SPECIFICATIONS
Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 3}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{s}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACO} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AH}}$ | $7,8,9,10,11$ |

Document \#: 38-00128-D

## Features

- High-performance, high-density replacement for TTL, 74 HC , and custom logic
- 32 macrocells, 64 expander product terms in one LAB
- 8 dedicated inputs, 16 I/O pins
- 28-pin 300-mil DIP, cerDIP or 28-pin HLCC, PLCC package


## Functional Description

Available in a 28 -pin $300-\mathrm{mil}$ DIP or windowed J-leaded ceramic chip carrier (HLCC), the CY7C344 represents the densest EPLD of this size. 8 dedicated inputs and 16 bidirectional I/O pins communicate to one logic array block. In the CY7C344 LAB there are 32 macrocells and 64 expander product terms. When an I/O macrocell is used as an input, two expanders are used to create an input path. Even if all of the I/O pins are driven by macrocell registers, there are still 16 "buried"

## Logic Block Diagram ${ }^{[1]}$


registers available. All inputs, macrocells, and $I / O$ pins are interconnected within the LAB.
The speed and density of the CY7C344 makes it a natural for all types of applications. With just this one device, the designercan implement complexstate machines, registeredlogic, and combinatorial "glue" logic,without using multiple chips. This architectural flexibility allows the CY7C344 to replace multichipTTL solutions, whether they are synchronous, asynchronous, combinatorial, or all three.

## Pin Configurations



## Selection Guide

|  |  | 7C344-20 | 7C344-25 | 7C344-35 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) | 20 | 25 | 35 |  |
| MaximumOperating <br> Current(mA) | Commercial | 200 | 200 | 200 |
|  | Military |  | 220 | 220 |
|  | Industrial | 220 | 220 |  |
| MaximumStandby <br> Current(mA) | Commercial | 150 | 150 | 150 |
|  | Military |  | 170 | 170 |
|  | Industrial | 170 | 170 |  |

Note:

1. Figures in () are for J-leaded packages.

MAX and MAX+PLUS are registered trademarks of Altera Corporation.

## Maximum Ratings

| (Above which the useful life may be impaired. Foruser guidelines, not tested.) | DC Output Current, per Pin ........... -25 mA to +25 mA <br> DC Input Voltage ${ }^{[2]} \ldots \ldots . . . . . . . . . . .$. |  |  |
| :---: | :---: | :---: | :---: |
| Storage Temperature $\ldots \ldots \ldots \ldots \ldots$. | DC Program |  | V to +13.5 V |
| Ambient Temperaturewith | Operating Range |  |  |
| PowerApplied <br> Maximum Junction Temperature | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
|  | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| MaximumPowerDissipation .................... . 1500 mW | Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC V ${ }_{\text {CC }}$ or GND Current . . . . . . . . . . . . . . . . . . . . . . 500 mA | Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Case) | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | -40 | +40 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[4,5]}$ |  | -30 | -90 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | PowerSupply Current(Standby) | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or GND }(\text { No Load }) \\ & \mathrm{f}=1.0 \mathrm{MHz}^{[4,6]} \end{aligned}$ | Commercial |  | 150 | mA |
|  |  |  | Military/Industrial |  | 170 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D(\text { No Load }) \\ & \mathrm{f}=1.0 \mathrm{MHz}^{[4,6]} \end{aligned}$ | Commercial |  | 200 | mA |
|  |  |  | Military/Industrial |  | 220 | mA |
| $\mathrm{t}_{\mathrm{R}}$ | Recommended Input Rise Time |  |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Recommended Input Fall Time |  |  |  | 100 | ns |

## Capacitance

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 10 | pF |

## AC Test Loads and Waveforms ${ }^{[7]}$



(b)


C344-5

## Equivalent to: THEVENIN EQUIVALENT (commercial/military)

$$
\text { OUTPUT } 1.75 \mathrm{~V}
$$

Notes:
2. Minimum DC input is -0.3 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns .
3. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
4. Guaranteed but not $100 \%$ tested.
5. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
6. Measured with device programmed as a 16 -bit counter.
7. Part (a) in AC Test Load and Waveforms is used for all parameters except $t_{E R}$ and $t_{X Z}$, which is used for part (b) in AC Test Load and Waveforms. All external timing parameters are measured referenced to external pins of the device.

## Timing Delays

Timing delays within the CY7C344 may be easily determined using MAX+PLUS ${ }^{\circledR}$ software or by the model shown in Figure 1. The CY7C344 has fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information, the MAX+PLUS software provides a timing simulator.

## Design Recommendations

Operation of the devices described herein with conditions above those listedunder "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C344 contains circuitry to protect device pins from high static voltages or electric fields; however, normal precautions should be taken to avoid applying any voltage higher than maximum rated voltages.
For proper operation, input and output pins must be constrained to the range GND $\leq\left(\mathrm{V}_{\text {IN }}\right.$ or $\left.\mathrm{V}_{\text {OUT }}\right) \leq \mathrm{V}_{\text {CC }}$. Unused inputs must always be tied to an appropriate logic level (either $\mathrm{V}_{\mathrm{CC}}$ or GND). Each set of $\mathrm{V}_{\mathrm{CC}}$ and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least $0.2 \mu \mathrm{~F}$ must be connected between $\mathrm{V}_{C C}$ and GND. For the most effective decoupling, each $V_{C C}$ pin should be separately decoupled.

## Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders, add the maximum expander delay $\mathrm{t}_{\mathrm{EXP}}$ to the overall delay.
When calculating synchronous frequencies, use $t_{S 1}$ if all inputs are on the input pins. $\mathrm{t}_{\mathbf{S} 2}$ should be used if data is applied at an $\mathrm{I} / \mathrm{O}$ pin. If $\mathrm{t}_{\mathrm{S} 2}$ is greater than $\mathrm{t}_{\mathrm{CO}}, 1 / \mathrm{t}_{\mathbf{S} 2}$ becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)$ is less than $1 / \mathrm{t} 2$.

When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\text {EXP }}$ to $\mathrm{t}_{\mathbf{s} 1}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{WH}}\right.$ $\left.+t_{W L}\right), 1 / \mathrm{t}_{\mathrm{CO}}$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathbf{S} 1}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.
When calculating external asynchronous frequencies, use $t_{\text {AS1 }}$ if all inputs are on dedicated input pins. If any data is applied to an I/O pin, $\mathrm{t}_{\mathrm{AS} 2}$ must be used as the required set-up time. If ( $\mathrm{t}_{\mathrm{AS} 2}+$ $\left.t_{\mathrm{AH}}\right)$ is greater than $\mathrm{t}_{\mathrm{ACO}}, 1 /\left(\mathrm{t}_{\mathrm{AS} 2}+\mathrm{t}_{\mathrm{AH}}\right)$ becomes the limiting frequency in the data path mode unless $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$ is less than $1 /\left(\mathrm{t}_{\mathrm{AS} 2}+\mathrm{t}_{\mathrm{AH}}\right)$.
When expander logic is used in the data path, add the appropriate maximum expander delay, $\mathrm{t}_{\text {EXP }}$ to $\mathrm{t}_{\mathrm{AS} 1}$. Determine which of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right), 1 / \mathrm{t}_{\mathrm{ACO}}$, or $1 /\left(\mathrm{t}_{\mathrm{EXP}}+\mathrm{t}_{\mathrm{AS} 1}\right)$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the asynchronous configuration.
The parameter $\mathrm{t}_{\mathrm{OH}}$ indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If $\mathrm{t}_{\mathrm{OH}}$ is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worstcase environmental and supply voltage conditions.
The parameter $\mathrm{t}_{\mathrm{AOH}}$ indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C344.
In general, if $\mathrm{t}_{\mathrm{AOH}}$ is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous), then the devices are guaranteed to function properly under worstcase environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay ( $\mathrm{t}_{\text {EXP }}$ ), causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.


Figure 1. CY7C344 Timing Model

External Synchronous Switching Characteristics ${ }^{[7]}$ Over Operating Range

| Parameters | Description |  | CY7C344-20 |  | CY7C344-25 |  | CY7C344-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD1 }}$ | Dedicated Input to Combinatorial Output Delay ${ }^{[8]}$ | Com'l \& Ind |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| tpD2 | I/O Input to Combinatorial Output Delay ${ }^{[9]}$ | Com'l \& Ind |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| $\mathrm{t}_{\text {PD3 }}$ | Dedicated Input to Combinatorial Output Delay with Expander Delay ${ }^{[10]}$ | Com'l \& Ind |  | 30 |  | 40 |  |  | ns |
|  |  | Mil |  |  |  | 40 |  | 55 |  |
| $t_{\text {PD4 }}$ | I/O Input to CombinatorialOutputDelay with Expander Delay ${ }^{[4,11]}$ | Com'l \& Ind |  | 30 |  | 40 |  |  | ns |
|  |  | Mil |  |  |  | 40 |  | 55 |  |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay ${ }^{[4]}$ | Com'l \& Ind |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[4]}$ | Com'l \& Ind |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| ${ }^{\text {t }} \mathrm{CO} 1$ | Synchronous Clock Input to Output Delay | Com'l \& Ind |  | 12 |  | 15 |  |  | ns |
|  |  | Mil |  |  |  | 15 |  | 20 |  |
| $\mathrm{t}_{\mathrm{CO} 2}$ | Synchronous Clock to Local Feedback to CombinatorialOutput ${ }^{[4,12]}$ | Com'l \& Ind |  | 22 |  | 29 |  |  | ns |
|  |  | Mil |  |  |  | 29 |  | 37 |  |
| $\mathrm{t}_{5}$ | Dedicated Input or Feedback Set-Up Time to Synchronous Clock Input | Com'l \& Ind | 12 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 21 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time from Synchronous Clock Input ${ }^{[7]}$ | Com'l \& Ind | 0 |  | 0 |  |  |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  |  |
| ${ }_{\text {twh }}$ | Synchronous Clock Input HIGH Time ${ }^{[4]}$ | Com'l \& Ind | 7 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  |  |
| ${ }^{\text {twL }}$ | Synchronous Clock Input LOW Time ${ }^{[4]}$ | Com'l \& Ind | 7 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  |  |
| $\mathrm{t}_{\text {RW }}$ | $\text { AsynchronousClear Width }{ }^{[4]}$ | Com'l \& Ind | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 35 |  |  |
| $\mathrm{t}_{\mathrm{RR}}$ | AsynchronousClear Recovery Time ${ }^{[4]}$ | Com'l \& Ind | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 35 |  |  |
| $\mathrm{t}_{\mathrm{RO}}$ | Asynchronous Clear to Registered Output Delay ${ }^{[4]}$ | Com'l \& Ind |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| $\mathrm{t}_{\text {PW }}$ | $\text { AsynchronousPreset Width }{ }^{[4]}$ | Com'l \& Ind | 20 |  | 25 |  |  |  | ns |
|  |  | Mil |  |  | 25 |  | 35 |  |  |
| $t_{\text {PR }}$ | AsynchronousPreset Recovery Time ${ }^{[4]}$ | Com'l \& Ind |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |

## Notes:

8. This parameter is the delay from an input signal applied to adedicated input pin to a combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function.
9. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
10. This parameter is the delay associated with an input signal applied to a dedicated input pin to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
11. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
12. This specification is a measure of the delay from synchronous register clockinput to internal feedback of the registeroutputsignal to a combinatorial output for which the registered output signal is used as an input. This parameter assumes no expanders are used in the logic of the combinatorial output and the register is synchronously clocked. This parameter is tested periodically by sampling production material.
13. This specification is a measure of the delay associated with the internal registerfeedback path. This delay plus the register set-up time, $\mathrm{t}_{\mathrm{S}}$, is the minimuminternal period for an internal state machine configuration. This parameter is tested periodically by sampling production material.
14. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external only feedback can operate.
15. This specification indicates the guaranteed maximum frequency at which astate machine with internal-only feedback can operate. Ifregister output states must also control external points, this frequency can still be observed as long as it is less than $1 / \mathrm{t}_{\mathrm{CO} 1}$. This specification assumes no expander logic is used. This parameter is tested periodically by sampling production material.
16. This frequency indicates the maximum frequency at which the device may operate in data path mode (dedicated input pin to output pin). This assumes that no expander logic is used.
17. Thisspecificationindicatestheguaranteedmaximumfrequencyinsynchronousmode, at which an individual output or buried register can be cycled by a clock signal applied to either a dedicated input pin or an I/O pin.
18. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.

SEMICONDUCTOR
External Asynchronous Switching Characteristics Over Operating Rangee ${ }^{[7]}$

| Parameters | Description |  | CY7C344-20 |  | CY7C344-25 |  | CY7C344-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{ACO} 1}$ | Asynchronous Clock Input to Output Delay | Com'l \& Ind |  | 20 |  | 25 |  |  | ns |
|  |  | Mil |  |  |  | 25 |  | 35 |  |
| $\mathrm{t}_{\mathrm{ACO} 2}$ | Asynchronous Clock Input to Local Feedback to Combinatorial Output ${ }^{[19]}$ | Com'l \& Ind |  | 30 |  | 37 |  |  | ns |
|  |  | Mil |  |  |  | 37 |  | 49 |  |
| $\mathrm{t}_{\text {AS }}$ | Dedicated Input or Feedback Set-Up Time to Asynchronous Clock Input | Com'l \& Ind | 9 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 12 |  | 15 |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Input Hold Time from Asynchronous Clock Input | Com'l \& Ind | 9 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 12 |  | 17.5 |  |  |
| $\mathrm{t}_{\text {AWH }}$ | Asynchronous <br> Time <br> 4,20$]$ Clock $\quad$ Input HIGH | Com'l \& Ind | 7 |  | 9 |  |  |  | ns |
|  |  | Mil |  |  | 9 |  | 15 |  |  |
| ${ }^{\text {taWL }}$ | AsynchronousClock Input LOW Time ${ }^{[4]}$ | Com'l \& Ind | 9 |  | 11 |  |  |  | ns |
|  |  | Mil |  |  | 11 |  | 15 |  |  |
| $\mathrm{t}_{\text {ACF }}$ | Asynchronous Clock to Local Feedback Input ${ }^{[4,21]}$ | Com'l \& Ind |  | 18 |  | 21 |  |  | ns |
|  |  | Mil |  |  |  | 21 |  | 27 |  |
| $\mathrm{t}_{\text {AP }}$ | External Asynchronous Clock Period $\left(1 / \mathrm{f}_{\text {MAX }}\right)^{[4]}$ | Com'l \& Ind | 16 |  | 20 |  |  |  | ns |
|  |  | Mil |  |  | 20 |  | 30 |  |  |
| $\mathrm{f}_{\text {MAXA1 }}$ | External Maximum Frequency in Asynchronous Mode $1 /\left(\mathrm{t}_{\mathrm{ACO}}+\mathrm{t}_{\mathrm{AS}}\right)^{[4,22]}$ | Com'l \& Ind | 34.4 |  | 27 |  |  |  | MHz |
|  |  | Mil |  |  | 27 |  | 20 |  |  |
| $\mathrm{f}_{\text {MAXA } 2}$ | Maximum Internal Asynchronous Frequency $1 /\left(\mathrm{t}_{\mathrm{ACF}}+\mathrm{t}_{4} \mathrm{~S}\right)$ or $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)^{[4,23]}$ | Com'l \& Ind | 37 |  | 30.3 |  |  |  | MHz |
|  |  | Mil |  |  | 30.3 |  | 23.8 |  |  |
| $\mathrm{f}_{\text {MAXA3 }}$ | Data Path Maximum Frequency in AsynchronousMode ${ }^{[4,24]}$ | Com'l \& Ind | 50 |  | 40 |  |  |  | MHz |
|  |  | Mil |  |  | 40 |  | 28.5 |  |  |
| $\mathrm{f}_{\text {MAXA4 }}$ | Maximum Asynchronous Register Toggle Frequency $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)^{[4,25]}$ | Com'l \& Ind | 62.5 |  | 50 |  |  |  | MHz |
|  |  | Mil |  |  | 50 |  | 33.3 |  |  |
|  | Output Data Stable Time from Asynchronous Clock Input ${ }^{[4,26]}$ | Com'l \& Ind | 15 |  | 15 |  |  |  | ns |
|  |  | Mil |  |  | 15 |  | 15 |  |  |

## Notes:

19. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the registered output signal to a combinatorial output for which the registered output signal is used as an input. Assumes no expanders are used in logic of combinatorial output or the asynchronous clock input. This parameter is tested periodically by sampling production material.
20. This parameter is measured with a positive-edge-triggered clock at the register. For negative edge triggering, the $\mathrm{t}_{\mathrm{AWH}}$ and $\mathrm{t}_{\mathrm{AWL}}$ parameters must be swapped. If a given input is used to clock multiple registers with both positive and negative polarity, $\mathrm{t}_{\mathrm{AWH}}$ should be used for both $\mathrm{t}_{\mathrm{AWH}}$ and $\mathrm{t}_{\mathrm{AWL}}$.
21. This specification is a measure of the delay associated with the internal register feedback path for an asynchronously clocked register. This delay plus the asynchronous register set-up time, $\mathrm{t}_{\mathrm{AS}}$, is the minimum internal period for an asynchronously clocked state machine configuration. This delay assumes no expander logic in the asynchronous clock path. This parameter is tested periodically by sampling production material.
22. This parameterindicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedbackcan operate. It is assumed that no expander logic is employed in the clock signal path or data path.
23. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedbackcan operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1 / \mathrm{t}_{\mathrm{ACO}} 1$. This specification assumesnoexpander logicisutilized. Thisparameter is tested periodicallybysamplingproductionmaterial.
24. This specification indicates the guaranteed maximum frequency at whichan individual output or buried register can be cycled in asynchronously clocked mode. This frequency is least of $1 /\left(\mathrm{t}_{\mathrm{AWH}}+\mathrm{t}_{\mathrm{AWL}}\right)$, $1 /\left(\mathrm{t}_{\mathrm{AS}}+\mathrm{t}_{\mathrm{AH}}\right)$, or $1 / \mathrm{t}_{\mathrm{ACO}}$. It also indicates the maximum frequency at which the device may operate in the asynchronously clocked data path mode. Assumes no expander logic is used.
25. This specification indicates the guaranteed maximum frequency at whichan individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input or an I/O pin.
26. This parameter indicates the minimum time that the previous register output data is maintained on the output pin after an asynchronous register clock input to an external dedicated input or I/O pin.

## Typical Internal Switching Characteristics Over Operating Range ${ }^{2]}$

| Parameters | Description |  | CY7C344-20 |  | CY7C344-25 |  | CY7C344-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {IN }}$ | Dedicated Input Pad and Buffer Delay | Com'l \& Ind |  | 5 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 11 |  |
| $\mathrm{t}_{\mathrm{IO}}$ | I/O Input Pad and Buffer Delay | Com'1 \& Ind |  | 5 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 11 |  |
| $\mathrm{t}_{\text {EXP }}$ | Expander Array Delay | Com'1 \& Ind |  | 10 |  | 15 |  |  | ns |
|  |  | Mil |  |  |  | 15 |  | 20 |  |
| $\mathrm{t}_{\mathrm{LAD}}$ | Logic Array Data Delay | Com'l \& Ind |  | 9 |  | 10 |  |  | ns |
|  |  | Mil |  |  |  | 10 |  | 11 |  |
| $\mathrm{t}_{\text {LAC }}$ | Logic Array Control Delay | Com'l \& Ind |  | 7 |  | 7 |  |  | ns |
|  |  | Mil |  |  |  | 7 |  | 7 |  |
| $\mathrm{t}_{\mathrm{OD}}$ | Output Buffer and Pad Delay | Com'l \& Ind |  | 5 |  | 5 |  |  | ns |
|  |  | Mil |  |  |  | 5 |  | 8 |  |
| $\mathrm{t}_{\mathrm{ZX}}$ | Output Buffer Enable Delay ${ }^{[2 /]}$ | Com'l \& Ind |  | 8 |  | 11 |  |  | ns |
|  |  | Mil |  |  |  | 11 |  | 12 |  |
| $t_{X Z}$ | Output Buffer Disable Delay | Com'l \& Ind |  | 8 |  | 11 |  |  | ns |
|  |  | Mil |  |  |  | 11 |  | 12 |  |
| trsu | Register Set-Up Time Relative to Clock Signal at Register | Com'l \& Ind | 5 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 11 |  |  |
| $\mathrm{t}_{\mathrm{RH}}$ | Register Hold Time Relative to Clock Signal at Register | Com'l \& Ind | 9 |  | 12 |  |  |  | ns |
|  |  | Mil |  |  | 12 |  | 15 |  |  |
| $\mathrm{t}_{\text {LATCH }}$ | Flow-Through Latch Delay | Com'l \& Ind |  | 1 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 5 |  |
| $\mathrm{t}_{\mathrm{RD}}$ | RegisterDelay | Com'l \& Ind |  | 1 |  | 1 |  |  | ns |
|  |  | Mil |  |  |  | 1 |  | 1 |  |
| ${ }_{\text {t }}$ COMB | Transparent Mode Delay ${ }^{[28]}$ | Com'l \& Ind |  | 1 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 5 |  |
| ${ }^{\text {t }}$ CH | Clock HIGH Time | Com'l \& Ind | 7 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 9 |  |  |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW Time | Com'1 \& Ind | 7 |  | 8 |  |  |  | ns |
|  |  | Mil |  |  | 8 |  | 9 |  |  |
| ${ }^{\text {IIC }}$ | Asynchronous Clock Logic Delay | Com'l \& Ind |  | 8 |  | 10 |  |  | ns |
|  |  | Mil |  |  |  | 10 |  | 12 |  |
| tICS | Synchronous Clock Delay | Com'l \& Ind |  | 2 |  | 3 |  |  | ns |
|  |  | Mil |  |  |  | 3 |  | 5 |  |
| $\mathrm{t}_{\mathrm{FD}}$ | FeedbackDelay | Com'l \& Ind |  | 1 |  | 1 |  |  | ns |
|  |  | Mil |  |  |  | 1 |  | 1 |  |
| $\mathrm{t}_{\mathrm{PRE}}$ | Asynchronous Register Preset Time | Com'l \& Ind |  | 6 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 12 |  |
| ${ }_{\text {t }}$ | Asynchronous Register Clear Time | Com'l \& Ind |  | 6 |  | 9 |  |  | ns |
|  |  | Mil |  |  |  | 9 |  | 12 |  |
| tecw | AsynchronousPreset and ClearPulse Width | Com'l \& Ind | 5 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 9 |  |  |
| $\mathrm{t}_{\text {PCR }}$ | AsynchronousPreset and Clear Recovery Time | Com'l \& Ind | 5 |  | 7 |  |  |  | ns |
|  |  | Mil |  |  | 7 |  | 9 |  |  |

Notes:
27. Sample tested only for an output change of 500 mV .
28. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.

## Switching Waveforms

## External Combinatorial



External Synchronous


External Asynchronous


Switching Waveforms (continued)


Internal Asynchronous


Internal Synchronous (Input Path)


Switching Waveforms (continued)
Internal Synchronous (Output Path)


Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 20 | CY7C344-20DC/DI | D22 | Commercial/Industrial |
|  | CY7C344-20HC/HI | H64 |  |
|  | CY7C344-20JC/JI | J64 |  |
|  | CY7C344-20PC/PI | P21 |  |
|  | CY7C344-20WC/WI | W22 |  |
| 25 | CY7C344-25DC/DI | D22 | Commercial/Industrial |
|  | CY7C344-25HC/HI | H64 |  |
|  | CY7C344-25JC/JI | J64 |  |
|  | CY7C344-25PC/PI | P21 |  |
|  | CY7C344-25WC/WI | W22 |  |
|  | CY7C344-25DMB | D22 | Military |
|  | CY7C344-25HMB | H64 |  |
|  | CY7C344-25WMB | W22 |  |
| 35 | CY7C344-35DMB | D22 | Military |
|  | CY7C344-35HMB | H64 |  |
|  | CY7C344-35WMB | W22 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{PD} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 2}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PD} 3}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{ACO} 1}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{AH}}$ | $7,8,9,10,11$ |

Document \#: 38-00127-B

## Features

- High speed: 125-MHz state machine output generation
- Token passing
-Multiple, concurrent processes
- Multiway branch or join
- One clock with programmable clock doubler
- Programmable miser bits for power savings
- 8 to 12 inputs with input macrocells
—Metastability hardened: 10-year MBTF
$-0,1$, or 2 input registers
- 3 programmable clock enables
- 32 synchronous state macrocells
- 10 to 14 outputs
- Skew-controlled OR output array
- Outputs are sum of states like PLA


## Ultra High Speed State Machine EPLD

- Security fuse
- Available in 28-pin slimline DIP and 28-pin PLCC
- Low-power "L" versions
-150 mA max. at 125 MHz
- UV-erasable and reprogrammable
- Programming and operation $100 \%$ testable


## Product Characteristics

The CY7C361 is a CMOS erasable, programmablelogic device (EPLD) with very high speed sequencing capabilities.
Applicationsinclude high-speed cache and I/O subsystems control, control of highspeed numeric processors, and high-speed arbitration between synchronous or asynchronoussystems.

A programmable on-board clock doubler allowsthe device to operate at 125 MHz internally based on a $62.5-\mathrm{MHz}$ input clock reference. The clock doubler is not a phase-lockedloop. It produces an internal pulse on each edge of the external clock. The length of each internal pulse is determined by the intrinsic delays within the CY7C361. When the doubler is enabled, all macrocells in the CY7C361 are referenced to the doubled clock. If the clock doubleris disabled, a $125-\mathrm{MHz}$ input clock can be connected to pin 4 , and it will be used as a clock to all macrocells.
The CY7C361 has two arrays, similar to those in a PLA except that the registers are placed between the two arrays so that the long feedback path of the PLA is eliminated.

## Logic Block Diagram



## Pin Configurations

| $\begin{aligned} & \text { LCC, PLCC, and HLCC } \\ & \text { Top View } \end{aligned}$ |  |  |
| :---: | :---: | :---: |
| صصصصصصロם |  |  |
|  | 4 3 3 211 282726 | $\mathrm{M}_{3}$ |
|  | 624 | $\mathrm{M}_{2}$ |
|  | $7 \quad 76361$ | $] \mathrm{GND}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | $8 \quad 22$ | $\mathrm{V}_{\mathrm{CC}}$ |
| GND | 921 | GND |
|  | 1020 | $\mathrm{M}_{1}$ |
|  | 111213141516171819 | $\mathrm{M}_{0}$ |
| ONNMOーN C361-2 |  |  |
|  |  |  |

## Selection Guide

| Generic Part Number | $\mathbf{I}_{\mathbf{C C}} \mathbf{m A}$ at $\mathbf{f}_{\text {MAX }}$ |  |  |  | $\mathbf{f}_{\text {MAX }}$ MHz |  |  | $\mathbf{t}_{\text {IS }}$ ns |  | $\mathbf{t}_{\mathbf{C O}} \mathbf{n s}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com | Com "l" | Mil | Mil "L" | Com | Mil | Com | Mil | Com | Mil |  |
|  | 200 | 150 |  |  | 125.0 |  | 2 |  | 15 |  |  |
| CY7C361-100 | 200 | 150 | 200 | 150 | 100.0 | 100.0 | 3 | 3 | 19 | 19 |  |
| CY7C361-83 |  | 150 |  | 150 | 83.3 | 83.3 | 5 | 5 | 23 | 23 |  |
| CY7C361-66 |  | 150 |  | 150 | 66.6 | 66.6 | 5 | 5 | 23 | 25 |  |

## Product Characteristics (continued)

In the CY7C361, the state information is contained in 32 state macrocells sandwiched between the input and output arrays. The current state information is fed back fast enough to achieve the $125-\mathrm{MHz}$ operating frequency. These state macrocells also have serial connections that allow state machines to be built using a to-ken-passing methodology similar to one hot encoding, but with the ability to support multiple active states at any given time.
The output array performs an OR function over the state macrocell outputs, allowing the control signals of the state machine to be produced directly. The signals from the output array are connected to the 14 device outputs ( 4 of which are bidirectional). In addition there are 3 sum terms that act as clock enables to the 3 groups of input macrocells. There are also 4 sum term output enables for the 4 bidirectional pins.

## Input Macrocells

The CY7C361 has 12 input macrocells, shown in Figure 1. Each macrocell can be configured to have 0,1 , or 2 registers in the path of the input data. In the configuration where there is no input register, the set-up time required is the longest, because it includes the propagation delay through the input array plus the state register set-up time. In the single-registered configuration the set-up time is less than half of the unregistered case. The double-registered configuration is used to synchronize asynchronous inputs without causing metastable events.


Figure 1. Input Macrocell

## Input Register Enables

The input macrocells are divided into 3 groups of 4 macrocells each. Each of these groups has a register clock enable coming from the output array. The assignment of enable signal node numbers to input macrocells is as follows:

| Input Nodes | Enable Node |
| :--- | :---: |
| $3,5,6,9$ | 29 |
| $10,11,12,13$ | 30 |
| $1,2,14,15$ | 31 |

When the enable node is true, data is clocked into the registers of the input macrocells on the rising edge of the internal global clock.

## Metastability Immunity

A high level of metastable immunity is afforded in the doubleregistered configuration. The CY7C361 registers are done in fast CMOS and they resolve inputs in a minimal amount of time. With all inputs switching at maximum frequency, one metastable event capable of violating the set-up time of a subsequent register occurs every 10 years. The probability of failure in a configured state machine is much lower than this calculation suggests, because there are more registers in the device and thus more decision time is allowed. No state machine failures due to metastable phenomena will be observed if the maximum frequency and double-registered operation frequency are used. This makes the CY7C361 ideally suited for constructing state machines requiring
arbitration. For more information on metastability, refer to the "Are Your PLDs Metastable?" application note in the Cypress Applications Handbook.

## Input Array

The input array is based on the condition decoder, shown in Figure 2. In a conventional PLA or PLD device, only PRODUCT1 would be present in the first array and the output and the feedback would be encoded by a second programmable or fixed or array. The speed of state machines is limited mainly by the feedback path.


Figure 2. Condition Decoder
The condition decoder of the CY7C361 forms a product of a product and a sum over the input field. (The sum term is obtained by inverting the inputs to PRODUCT2.) Since there is immediate feedback information in the input field, multiway fork and join operations can be performed using this type of condition decoder. In other words, the condition decoder is used to control or gate the token being passed from macrocell to macrocell. In contrast, a traditional PLD or PLA requires more logic because the array is used to encode the states. In the CY7C361, state transitions can be made in half the time because there is no "state encoding" delay.
Each condition decoder has a miser bit in its sum term path. If the term is not used, the miser bit is automatically programmed. The miser bit completely disconnects the product term and replaces it with a logic HIGH. This results in a power savings.
The input array has 41 condition decoders: one global reset decoder, 8 local reset decoders, and 32 macrocell decoders. The array has 44 true/complement input pairs, 88 inputs total.
For speed reasons, the feedback signals are segmented. This means that for each group of 8 macrocells, 2 have global feedback, 2 have intermediate feedback to 16 of the 32 macrocells, and 4 have local feedback within their group of 8 macrocells only. Segmenting the feedback reduces the number of inputs per decoder to 56. Because the CY7C361 utilizes token passing, a large state machine will be effectively broken down into several smaller machines using 4 or less macrocells. The global and intermediate feedback is used to communicate between these smaller machines, and the local feedback is used within the smaller machines. For more information on the hot state encoding or token-passing design methodology, refer to the application notes titled "State Machine Design Considerations and Methodologies" and "Understanding the CY7C361" in the Cypress Applications Handbook.

## State Machine Macrocells

The CY7C361 has 32 state macrocells. The state macrocells each have a single condition decode and share a common clock and global reset condition. The global reset is synchronous, and it lasts for two internal clock cycles. For each group of four state macrocells, there is a synchronous local reset condition.
All 32 of the macrocells are "daisy-chained." Each has a C_IN input that is connected to the C_OUT output of the previous macrocell, as shown in Figure 3. Configuration bit C2 is used in all state macrocells to select $C_{-}$IN to be active $(C 2=0)$ or inactive $(C 2=1)$.


Figure 3. CY7C361 Macrocell
For the topmost macrocell (node 32), the C2 bit is used to specify a reset option. If the bit is 0 , then the C IN for this macrocell will be true (1). If the C 2 bit is 1 , then the $\mathrm{C}_{-}$IN for the macrocell will be false (0).
There are three state macrocell configurations: START, TOGGLE, and TERMINATE. The purpose of the START configuration is to create a "token" based on the condition decode. The TOGGLE configuration is used for building counters. The TERMINATE configuration is used to insert wait states in a process. It captures a token and holds it until a condition tells it to terminate the token.
Figure 4 shows a state macrocell in the START configuration. This configuration synchronously creates a token if C_IN or the condition decode is a logic HIGH. The token is represented by a true output on the macrocell register going to the output array and back as feedback to the input array. A machine implemented in the CY7C361 will consist of multiple machines or processes running concurrently, each with zero, one or more tokens active at any given time. Put anotherway, each state macrocell in the CY7C361 can be thought of as a line of microcode that can execute concurrently.


Figure 4. Start Configuration
In addition to the main register going to the array, there is an R-S latch in the feedback path that is used to convert the input condition to a pulse.
In operation, the START macrocell starts from a reset condition (output array input = FALSE). When a condition decode "fires" or a token is carried in (C_IN), the register output (Q going to the array) goes true for exactly one cycle. The OR of the condition decode and the C_IN must go FALSE before the START configuration can fire again. Local resets have no effect on this configuration.
The TERMINATE macrocell (see Figure 5) captures a token via the C_IN path. The token is then held in the state register until
the condition decoder fires, which causes the token to be terminated. Another way of saying this is that the TERMINATE macrocell is like a synchronous SR flip-flop. It is set by C_IN and reset by the condition decoder. Local resets have no effect on this configuration.

$$
\mathrm{C} 1, \mathrm{C} 0=0,1: \text { TERMINATE }
$$

## Figure 5. Terminate Configuration

The TOGGLE macrocell (see Figure 6) operates like a T-type flip- flop. If C_IN or the condition decode is asserted, the state register will toggle on every rising edge of the internal clock. If neither the C_IN nor the condition decoder are asserted, the state register will retain its current state. The TOGGLE configuration is used to build counters. A local reset condition will synchronously reset the state register in this configuration.


Figure 6. Toggle Configuration

## The Output Array

The output array is an OR-based array. The array inputs are the LOW-asserted outputs of the 32 state macrocells. There are five types of array outputs. The first type is the three clock enables for the input macrocells. Each enable is a programmable OR of asserted state macrocells; when one of the connected macrocells is asserted, the clock is enabled. Next are the four output enables of the bidirectional I/O pins. Again, the output enables are a programmable OR of the connected asserted state macrocells; when one of the connected macrocells is asserted, the output is enabled. The third type of array output is the "pure" device output. These six outputs are a functional OR of the low asserted outputs of the state registers. Next is the output path of the four bidirectional I/O pins, which is identical to that of the "pure" outputs. The last type of array output is the Mealy output macrocell. The CY7C361 has four of these outputs; they can be used as a fast combinatorial output. The three device outputs are pictured in Figure 7. Note that the Mealy output is the only one that is configurable.


Figure 7. Start Configuration
In order to reduce output skew, the CY7C361 output array contains a set of self-timed latches in the output array path. These latches are controlled by an internal clock that has a delay equal to the worst-case path through the output array. While this delayed internal clock is LOW, the output array data is latched. When the delayed internal clock is HIGH, the latches become transparent, and the outputs change. These latches are the reason why the $\mathrm{t}_{\mathrm{CO}}$ max is 15 ns with respect to the state registers, but the part can change its outputs every 7.5 ns . Since these latches cannot be accessed by the user, they have been left off of the block diagram.
The normal output signal from the device is a boolean sum of a subset of the state macrocell outputs. The subset selection is programmed into the output array. The number of state machines in the device, and the output mappings of each are determined by the user. The architecture is thus "horizontally divisible" and of-

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature . ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(DIP Pins 7 or 22 to Pins 8,21 , or 23 ) ...... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
During Programming .......................... . . 0.0 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . 3.0 V to +7.0 V
DC Programming Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 13.0V
fers advantages in coding efficiency and event response time over the non-divisible architectures found in most PLA and sequencer implementations.
An output pin is normally LOW-asserted. The output gate performs an OR function over the flip-flop outputs of the state macrocells. The OR function includes only the outputs that are programmed to be connected to the OR line in the output array. When none of the connected state macrocell flip-flops are in the true or set condition, the output is HIGH, or deasserted. If any connected macrocell flip-flop is asserted (true) then the OR gate function is true and the output pin is LOW.
Forcing a false condition is easily accomplished by disconnecting all of the state macrocells from the OR line. To force a true condition, the OR line is connected only to node 73 , which is labeled as $\mathrm{V}_{\mathrm{CC}}$ in the block diagram. Any OR line connected to this node will be forced permanently true, which will cause any normal output to always be LOW.
The bidirectional outputs are I/O pins that may be used as either inputs or outputs. Under state machine control, these pins may be three-stated and used as inputs or outputs depending on how the OE term is programmed. If the OE is connected to node 73, the pin will always function as an output.
The Mealy outputs are designed to implement the fastest possible path between a device input and an output. Functions are available that combine the OR term and a specific input signal. These functions, XOR, AND, and OR, coupled with output polarity control are useful for data strobes and semaphore operations where signaling occurs based on the current state, but independent of a signal transition.
The AND and OR functions can be used to gate data strobe signals by the state. The XOR function can be used to implement two-cycle signaling, which is used in self-timed systems to minimize signaling delays. If these functions are not needed, then the Mealy outputs can be configured as normal outputs.

Output Current into Outputs (LOW) ................. 8 mA
UV Exposure . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7258 Wsec/cm²
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current .................................. . $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed HIGH Input, All Inputs ${ }^{[1]}$ |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed LOW Input, All Inputs ${ }^{3]}$ |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CC }}=$ Max. |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CC }}$ |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{ISC}^{[2]}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{OUT}}=0.5 \mathrm{~V}^{[3]}$ |  | -30 | -110 | mA |
| $\mathrm{I}_{\mathrm{CC}}{ }^{[2]}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=$ GND, Outputs Open, Operating at $\mathrm{f}=\mathrm{f}_{\text {MAX }}$ | Commercial "L" <br> Military "L" |  | 150 | mA |
|  |  |  | Commercial <br> Military |  | 200 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Tested initially and after any design or process changes that may affect this parameter.
3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## AC Test Loads and Waveforms

 SCOPE

(b) $\quad$ c361-10

c361-11

Equivalent to: THÉVENIN EQUIVALENT

c361-12

## Test Waveforms

| Parameter | $\mathrm{v}_{\mathrm{x}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| ${ }^{\text {teer }(-)}$ | 0.0 V |  | ${ }^{\text {c361-13 }}$ |
| ${ }^{\text {teER }(+)}$ | 2.6 V | $\mathrm{v}_{\mathrm{OL}} \xrightarrow{2.5 \mathrm{~V}+\frac{\downarrow}{4}} \mathrm{v}_{\mathrm{x}}$ | c361-14 |
| $\mathrm{t}_{\text {CEA }(+)}$ | 0.0V | $\mathrm{v}_{\mathrm{x}} \xrightarrow{1.5 \mathrm{~V}+\frac{\downarrow}{4}} \mathrm{~F}$ | ${ }^{\text {c361-15 }}$ |
| ${ }_{\text {teea }}(-)$ | 2.6 V |  | ${ }^{\text {c361-16 }}$ |

Switching Characteristics Over the Operating Range ${ }^{[4,5]}$

| Parameters | Description | Commercial |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -125 |  | -100 |  | -83 |  | -66 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{PD}}$ | Input to Mealy Output Delay | 2 | 9 | 2 | 11 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{CO}}{ }^{[6]}$ | Clock to Output Delay |  | 15 |  | 19 |  | 23 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CM}}{ }^{[6]}$ | Clock to Mealy Output Delay |  | 17 |  | 20 |  | 25 |  | 28 | ns |
| ${ }^{\text {t }}$ | Output Stable Time | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input Register Input Set-Up Time | 2 |  | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Register Input Hold Time | 3 |  | 4 |  | 5 |  | 5 |  | ns |
| $\mathrm{tS}^{\text {[ }}{ }^{\text {] }}$ | State Register Input Set-Up Time | 7 |  | 9 |  | 12 |  | 14 |  | ns |
| $\mathrm{t}_{\mathrm{H}}{ }^{[7]}$ | State Register Input Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{DWH}}{ }^{[2,8,9]}$ | Input Clock Pulse Width HIGH (Doubler Enabled) | 6 |  | 7 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{DWL}}{ }^{[2,8,9]}$ | Input Clock Pulse Width LOW (Doubler Enabled) | 6 |  | 7 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{DP}}{ }^{[2,9]}$ | Input Clock Period (Doubler Enabled) | 15 |  | 20 |  | 24 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}{ }^{[2,8,10]}$ | Input Clock Pulse Width HIGH | 2 |  | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathbf{W}}{ }^{[2,8,10]}$ | Input Clock Pulse Width LOW | 2 |  | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}^{(2,10]}$ | Input Clock Period | 7.5 |  | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SO }}{ }^{[17]}$ | Output Skew |  | 2 |  | 2 |  | 2 |  | 2 | ns |
| $\mathrm{t}_{\mathrm{SM}^{\text {[ }}}{ }^{[12]}$ | Mealy Output Skew |  | 3 |  | 3 |  | 3 |  | 3 | ns |
|  | Input Maximum Frequency (Doubler Enabled) | 62.5 |  | 50.0 |  | 72.9 |  | 33.3 |  | $\overline{\mathrm{MHz}}$ |
| $\mathrm{f}_{\mathrm{MAX}^{[2]}}$ | Output Maximum Frequency | 125.0 |  | 100.0 |  | 83.3 |  | 66.6 |  | MHz |
| $\mathrm{t}_{\mathrm{CER}}{ }^{[2,4]}$ | Clock to Output Disable Delay |  | 16 |  | 20 |  | 22 |  | 25 | ns |
| $\mathrm{t}_{\text {CEA }}{ }^{[2,13,14]}$ | Clock to Output Enable Delay |  | 16 |  | 20 |  | 22 |  | 25 | ns |

Notes:
4. Output reference point on AC measurements is 1.5 V , except as noted in Test Waveforms:
$t_{\text {CER }(-)}$ negative going is measured at $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$.
$t_{\mathrm{CER}(+)}$ positive going is measured at $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$
5. Part (a) of AC Test Loads and Waveforms is used for all parameters except ${ }^{\text {tCEA }}$ and tCER. Part (b) of AC Test Loads and Waveforms is $^{\text {(b) }}$ used for tCEA and tCER.
6. This specification is guaranteed for the worst-case programmed pattern for which all device outputs are changing state on a given access or clock cycle.
7. Input register bypassed.
8. The clock input is tested to accommodate a $60 / 40$ duty cycle waveform at the maximum frequency.
9. This applies to the input clock when the doubler is enabled.
10. This applies to the input clock when the doubler is disabled.
11. This parameter specifies the maximum allowable $\mathrm{t}_{\mathrm{CO}}$ clock to output delay difference, or skew, between any two outputs on the same device triggered by the same clock edge with all other device outputs changing state within the same clock cycle.
12. This parameter specifies the maximum allowable $t_{P D}$ difference between any two Mealy outputs on the same device triggered by the same or simultaneous input signals with all other device outputs changing state within the same access or clock cycle.
13. R1 is disconnected for $\mathrm{t}_{\text {CEA }}+$ ) positive going (open circuited). See part (b) of AC Test Loads and Waveforms.
14. $R 2$ is disconnected for $\mathrm{t}_{\mathrm{CEA}}(-)$ negative going (open circuited). See part (b) of AC Test Loads and Waveforms.

Switching Characteristics Over the Operating Range ${ }^{[4,5]}$

| Parameters | Description | Military |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -100 |  | -83 |  | -66 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{PD}}$ | Input to Mealy Output Delay | 1.5 | 11 | 1.5 | 13 | 1.5 | 15 | ns |
| $\mathrm{t}_{\mathrm{CO}}{ }^{[6]}$ | Clock to Output Delay |  | 19 |  | 23 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CM}}{ }^{[6]}$ | Clock to Mealy Output Delay |  | 21 |  | 25 |  | 28 | ns |
| ${ }^{\text {OHH}}$ | Output Stable Time | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {IS }}$ | Input Register Input Set-Up Time | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {IH }}$ | Input Register Input Hold Time | 4 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{5}{ }^{[7]}$ | State Register Input Set-Up Time | 9 |  | 12 |  | 14 |  | ns |
| $\mathrm{t}_{\mathrm{H}}{ }^{[7]}$ | State Register Input Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{DWH}}{ }^{[2,8,9]}$ | Input Clock Pulse Width HIGH (Doubler Enabled) | 7 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{DWL}}{ }^{[2,8,9]}$ | Input Clock Pulse Width LOW (Doubler Enabled) | 7 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{DP}}{ }^{[2,9]}$ | Input Clock Period (Doubler Enabled) | 20 |  | 24 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}{ }^{[2,8,10]}$ | Input Clock Pulse Width HIGH | 3 |  | 4 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{WL}}{ }^{[2,8,10]}$ | Input Clock Pulse Width LOW | 3 |  | 4 |  | 5 |  | ns |
| $t_{P}{ }^{[2,10]}$ | Input Clock Period | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{SO}}{ }^{[11]}$ | Output Skew |  | 3 |  | 3 |  | 3 | ns |
| $\mathrm{t}_{\mathrm{SM}}{ }^{[12]}$ | Mealy Output Skew |  | 4 |  | 4 |  | 4 | ns |
| $\mathrm{f}_{\text {MAXI }}{ }^{[2,10]}$ | Input Maximum Frequency (Doubler Enabled) | 50 |  | 72.9 |  | 33.3 |  | MHz |
| $\mathrm{f}_{\text {MAX }}{ }^{[2]}$ | Output Maximum Frequency | 100.0 |  | 83.3 |  | 66.6 |  | MHz |
| $\mathrm{t}_{\mathrm{CER}}{ }^{[4]}$ | Clock to Output Disable Delay |  | 20 |  | 22 |  | 25 | ns |
| $\mathrm{t}_{\text {CEA }}{ }^{[2,13,14]}$ | Clock to Output Enable Delay |  | 20 |  | 22 |  | 25 | ns |

## $\ldots \ldots \ldots$

## Switching Waveforms

Clock Doubler Inactive (Virgin State).
Nonregistered Input (Virgin State - C1,C0 = 0,0).


Clock Doubler Enabled (C0 = 1)
Nonregistered Input (Virgin State - C1,C0 = 0,0)


Switching Waveforms (continued)
Clock Doubler Inactive (Virgin State).
Single-Registered Input ( $\mathbf{C 1}, \mathbf{C} 0=\mathbf{0 , 1}$ ).



Switching Waveforms (continued)
Clock Doubler Inactive (Virgin State)
Double-Registered Input ( $\mathbf{C}_{1}, \mathbf{C}_{\mathbf{0}}=\mathbf{1 , X}$ )
 SEMICONDUCTOR

## CY7C361 Block Diagram (Upper Half)




## Ordering Information

| $\mathrm{I}_{\mathbf{C C}} \mathrm{mA}$ | $\mathrm{f}_{\text {MAX }} \mathrm{MHz}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 200 | 125.0 | CY7C361-125HC | H64 | Commercial |
|  |  | CY7C361-125JC | J64 |  |
|  |  | CY7C361-125PC | P21 |  |
|  |  | CY7C361-125WC | W22 |  |
| 150 | 125.0 | CY7C361L-125HC | H64 | Commercial |
|  |  | CY7C361L-125JC | J64 |  |
|  |  | CY7C361L-125PC | P21 |  |
|  |  | CY7C361L-125WC | W22 |  |
| 200 | 100.0 | CY7C361-100HC | H64 | Commercial |
|  |  | CY7C361-100JC | J64 |  |
|  |  | CY7C361-100PC | P21 |  |
|  |  | CY7C361-100WC | W22 |  |
| 150 | 100.0 | CY7C361L-100HC | H64 | Commercial |
|  |  | CY7C361L-100JC | J64 |  |
|  |  | CY7C361L-100PC | P21 |  |
|  |  | CY7C361L-100WC | W22 |  |
| 200 | 100.0 | CY7C361-100DMB | D22 | Military |
|  |  | CY7C361-100HMB | H64 |  |
|  |  | CY7C361-100LMB | L64 |  |
|  |  | CY7C361-100QMB | Q64 |  |
|  |  | CY7C361-100WMB | W22 |  |
| 150 | 100.0 | CY7C361L-100DMB | D22 | Military |
|  |  | CY7C361L-100HMB | H64 |  |
|  |  | CY7C361L-100LMB | L64 |  |
|  |  | CY7C361L-100QMB | Q64 |  |
|  |  | CY7C361L-100WMB | W22 |  |
| 150 | 83.3 | CY7C361L-83HC | H64 | Commercial |
|  |  | CY7C361L-83JC | J64 |  |
|  |  | CY7C361L-83PC | P21 |  |
|  |  | CY7C361L-83WC | W22 |  |
|  |  | CY7C361L-83DMB | D22 | Military |
|  |  | CY7C361L-83HMB | H64 |  |
|  |  | CY7C361L-83LMB | L64 |  |
|  |  | CY7C361L-83QMB | Q64 |  |
|  |  | CY7C361L-83WMB | W22 |  |
| 150 | 66.6 | CY7C361L-66HC | H64 | Commercial |
|  |  | CY7C361L-66JC | J64 |  |
|  |  | CY7C361L-66PC | P21 |  |
|  |  | CY7C361L-66WC | W22 |  |
|  |  | CY7C361L-66DMB | D22 | Military |
|  |  | CY7C361L-66HMB | H64 |  |
|  |  | CY7C361L-66LMB | L64 |  |
|  |  | CY7C361L-66QMB | Q64 |  |
|  |  | CY7C361L-66WMB | W22 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathbf{t}_{\mathrm{PD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{CM}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IS}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SO}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SM}}$ | $7,8,9,10,11$ |

Document \#: 38-00106-B

## Features

- Function, pin, and JEDEC compatible with EP600, EP610, EP630, 85C060, and PALCE610 PLDs
- Very high performance
$-\mathbf{t}_{\text {PD }}=10 \mathrm{~ns}$
- 16 I/O macrocells, each having:
- Choice of combinatorial or registered output
- Registers programmable to T-type and D-type
- Emulation of RS and JK flip-flops
- Array feedback from I/O pin or register
—Array feedback from I/O pin or register
- Product term controlled asynchronous reset
—Programmable output polarity control
- 160 product terms
- Available in 24-pin, 300-mil PDIP and cerDIP, and 28-pin, J-leaded chip carriers, PLCCs, and LCCs
- Advanced BiCMOS technology
- Programmable security bit


## Functional Description

The PLD610 is a 24 -pin, multipurpose, high-performance PLD with $16 \mathrm{I} / \mathrm{O}$ macrocells, 4 dedicated inputs, and 2 global clockinputs.
CLK1 provides the synchronous clock input for one bank of eight macrocells, and CLK2 provides the synchronous clock input for the other bank of eightmacrocells. Output enable and selection of asynchronous or synchronous clock source are controlled with one dedicated product term per macrocell. An asynchronous reset product term is provided for each macrocell.


## Selection Guide

|  |  | PLD610-10 | PLD610-12 | PLD610-15 | PLD610-25 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC} 1}(\mathrm{~mA})$ | Commercial | 130 | 130 | 130 | 130 |
|  | Military |  | 170 | 170 | 170 |
| $\mathrm{t}_{\mathrm{PD}}(\mathrm{ns})$ | Commercial | 10 | 12 | 15 | 25 |
|  | Military |  | 12 | 15 | 25 |
| $\mathrm{t}_{\mathrm{S}}(\mathrm{ns})$ | Commercial | 7 | 8 | 9 | 20 |
|  | Military |  | 8 | 10 | 20 |
| $\mathrm{t}_{\mathrm{CO}}(\mathrm{ns})$ | Commercial | 7 | 9 | 10 | 15 |
|  | Military |  | 9 | 10 | 15 |

## Functional Description (continued)

Each macrocell also has a register that can be programmed to be a D-type or T-type register. Other programmable options include output polarity, registered or combinatorial output, feedback to the array from the I/O pin or from the register output, and whether the dedicated product term controls the output enable or the register clock.

## Maximum Ratings

(Above which the usefullife may be impaired. For user guidelines, not tested.)
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Ambient Temperature with
Power Applied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State .. -0.5 V to $\mathrm{V}_{\mathrm{CC}} \mathrm{Max}$.
DC Input Voltage $\ldots \ldots \ldots \ldots . .$.
DC Input Current ....................... 30 mA to +5 mA
(except during programming)

The PLD610 is available in a wide variety of packages including 24 -pin, 300 -mil plastic and ceramic DIPs, 28 -pin, square J-leaded, ceramic chip carriers, 28-pin PLCCs, and 28-pin ceramic LCCs.

DC Program Voltage . .................................... 9.5V Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . > 2001V (per MIL-STD-883, Method 3015)

## Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  |  |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}^{2}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |  |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}_{1}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for All Inputs ${ }^{[2]}$ |  |  |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs ${ }^{[2]}$ |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  |  |  | -250 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }}$, $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  |  |  | -100 | 100 | $\mu \mathrm{A}$ |
| ISC | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[3,6]}$ |  |  |  | -30 | -130 | mA |
| $\mathrm{I}_{\mathrm{CC1}}$ | $\begin{aligned} & \text { Power Supply } \\ & \text { Current Standby }[4] \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IH}}=$ GND, Outputs Open |  | Com'l | -10 |  | 130 | mA |
|  |  |  |  | -12 |  | 150 | mA |
|  |  |  |  | Mil |  | 170 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current at Frequency ${ }^{[5,6]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Disabled (in High Z State), Device Operating at $\mathrm{f}_{\mathrm{MAX}}$ ( |  |  | Com'l | -10 |  | 130 | mA |
|  |  |  |  | -12 |  |  | 170 | mA |
|  |  |  |  | Mil |  |  | 190 |  |

## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ at $\mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. Minimum DC input voltage is -0.3 V . During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns .
3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by ground degradation.
4. Some of the devices compatible with Cypress's PLD610 have both a slow power-down mode and a faster turbo mode. Cypress's PAL610, however, only operates in a very fast turbo mode. In order to maintain full JEDEC compatibility, the Cypress PLD610 has two fuses that correspond to the turbo bits in other devices. Please note that the opera-
tion of the device is entirely independent of these "dummy" fuses. The PLD610 operates at very high speed regardless of whether the turbo bits are programmed (TURBO $=\mathrm{ON}$ ) or unprogrammed (TURBO $=\mathrm{OFF}$ ).
5. Tested with device programmed as a 16 -bit counter.
6. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)
D610-7
ALL INPUT PULSES

D610-2

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |  |
| :---: | :---: | :---: | :---: |
| ter (-) | 1.5 V | $\mathrm{V}_{\mathrm{OH}} \frac{\downarrow}{0.5 \mathrm{~V}+}$ | D610-3 |
| ter (+) | 2.6V | $\mathrm{V}_{\mathrm{OL}} \frac{0.5 \mathrm{~V} \dot{4} \mathrm{f}}{4} \mathrm{~F}$ | D610-4 |
| $\mathrm{t}_{\mathrm{EA}}(+)$ | $\mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\mathrm{X}} \xrightarrow[4]{0.5 \mathrm{~V}+}$ | D610-5 |
| teA (-) | $\mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\mathrm{X}} \frac{+}{0.5 \mathrm{~V}-1}$ | D610-6 |

Switching Waveform


Note:
7. AC test load (Load 1) used for all parameters except where noted.

## Switching Characteristics ${ }^{[7]}$

| Parameters | Description |  | PLD610-10 |  | PLD610-12 |  | PLD610-15 |  | PLD610-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output Propagation Delay ${ }^{[8]}$ | Com'l |  | 10 |  | 12 |  | 15 |  | 25 | ns |
|  |  | Mil |  |  |  | 12 |  | 15 |  | 25 |  |
| $\mathrm{t}_{\mathrm{EA}}$ | Input to Output Enable Delay ${ }^{[8]}$ | Com'l |  | 12 |  | 14 |  | 15 |  | 25 | ns |
|  |  | Mil |  |  |  | 14 |  | 16 |  | 25 |  |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable Delay ${ }^{[8,9]}$ | Com'l |  | 12 |  | 14 |  | 15 |  | 25 | ns |
|  |  | Mil |  |  |  | 14 |  | 16 |  | 25 |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output Delay ${ }^{[8]}$ | Com'l |  | 7 |  | 9 |  | 10 |  | 15 | ns |
|  |  | Mil |  |  |  | 9 |  | 10 |  | 15 |  |
| $\mathrm{t}_{\mathrm{S}}$ | Input or Feedback Set-Up Time | Com'l | 7 |  | 8 |  | 9 |  | 20 |  | ns |
|  |  | Mil |  |  | 8 |  | 10 |  | 20 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | Com'l | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  |  | Mil |  |  | 0 |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\mathrm{P}}$ | External Clock Period ( $\mathrm{t}_{\mathrm{CO}}+\mathrm{ts}^{\text {S }}{ }^{[6]}$ | Com'l | 14 |  | 17 |  | 19 |  | 35 |  | ns |
|  |  | Mil |  |  | 17 |  | 20 |  | 35 |  |  |
| ${ }_{\text {twh }}$ | Clock Width HIGH ${ }^{[6]}$ | Com'l | 4 |  | 5 |  | 6 |  | 10 |  | ns |
|  |  | Mil |  |  | 5 |  | 6 |  | 10 |  |  |
| $\mathrm{t}_{\mathrm{WL}}$ | Clock Width LOW ${ }^{[6]}$ | Com'l | 4 |  | 5 |  | 6 |  | 10 |  | ns |
|  |  | Mil |  |  | 5 |  | 6 |  | 10 |  |  |
| $\mathrm{f}_{\text {MAX1 }}$ | External Maximum Frequency$\left(1 /\left(t_{\mathrm{CO}}+\mathrm{t}_{\mathrm{s}}\right)\right)^{[6,10]}$ | Com'l | 71.4 |  | 58.8 |  | 52.6 |  | 28.6 |  | MHz |
|  |  | Mil |  |  | 58.8 |  | 41.7 |  | 28.6 |  |  |
| $\mathrm{f}_{\text {MAX2 }}$ | $\underset{\left(1 /\left(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\right)\right)^{[6,11]}}{\text { Data Path Maximum }}$ Frequency | Com'l | 125 |  | 100 |  | 83.3 |  | 50 |  | MHz |
|  |  | Mil |  |  | 100 |  | 83.3 |  | 50 |  |  |
| $\mathrm{f}_{\mathrm{MAX} 3}$ | Internal Feedback Maximum Frequency $\left(1 /\left(t_{\mathrm{CNT}}\right)\right)^{[6,4,12]}$ | Com'l | 100 |  | 83.3 |  | 83.3 |  | 40 |  | MHz |
|  |  | Mil |  |  | 83.3 |  | 66.6 |  | 40 |  |  |
| ${ }^{\text {t }}$ CNT | Minimum Clock Period with Internal Feedback ${ }^{[6,13]}$ | Com'l |  | 10 |  | 12 |  | 12 |  | 25 | ns |
|  |  | Mil |  |  |  | 12 |  | 15 |  | 25 |  |
| $\mathrm{t}_{\text {AW }}$ | Asynchronous Reset Width ${ }^{[6]}$ | Com'l | 8 |  | 10 |  | 12 |  | 25 |  | ns |
|  |  | Mil |  |  | 10 |  | 12 |  | 25 |  |  |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset Recovery Time ${ }^{[6]}$ | Com'l | 10 |  | 12 |  | 15 |  | 25 |  | ns |
|  |  | Mil |  |  | 12 |  | 15 |  | 25 |  |  |
| $\mathrm{t}_{\mathrm{AP}}$ | Asynchronous Reset to Registered Output Delay ${ }^{[8]}$ | Com'l |  | 12 |  | 14 |  | 16 |  | 30 | ns |
|  |  | Mil |  |  |  | 14 |  | 16 |  | 30 |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Data Stable Time from Synchronous Clock Input | Com'I | 1 |  | 1 |  | 1 |  | 1 |  | ns |
|  |  | Mil |  |  | 1 |  | 1 |  | 1 |  |  |
| $\mathrm{t}_{\text {AS }}$ | Input Set-Up Time to Asynchronous Clock | Com'l | 5 |  | 6 |  | 6 |  | 8 |  | ns |
|  |  | Mil |  |  | 6 |  | 7 |  | 8 |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Input Hold Time from Asynchronous Clock | Com'l | 5 |  | 6 |  | 6 |  | 12 |  | ns |
|  |  | Mil |  |  | 6 |  | 7 |  | 12 |  |  |
| $\mathrm{t}_{\mathrm{ACO}}$ | Asynchronous Clock to Output Delay ${ }^{[8]}$ | Com'l |  | 12 |  | 13 |  | 15 |  | 27 | ns |
|  |  | Mil |  |  |  | 13 |  | 15 |  | 27 |  |
| $\mathrm{t}_{\mathrm{ACNT}}$ | Minimum Asynchronous Clock Period with Internal Feedback ${ }^{[6]}$ | Com'l |  | 10 |  | 12 |  | 14 |  | 25 | ns |
|  |  | Mil |  |  |  | 12 |  | 15 |  | 25 |  |

## Switching Characteristics ${ }^{[5]}$ (continued)

| Parameters | Description |  | PLD610-10 |  | PLD610-12 |  | PLD610-15 |  | PLD610-15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAXA1 }}$ | External Maximum Frequency Asynchronous $\left(1 /\left(\mathrm{t}_{\mathrm{AS}}+\mathrm{t}_{\mathrm{ACO}}\right)\right)^{[6]}$ | Com'l | 58.8 |  | 52.6 |  |  |  | 28.6 |  | MHz |
|  |  | Mil |  |  | 52.6 |  | 45.5 |  | 28.6 |  |  |
| $\mathrm{f}_{\text {MAXA2 }}$ | Internal Maximum Frequency Asynchronous $1 / \mathrm{taCNT}{ }^{[6]}$ | Com'l | 100 |  | 83.3 |  |  |  | 40 |  | MHz |
|  |  | Mil |  |  | 83.3 |  | 66.6 |  | 40 |  |  |
| $\mathrm{t}_{\mathrm{AOH}}$ | Output Data Stable Time from Asynchronous Clock Input | Com'l | 1.5 |  | 1.5 |  |  |  |  | 1.5 | ns |
|  |  | Mil |  |  | 1.5 |  | 1.5 |  | 1 | 1.5 |  |

Notes:
8. This specification is guaranteed for eight or fewer outputs changing state in a given access cycle.
9. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$. or a previous LOW level has risen to 0.5 volts above $\mathrm{V}_{\mathrm{OL}}$ max. (See Load 2.)
10. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.

## Programming

The PLD610 can be programmed using the QuickPro II programmer available from Cypress Semiconductor and alsowith DataI/O, Logical Devices, STAG, and other programmers. Please contact your local Cypress representative for further information.
11. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate.
13. This parameter is calculated from the clock period at $f_{\text {MAX }}$ internal ( $\mathrm{f}_{\mathrm{MAX}}$ ) as measured (see Note 11).

## I/O Macrocell

GLOBAL SYNCHRONOUS
CLOCK (ONE PIN PER
EIGHT MACROCELLS)


I/O MACROCELL ON DIP PINS 3 THROUGH 10 AND 15 THROUGH 22

## Macrocell Configurations

Combinatorial


D610-12


D610-13


State Table

| $T$ | $Q_{n}$ | $Q_{n+1}$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

D610-14

JK and RS Flip-Flops


D610-15

JK State Table

| $J$ | $K$ | $Q_{n}$ | $Q_{n+1}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

RS State Table

| $S$ | $R$ | $Q_{n}$ | $Q_{n+1}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |

Block Diagram


Ordering Information

| $\begin{aligned} & \mathrm{t}_{\mathrm{PD}} \\ & (\mathrm{~ns}) \end{aligned}$ | $\begin{aligned} & \mathbf{f}_{\mathrm{MAXB}} \\ & \text { (MHz) } \end{aligned}$ | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 10 | 100 | PLD610-10DC | D14 | Commercial |
|  |  | PLD610-10JC | J64 |  |
|  |  | PLD610-10PC | P13 |  |
| 12 | 83.3 | PLD610-12DC | D14 | Commercial |
|  |  | PLD610-12JC | J64 |  |
|  |  | PLD610-12PC | P13 |  |
|  |  | PLD610-12DMB | D14 | Military |
|  |  | PLD610-12LMB | L64 |  |
| 15 | 83.3 | PLD610-15DC | D14 | Commercial |
|  |  | PLD610-15JC | J64 |  |
|  |  | PLD610-15PC | P13 |  |
|  | 66.6 | PLD610-15DMB | D14 | Military |
|  |  | PLD610-15LMB | L64 |  |
| 25 | 40 | PLD610-25DC | D14 | Commercial |
|  |  | PLD610-25JC | J64 |  |
|  |  | PLD610-25PC | P13 |  |
|  |  | PLD610-25DMB | D14 | Military |
|  |  | PLD610-25LMB | L64 |  |

Document \#: 38-00143-C

## PLD Programming Information

## Introduction

PLDs, or programmable logic devices, provide an attractive alternative to logic implemented with discrete devices. Cypress Semiconductor is in the enviable position of being able to offer PLDs in several different process technologies, thus assuring our customers of a wide range of options for leading-edge speed as well as very low power consumption. Cypress optimizes the mix of technology and device architecture to insure that the programmable logic requirements of today's highest-performance electronics systems can be fully supported by a single PLD vendor.
Cypress offers a wide variety of PLDs based on our leading-edge CMOS EPROM process technology. This technology facilitates the lowest power consumption and the highest logic density of any nonvolatile PLD technology on the market today, at speeds that are nearly as fast as state-of-the-art bipolar technology would provide. Futhermore, these devices offer the user the option of device erasure and reprogrammability in windowed packages. Cypress also offers a number of PLDs based on our state-of-the-art BiCMOS and bipolar technologies. These PLDs are targeted at applications where power consumption and density are not as critical as leading-edge speed. And in 1992 Cypress will introduce PLDs based on CMOS Flash technology. Thus Cypress offers solutions for state-of-the-art systems regardless of what the optimal balance is between speed, power, and density for any particular system.

## Programmable Technology

## EPROM Process Technology

EPROM technology employs a floating or isolated gate between the normal control gate and the source/drain region of a transistor. This gate may be charged with electrons during the programming operation, permanently turning off the transistor. The state of the floating gate, charged or uncharged, is permanent because the gate is isolated in an extremely pure oxide. The charge may be removed if the device is irradiated with ultraviolet energy in the form of light. This ultraviolet light allows the electrons on the gate to recombine and discharge the gate. This process is repeatable and therefore can be used during the processing of the device, repeatedly if necessary, to assure programming function and performance.

## Two Transistor Cells

Cypress uses a two-transistor EPROM cell. One transistor is optimized for reliable programming, and one transistor is optimized for high speed. The floating gates are connected such that charge injected on the floating gate of the programming transistor is conducted to the read transistor biasing it off.

## BiCMOS and Bipolar Process Technology

In addition to CMOS, Cypress offers BiCMOS TTL and bipolar ECL I/O-compatible PLDs. The BiCMOS devices offer the advantages of CMOS (high density and low power) and bipolar (high speed). Both the BiCMOS and bipolar devices are one-time fuse programmable. The fuses are $\mathrm{Ti}-\mathrm{W}$ and are connected directly to first metal. First metal is a reliable composite of Ti-TiW-AlSi-Ti to ensure excellent electromigration resistance, eliminate contact spiking, and minimize hillocking.

## Flash Process Technology

In addition to offering PLDs based on EPROM, BiCMOS and high-performance bipolar technologies, Cypress will introduce our
first PLDs based on CMOS Flash technology in 1992. The Flash cell is programmed in the same manner as the EPROM cell, and is electrically erased via Fowler-Nordheim tunneling. This next-generation PLD technology will combine a number of key advantages for future Cypress PLDs. The principal advantages will be leadingedge speed, low CMOS power consumption, and electrical alterability for simplified inventory management. In addition, Flash technology offers two inherent advantages for PLDs over the commonly used full-features EE CMOS technology. One is its superior migratability to higher logic densities, due to the smaller Flash cell size. The second is superior reliability, due to the Flash cell's higher immunity to voltage transients and the accompanying risk of data corruption.

## Programming Algorithm

## Byte Addressing and Programming

Most Cypress programmable logic devices are addressed and programmed on a byte or extended byte basis where an extended byte is a filed that is as wide as the output path of the device. Each device or family of devices has a unique address map that is available in the product datasheet. Each byte or extended byte is written into the addressed location from the pins that serve as the output pins in normal operation. To program a cell, a 1 or HIGH is placed on the input pin and a 0 or LOW is placed on pins corresponding to cells that are not to be programmed. Data is also read from these pins in parallel for verification after programming. A 1 or HIGH during program verify operation indicates an unprogrammed cell, while a 0 or LOW indicates that the cell accessed has been programmed.

## Blank Check

Before programming, all programmable logic devices may be checked in a conventional manner to determine that they have not been previously programmed. This is accomplished in a program verify mode of operation by reading the contents of the array. During this operation, a 1 or HIGH output indicates that the addressed cell is unprogrammed, while a 0 or LOW indicates a programmed cell.

## Programming the Data Array

Programming is accomplished by applying a supervoltage to one pin of the device causing it to enter the programming mode of operation. This also provides the programming voltage for the cells to be programmed. In this mode of operation (except for the CY7C361), the address lines of the device are used to address each location to be programmed, and the data is presented on the pins normally used for reading the contents of the device. Each device has a read/write pin in the programming mode. This signal causes a write operation when switched to a supervoltage and a read operation when switched to a logic 0 or LOW. In the logic HIGH or 1 state, the device is in a program inhibit condition and the output pins are in a high-impedance state. During a write operation, the data on the output pins is written into the addressed array location. In a read operation, the contents of the addressed location are present on the output pins and may be verified. Programming therefore is accomplished by placing data on the output pins and writing it into the addressed location. Verification of data is accomplished by examining the information on the output pins during a read operation.
The timing for actual programming is supplied in the unique programming specification for each device.

## Phantom Operating Modes

All Cypress programmable logic devices except for the Flash PLDs contain a Phantom array for post assembly testing. This array is accessed, programmed, and operated in a special Phantom mode of operation. In this mode, the normal array is disconnected from control of the logic, and in its place the Phantom array is connected. In normal operation the Phantom array is disconnected and control is only via the normal array. This special feature allows every device to be tested for both functionality and performance after packaging and, if desired, by the user before programming and use. The Phantom modes are entered through the use of supervoltages and are unique for each device or family of devices. See specific datasheets for details.

## Special Features

Cypress programmable logic devices, depending on the device, have several special features. For example, the security mechanism defeats the verify operation and therefore secures the contents of the device against unauthorized tampering or access. In advanced devices such as the PALC22V10, PLDC20G10, and CY7C330, the macrocells are programmable through the use of the architecture bits. This allows users to more effectively tailor the device architecture to their unique system requirements. Specific programming is detailed in the device datasheet.

## Programming Support

Programming support for Cypress programmable logic devices is available from a number of programmer manufacturers, some of which are listed here. They can be contacted directly for information regarding programming support of Cypress devices. Alternatively, all Cypress sales representatives and distributors have access to this information.
Cypress Semiconductor Inc.
3901 North First Street
San Jose, CA 95134
(408) 943-2600

Data I/O Corporation
10525 Willows Rd., N.E.
P.O. Box 97046

Redmond, WA 98073-9746
(206) 881-6444

Digelec Corporation
1602 Lawrence Ave.
Document \#: 38-00164-A

Suite 113
Ocean, NJ 07712
(201) 493-2420

Kontron Electronics
1230 Charleston Road
Mountain View, CA 94039-7230
(415) 965-7020

Logical Devices Inc.
1201 N.W. 65th Place
Ft. Lauderdale, FL 33309
(305) 974-0975

SMS Mikrocomputersysteme GmbH
Im Morgental 13, D-8994 Hergatz
Germany 5018
(49) 7522-5018 (phone)
(49) 7522-8929 (fax)

Stag Microsystems
1600 Wyatt Dr.
Santa Clara, CA 95054
(408) 988-1118

STAG ZL32 Rev. 30A03
Third-Party Development Software
ABEL ${ }^{\text {(®) }}$
Data I/O Corporation
10525 Willows Rd. N.E.
P.O. Box 97046

Redmond, WA 98073-9764
(206) 881-6444

CUPL ${ }^{\text {® }}$
Logical Devices Inc.
1201 N.W. 65th Place
Ft. Lauderdale, FL 33309
(305) 974-0975

LOG/C ${ }^{(10)}$
ISDATA GmbH
Haid-und-Neu-Strasse 7
D-7500 Karlsruhe 1
Germany
(0721) 693092

ABEL is a trademark of Data I/O Corporation.
CUPL is a trademark of Assisted Technology.
ISDATA is a registered trademark of ISDATA GmbH.
$\mathrm{LOG} / \mathrm{iC}$ is a trademark of ISDATA GmbH .
INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
PLDs ..... 4



RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15


## FIFOs

## Device Number

CY3341
CY7C401
CY7C402
CY7C403
CY7C404
CY7C408A
CY7C409A
CY7C420
CY7C421
CY7C424
CY7C425
CY7C428
CY7C429
CY7C432
CY7C433
CY7C439
CY7C441
CY7C443
CY7C451
CY7C453
CY7C460
CY7C462
CY7C464
CY7C470
CY7C472
CY7C474

## Description

64 x 4 Serial Memory FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1
64 x 4 Cascadeable FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 5-6
$64 \times 5$ Cascadeable FIFO5-6
$64 \times 4$ Cascadeable FIFO with Output Enable ..... 5-6
$64 \times 5$ Cascadeable FIFO with Output Enable ..... 5-6
$64 \times 8$ Cascadeable FIFO ..... 5-16
$64 \times 9$ Cascadeable FIFO ..... 5-16
$512 \times 9$ Cascadeable FIFO ..... 5-30
$512 \times 9$ Cascadeable FIFO ..... 5-30
1024 x 9 Cascadeable FIFO ..... 5-30
1024 x 9 Cascadeable FIFO ..... 5-30
2048 x 9 Cascadeable FIFO ..... 5-30
2048 x 9 Cascadeable FIFO ..... 5-30
4096 x 9 Cascadeable FIFO ..... 5-45
4096 x 9 Cascadeable FIFO ..... 5-45
2048 x 9 Bidirectional FIFO ..... 5-58
$512 \times 9$ Synchronous FIFO ..... 5-71
2K x 9 Synchronous FIFO ..... 5-71
$512 \times 9$ Cascadeable Clocked FIFO ..... 5-84
2K x 9 Cascadeable Clocked FIFO ..... 5-84
8K x 9 Cascadeable FIFO ..... 5-105
$16 \mathrm{~K} \times 9$ Cascadeable FIFO ..... 5-105
32K x 9 Cascadeable FIFO ..... 5-105
8 K x 9 FIFO ..... 5-117
$16 \mathrm{~K} \times 9$ FIFO ..... 5-117
$32 \mathrm{~K} \times 9$ FIFO ..... 5-117

## Features

- $\mathbf{1 . 2 - 1 2 - M H z ~ d a t a ~ r a t e ~}$
- Fully TTL compatible
- Independent asynchronous inputs and outputs
- Direct replacement for PMOS 3341
- Expandable in word length and width
- CMOS for optimum speed/power
- Capable of withstanding greater than 2001V electrostatic discharge


## Functional Description

The 3341 is a 64 -word x 4 -bit first-in firstout (FIFO) serial memory. The inputs and outputs are completely independent (no common clocks), making the 3341 ideal for asynchronous buffer applications.
Control signals are provided for both vertical and horizontal expansion.
The 3341 is manufactured using a Cypress CMOS technology and is available in both ceramic and plastic packages.

## Data Input

The four bits of data on the $\mathrm{D}_{0}$ through $D_{3}$ inputs are entered into the first location when both input ready (IR) and shift in (SI) are HIGH. This causes IR to go LOW, but data will stay locked in the first bit location until both IR and SI are LOW. Then data will propagate to the second bit location, provided the location is empty. When data is transferred, IR will go HIGH, indicating that the device is ready to accept new data. If the memory is full, IR will stay LOW.

## Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus, data will stack up at the end of the device while empty locations will "bubble" to the front. $\mathrm{t}_{\mathrm{BT}}$ defines the time required for the first data to travel from the input to the output of a previously empty device, or for the first empty space to travel from the output to the input of a previously full device.

## Data Output

When data has been transferred into the last cell, output ready (OR) goes HIGH, indicating the presence of valid data at the output pins $\mathrm{Q}_{0}$ through $\mathrm{Q}_{3}$. The transfer of data is initiated when both the OR output from the device and the shift out (SO) input to the device are HIGH. This causes OR to go LOW; output data, however, is maintained until both OR and SO are LOW. Then the content of the adjacent (upstream) cell (provided it is full) will be transferred into the last cell, causing OR to go HIGH again. If the memory has been emptied, OR will stay LOW.
IR and OR may also be used as status signals indicating that the FIFO is completely full (IR stays LOW for at least $\mathrm{t}_{\mathrm{BT}}$ ) or completely empty (OR stays LOW for at least $t_{B T}$ ).

## Reset

When master reset (MR) goes LOW, the control logic is cleared, and the data outputs enter a LOW state. When MR returns HIGH, OR stays LOW, and IR goes HIGH if SI was LOW.

Logic Block Diagram


3341-1

## Pin Configuration



3341-2

## Note:

1. Internally not connected.

## Selection Guide

|  |  | $\mathbf{3 3 4 1}$ | $3341-2$ |
| :--- | :---: | :---: | :---: |
| Maximum Operating Frequency | 1.2 MHz | 2.0 MHz |  |
| Maximum Operating <br> Current (mA) | Commercial | 45 | 45 |

CYPRESS SEMICONDUCTOR

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 16 to Pin 8) ........................... $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage....................
Output Current, into Outputs (Low)
20 mA
Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{SS}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-0.3 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{SS}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\text {SS }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | $-3.0$ | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {SS }}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\text {SS }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}$ |  |  | -90 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current | $\mathrm{V}_{\text {SS }}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Commercial |  | 45 | mA |
|  |  |  | Military |  | 60 |  |
| $\mathrm{I}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{GG}}$ Current |  |  |  | 0 | mA |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 7 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{SS}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{S S}}$ | $\mathbf{V}_{\mathbf{D D}}$ | $\mathbf{V}_{\mathbf{G G}}{ }^{[1]}$ |
| :--- | :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ | GND | NC |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to <br> $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ | GND | NC |

3. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms




## Equivalent to: THÉVENIN EQUIVALENT



Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | Test Conditions | 3341 |  | 3341-2 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAX }}$ | OperatingFrequency | Note 7 |  | 1.2 |  | 2 | MHz |
| tPHSI | SI HIGH Time |  | 80 |  | 80 |  | ns |
| $\mathrm{t}_{\text {PLSI }}$ | SI LOW Time |  | 80 |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{DD}}$ | Data Set-Up to SI |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HSI}}$ | Data Hold from SI |  | 200 |  | 100 |  | ns |
| $\mathrm{t}_{\text {IR }+}$ | Delay, SI HIGH to IR LOW |  | 20 | 350 | 20 | 160 | ns |
| $\mathrm{t}_{\text {IR }-}$ | Delay, SI LOW to IR HIGH |  | 20 | 450 | 20 | 200 | ns |
| trhso | SO HIGH Time |  | 80 |  | 80 |  | ns |
| telso | SO LOW Time |  | 80 |  | 80 |  | ns |
| tor + | Delay, SO HIGH to OR LOW |  | 20 | 370 | 20 | 160 | ns |
| tor- | Delay, SO LOW to OR HIGH |  | 20 | 450 | 20 | 200 | ns |
| $\mathrm{t}_{\mathrm{DA}}$ | Data Set-Up to OR HIGH |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from OR LOW |  | 75 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{BT}}$ | Bubble Through Time |  |  | 1000 |  | 500 | ns |
| $\mathrm{t}_{\text {MRW }}$ | $\overline{\text { MR Pulse Width }}$ |  | 400 |  | 200 |  | ns |
| $\mathrm{t}_{\text {DSI }}$ | $\overline{\text { MR HIGH to SI HIGH }}$ |  | 30 |  | 30 |  | ns |
| toor | $\overline{\text { MR LOW to OR LOW }}$ |  |  | 400 |  | 200 | ns |
| $\mathrm{t}_{\text {DIR }}$ | $\overline{\mathrm{MR}}$ LOW to IR HIGH |  |  | 400 |  | 200 | ns |

Notes:
6. Test conditions assume signal transition time of 10 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.

## Switching Waveforms

Data In Timing Diagram


Switching Waveforms (Continued)

## Data Out Timing Diagram



Master Reset Timing Diagram


3341-7

Ordering Information

| Ordering Code <br> $(\mathbf{1} 2 \mathbf{~ M H z})$ | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY3341PC | P1 | Commercial |
| CY3341DC | D2 |  |
| CY3341DMB | D2 | Military |


| Ordering Code <br> $(2 \mathbf{M H z})$ | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY3341-2PC | P1 |  |
| CY3341-2DC | D2 |  |
| CY3341-2DMB | D2 | Military |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{ID}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PHSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DD}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HSI}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{IR}+}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {IR- }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PHSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {OR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{OR}-}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{BT}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{MRW}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DSI}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DOR}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{DIR}}$ | $7,8,9,10,11$ |

Document \#: 38-00011-B

## Cascadeable $64 \times 4$ FIFO and $64 \times 5$ FIFO

## Features

- $64 \times 4$ (CY7C401 and CY7C403) $64 \times 5$ (CY7C402 and CY7C404) High-speed first-in first-out memory (FIFO)
- Processed with high-speed CMOS for optimum speed/power
- $25-\mathrm{MHz}$ data rates
- 50-ns bubble-through time- $\mathbf{2 5} \mathbf{~ M H z}$
- Expandable in word width and/or length
- 5-volt power supply $\mathbf{\pm 1 0 \%}$ tolerance, both commercial and military
- Independent asynchronous inputs and outputs
- TTL-compatible interface
- Output enable function available on CY7C403 and CY7C404
- Capable of withstanding greater than 2001V electrostatic discharge
- Pin compatible with MMI 67401A/67402A


## Functional Description

The CY7C401 and CY7C403 are asynch-ronousfirst-in first-out memories (FIFOs) organized as 64 four-bit words. The CY7C402 and CY7C404 are similar FIFOs organized as 64 five-bit words. Both the CY7C403 and CY7C404 have an output enable (OE) function.
The devices accept 4 - or 5 -bit words at the data input ( $\mathrm{DI}_{0}-\mathrm{DI}_{\mathrm{n}}$ ) under the control of the shift in (SI) input. The stored words stackup at the output $\left(\mathrm{DO}_{0}-\mathrm{DO}_{\mathrm{n}}\right)$ in the order they were entered. A read command on the shift out (SO) input causes the next to last word to move to the output and all data shifts down once in the stack. The input ready (IR) signal acts as a flag to indicate when the input is ready to accept new data (HIGH), to indicate when the FIFO is full (LOW), and to provide a signal for cascading. The output ready (OR) signal is a flag to indicate the output contains valid data (HIGH), to indicate the FIFO is
empty (LOW), and to provide a signal for cascading.
Parallel expansion for wider words is accomplished by logically ANDing the IR and OR signals to form composite signals.
Serial expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The IR pin of the receiving device is connected to the SO pin of the sending device, and the OR pin of the sending device is connected to the SI pin of the receiving device.
Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely differing operatingfrequencies. The $25-\mathrm{MHz}$ operation makes these FIFOs ideal for high-speed communicationand controller applications.


## Selection Guide

|  |  | 7C401/2-5 | 7C40X-10 | 7C40X-15 | 7C40X-25 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| MaximumAccess Time(ns) | 5 | 10 | 15 | 25 |  |
| MaximumOperating <br> Current (mA) | Commercial | 75 | 75 | 75 | 75 |
|  | Military |  | 90 | 90 | 90 |

Static Discharge Voltage .......................... . $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-Up Current . .............................. . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | VCC |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$
Ambient Temperature with
Power Applied ........................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
. . . . . . . . . . .
$\qquad$ $-0.5 \mathrm{~V}+7.0 \mathrm{~V}$

DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0 V
Power Dissipation 1.0W

Output Current, into Outputs (LOW)
20 mA

| Parameters | Description | Test Conditions |  | 7C40X-10, 15, 25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~m}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\text {OL }}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CD}}{ }^{[3]}$ | Input Diode Clamp Voltage ${ }^{3]}$ |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \text { GND } \leq V_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}} \\ & \text { Output Disabled }(\mathrm{CY} 7 \mathrm{C} 403 \end{aligned}$ | $\begin{aligned} & =5.5 \mathrm{~V} \\ & \text { and } \mathrm{CY} 7 \mathrm{C} 404 \text { ) } \end{aligned}$ | -50 | +50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -90 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Commercial |  | 75 | mA |
|  |  |  | Military |  | 90 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 7 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. The CMOS process does not provide a clamp diode. However, the FIFO is insensitive to -3 V dc input levels and -5 V undershoot pulses of less than 10 ns (measured at $50 \%$ output).

4. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## Equivalent to: THÉVENIN EQUIVALENT



Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | Test Conditions | $\begin{aligned} & 7 \mathrm{C} 401-5 \\ & 7 \mathrm{C} 402-5 \end{aligned}$ |  | 7C40X-10 |  | 7C40X-15 |  | 7C40X-25 ${ }^{[7]}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\mathrm{O}}$ | Operating Frequency | Note 8 |  | 5 |  | 10 |  | 15 |  | 25 | MHz |
| $\mathrm{t}_{\text {PHSI }}$ | SI HIGH Time |  | 20 |  | 20 |  | 20 |  | 11 |  | ns |
| $\mathrm{t}_{\text {PLSI }}$ | SO LOW Time |  | 45 |  | 30 |  | 25 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SSI }}$ | Data Set-Up to SI | Note 9 | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HSI}}$ | Data Hold from SI | Note 9 | 60 |  | 40 |  | 30 |  | 20 |  | ns |
| $\mathrm{t}_{\text {DLIR }}$ | Delay, SI HIGH to IR LOW |  |  | 75 |  | 40 |  | 35 |  | 21/22 | ns |
| $\mathrm{t}_{\text {DHIR }}$ | Delay, SI LOW to IR HIGH |  |  | 75 |  | 45 |  | 40 |  | 28/30 | ns |
| tPHSO | SO HIGH Time |  | 20 |  | 20 |  | 20 |  | 11 |  | ns |
| tplso | SO LOW Time |  | 45 |  | 25 |  | 25 |  | 20 |  | ns |
| $\mathrm{t}_{\text {DLOR }}$ | Delay, SO HIGH to OR LOW |  |  | 75 |  | 40 |  | 35 |  | 19/21 | ns |
| $\mathrm{t}_{\text {DHOR }}$ | Delay, SO LOW to OR HIGH |  |  | 80 |  | 55 |  | 40 |  | 34/37 | ns |
| $\mathrm{t}_{\text {SOR }}$ | Data Set-Up to OR HIGH |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HSO}}$ | Data Hold from SO LOW |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {BT }}$ | Bubble-Through Time |  |  | 200 | 10 | 95 | 10 | 65 | 10 | 50/60 | ns |
| $\mathrm{t}_{\text {SIR }}$ | Data Set-Up to IR | Note 10 | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HIR}}$ | Data Hold from IR | Note 10 | 30 |  | 30 |  | 30 |  | 20 |  | ns |
| tPIR | Input Ready Pulse HIGH |  | 20 |  | 20 |  | 20 |  | 15 |  | ns |
| $\mathrm{t}_{\text {POR }}$ | Output Ready Pulse HIGH |  | 20 |  | 20 |  | 20 |  | 15 |  | ns |
| $\mathrm{t}_{\text {PMR }}$ | MR Pulse Width |  | 40 |  | 30 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\text {DSI }}$ | MR HIGH to SI HIGH |  | 40 |  | 35 |  | 25 |  | 10 |  | ns |
| $\mathrm{t}_{\text {DOR }}$ | MR LOW to OR LOW |  |  | 85 |  | 40 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\text {DIR }}$ | MR LOW to IR HIGH |  |  | 85 |  | 40 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\text {LZMR }}$ | MR LOW to Output LOW | Note 11 |  | 50 |  | 40 |  | 35 |  | 25 | ns |
| tooe | Output Valid from OE LOW |  |  | - |  | 35 |  | 30 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | Output High Z from OE HIGH | Note 12 |  | - |  | 30 |  | 25 |  | 15 | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$ and 30-pF load capacitance, as in part (a) of AC Test Loads and Waveforms.
7. Commercial/Military
8. $I / f_{\mathrm{O}}>\mathrm{t}_{\text {PHSI }}+\mathrm{t}_{\text {DHIR }}, \mathrm{I} / \mathrm{f}_{\mathrm{O}}>\mathrm{t}_{\text {PHSO }}+\mathrm{t}_{\text {DHOR }}$
9. $\mathrm{t}_{\text {SSI }}$ and $\mathrm{t}_{\mathrm{HSI}}$ apply when memory is not full.
10. $\mathrm{t}_{\text {SIR }}$ and $\mathrm{t}_{\text {HIR }}$ apply when memory is full, SI is high and minimum bubble-through ( $\mathrm{t}_{\mathrm{BT}}$ ) conditions exist.
11. All data outputs will be at LOW level after reset goes HIGH until data is entered into the FIFO.
12. HIGH-Z transitions are referenced to the steady-state $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ and $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ levels on the output. $\mathrm{t}_{\mathrm{HZOE}}$ is tested with $5-\mathrm{pFload}$ capacitance as in part (b) of AC Test Loads and Waveforms.

## Operational Description

## Concept

Unlike traditional FIFOs, these devices are designed using a dualport memory, read and write pointer, and control logic. The read and write pointers are incremented by the SO and SI respectively. The availability of an empty space to shift in data is indicated by the IR signal, while the presence of data at the output is indicated by the OR signal. The conventional concept of bubble-through is absent. Instead, the delay for input data to appear at the output is the time required to move a pointer and propagate an OR signal. The output enable (OE) signal provides the capability to OR tie multiple FIFOs together on a common bus.

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a master reset (MR) signal. This causes the FIFO to enter an empty condition signified by the OR signal being LOW at the same time the IR signal is HIGH. In this condition, the data outputs $\left(\mathrm{DO}_{0}-\mathrm{DO}_{\mathrm{n}}\right)$ will be in a LOW state.

## Shifting Data In

Data is shifted in on the rising edge of the SI signal. This loads input data into the first word location of the FIFO. On the falling edge of the SI signal, the write pointer is moved to the next word position and the IR signal goes HIGH, indicating the readiness to accept new data. If the FIFO is full, the IR will remain LOW until a word of data is shifted out.

## Shifting Data Out

Data is shifted out of the FIFO on the falling edge of the SO signal. This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and the OR signal will goHIGH. If data is not present, the OR signal will stay LOW indicating the FIFO is empty. Upon the rising edge of SO, the OR signal goes LOW. The data outputs of the FIFO should be sampled with edge-sensitive type D flip-flops (or equivalent), using the SO signal as the clock input to the flip-flop.

## Bubble-Through

Two bubble-through conditions exist. The first is when the device is empty. After a word is shifted into an empty device, the data propagates to the output. After a delay, the OR flag goes HIGH, indicating valid data at the output.
The second bubble-through condition occurs when the device is full. Shifting data out creates an empty location that propagates to the input. After a delay, the IR flag goes HIGH. If the SI signal is HIGH at this time, data on the input will be shifted in.

## Application of the 7C403-25/7C404-25 at 25 MHz

Application of the CY7C403 or CY7C404 Cypress CMOS FIFOs requires knowledge of characteristics that are not easily specified in a datasheet, but which are necessary for reliable operation under all conditions, so we will specify them here.
When an empty FIFO is filled with initial information at maximum "shift in" SI frequency, followed by immediate shifting out of the data also at maximum "shift out" SO frequency, the designer must be aware of a window of time which follows the initial rising edge of the OR signal, during which time the SO signal is not recognized. Thiscondition exists onlyathigh-speed operation where more than one SO may be generated inside the prohibited window. This condition does not inhibit the operation of the FIFO at full-frequency operation, but rather delays the full $25-\mathrm{MHz}$ operation until after the window has passed.

There are several implementation techniques for managing the window so that all SO signals are recognized:

1. The first involves delaying SO operation such that it does not occur in the critical window. This can be accomplished by causing a fixed delay of 40 ns "initiated by the SI signal only when the FIFO is empty" to inhibit or gate the SO activity. However, this requires that the SO operation be at least temporarily synchronized with the input SI operation. In synchronous applications this may well be possible and a valid solution.
2. Anothersolutionnotuncommoninsynchronousapplicationsis to only begin shifting data out of the FIFO when it is more than halffull.Thisisa commonmethodof FIFO application, asearlier FIFOs could not be operated at maximum frequency when near full or empty. Although Cypress FIFOs do not have this limitation, any system designed in this manner will not encounter the window condition described above.
3. The window may also be managed by not allowing the first SO signal tooccuruntilthe window in question has passed. This can be accomplished by delaying the SO 40 ns from the rising edge of the initial OR signal. This however involves the requirement that this onlyoccurs on the firstoccurrence of databeingloaded into the FIFO from an empty condition and therefore requires the knowledge of IR and SI conditions as well as SO.
4. Handshaking with the OR signal is a third method of avoiding the window in question. With this technique the rising edge of SO, or the fact thatSO signal is HIGH, will cause the OR signal to go LOW. The SO signal is not taken LOW again, advancing the internal pointer to the next data, until the OR signal goes LOW. This ensures that the SO pulse that is initiated in the window will be automatically extended long enough to be recognized.
5. There remainsthedecision astowhatsignalwillbeusedtolatch the data from the output of the FIFO into the receiving source. The leading edge of the SO signal is most appropriate because data is guaranteed to be stable prior to and after the SOleading edge foreach FIFO. This is a solution for any number of FIFOs in parallel.
Any of the above solutions will ensure the correct operation of a Cypress FIFO at 25 MHz . The specific implementation is left to the designer and is dependent on the specific application needs.

## Switching Waveforms

Data In Timing Diagram


C401-9

Data Out Timing Diagram


C401-10

Bubble Through, Data Out To Data In Diagram


## Switching Waveforms (continued)

Bubble Through, Data In To Data Out Diagram


Master Reset Timing Diagram


Output Enable Timing Diagram


Typical DC and AC Characteristics




C401-15

SEMICONDUCTOR
FIFO Expansion ${ }^{[13, ~ 14, ~ 15, ~ 16, ~ 17] ~}$
$128 \times 4$ Application ${ }^{[18]}$


## Notes:

13. When the memory is empty, the last word read will remain on the outputs until the master reset is strobed or a new data word bubbles through to the output. However, OR will remain LOW, indicating data at the output is not valid.
14. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data, and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid, stable data on the outputs.
15. If SO is held HIGH while the memory is empty and a word is written into the input, that word will ripple through the memory to the output. OR will go HIGH for one internal cycle (at least $t_{O R L}$ ) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
16. When the master reset is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the
master reset goes HIGH, then the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the master reset is ended, then IR will go HIGH, but the data on the inputs will not enter the memory until SI goes HIGH.
17. All Cypress FIFOs will cascade with other Cypress FIFOs. However, hey may not cascade with pin-compatible FIFOs from other manufacturers.
18. FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.
19. FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite input and output ready flags. This need is due to the variation of delays of the FIFOs.

SEMICONDUCTOR
Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 5 | CY7C401-5PC | P1 | Commercial |
| 10 | CY7C401-10DC | D2 | Commercial |
|  | CY7C401-10LC | L61 |  |
|  | CY7C401-10PC | P1 |  |
|  | CY7C401-10DMB | D2 | Military |
|  | CY7C401-10LMB | L61 |  |
| 15 | CY7C401-15DC | D2 | Commercial |
|  | CY7C401-15LC | L61 |  |
|  | CY7C401-15PC | P1 |  |
|  | CY7C401-15DMB | D2 | Military |
|  | CY7C401-15LMB | L61 |  |
| 25 | CY7C401-25DC | D2 | Commercial |
|  | CY7C401-25LC | L61 |  |
|  | CY7C401-25PC | P1 |  |
|  | CY7C401-25DMB | D2 | Military |
|  | CY7C401-25LMB | L61 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 5 | CY7C402-5PC | P3 | Commercial |
| 10 | CY7C402-10DC | D4 | Commercial |
|  | CY7C402-10LC | L61 |  |
|  | CY7C402-10PC | P3 |  |
|  | CY7C402-10DMB | D4 | Military |
|  | CY7C402-10LMB | L61 |  |
| 15 | CY7C402-15DC | D4 | Commercial |
|  | CY7C402-15LC | L61 |  |
|  | CY7C402-15PC | P3 |  |
|  | CY7C402-15DMB | D4 | Military |
|  | CY7C402-15LMB | L61 |  |
| 25 | CY7C402-25DC | D4 | Commercial |
|  | CY7C402-25LC | L61 |  |
|  | CY7C402-25PC | P3 |  |
|  | CY7C402-25DMB | D4 | Military |
|  | CY7C402-25LMB | L61 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7C403-10DC | D2 | Commercial |
|  | CY7C403-10LC | L61 |  |
|  | CY7C403-10PC | P1 |  |
|  | CY7C403-10DMB | D2 | Military |
|  | CY7C403-10LMB | L61 |  |
| 15 | CY7C403-15DC | D2 | Commercial |
|  | CY7C403-15LC | L61 |  |
|  | CY7C403-15PC | P1 |  |
|  | CY7C403-15DMB | D2 | Military |
|  | CY7C403-15LMB | L61 |  |
| 25 | CY7C403-25DC | D2 | Commercial |
|  | CY7C403-25LC | L61 |  |
|  | CY7C403-25PC | P1 |  |
|  | CY7C403-25DMB | D2 | Military |
|  | CY7C403-25LMB | L61 |  |


| $\underset{\substack{\text { Speed } \\ \text { (ns) }}}{ }$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 10 | CY7C404-10DC | D4 | Commercial |
|  | CY7C404-10LC | L61 |  |
|  | CY7C404-10PC | P3 |  |
|  | CY7C404-10DMB | D4 | Military |
|  | CY7C404-10LMB | L61 |  |
| 15 | CY7C404-15DC | D4 | Commercial |
|  | CY7C404-15LC | L61 |  |
|  | CY7C404-15PC | P3 |  |
|  | CY7C404-15DMB | D4 | Military |
|  | CY7C404-15LMB | L61 |  |
| 25 | CY7C404-25DC | D4 | Commercial |
|  | CY7C404-25LC | L61 |  |
|  | CY7C404-25PC | P3 |  |
|  | CY7C404-25DMB | D4 | Military |
|  | CY7C404-25LMB | L61 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{f}_{\mathrm{O}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PHSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {HSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DLIR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DHIR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PHSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DLOR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DHOR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SOR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {HSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {BT }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {sIR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {HIR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PIR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {POR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PMR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DOR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DIR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {LZMR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {OOE }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {HZOE }}$ | $7,8,9,10,11$ |

Document \#: 38-00040-D

## Cascadeable $64 \times 8$ FIFO Cascadeable $64 \times 9$ FIFO

## Features

- $64 \times 8$ and $64 \times 9$ first-in first-out (FIFO) buffer memory
- 35-MHz shift in and shift out rates
- Almost Full/Almost Empty and Half Full flags
- Dual-port RAM architecture
- Fast (50-ns) bubble-through
- Independent asynchronous inputs and outputs
- Output enable (CY7C408A)
- Expandable in word width and FIFO depth
- $5 \mathrm{~V} \pm 10 \%$ supply
- TTL compatible
- Capable of withstanding greater than 2001V electrostatic discharge voltage
- 300-mil, 28-pin DIP


## Functional Description

The CY7C408A and CY7C409A are 64 -word deep by 8 - or 9 -bit wide first-in first-out (FIFO) buffer memories. In addition to the industry-standard handshaking signals, almost full/almost empty (AFE) and half full (HF) flags are provided.

AFE is HIGH when the FIFO is almost full or almost empty, otherwise AFE is LOW. HF is HIGH when the FIFO is half full, otherwise HF is LOW.
The CY7C408A has an output enable (OE)function.
The memory accepts 8 - or 9-bit parallel words at its inputs $\left(\mathrm{DI}_{0}-\mathrm{DI}_{8}\right)$ under the control of the shift in (SI) input when the input ready (IR) control signal is HIGH. The data is output, in the same order as it was stored, on the $\mathrm{DO}_{0}-\mathrm{DO}_{8}$ output pins under the control of the shift out (SO) input when the output ready (OR) control signal is HIGH. If the FIFO is full (IR LOW), pulses at the SI input are ignored; if the FIFO is empty (OR LOW), pulses at the SO input are ignored.
The IR and OR signals are also used to connect the FIFOs in parallel to make a wider word or in series to make a deeper buffer, or both.
Parallel expansion for wider words is implementedby logically ANDing the IR and OR outputs (respectively) of the individual FIFO stogether (Figure 5). The AND operation insures that all of the FIFOs are either ready to accept more data (IR HIGH)
or ready to output data (OR HIGH) and thuscompensate forvariations in propagation delay times between devices.
Serial expansion (cascading) for deeper buffer memories is accomplished by connecting the data outputs of the FIFO closest to the data source (upstream device) to the data inputs of the following (downstream)FIFO (Figure 4). In addition, to insure properoperation, the SO signal of the upstream FIFO must be connected to the IR output of the downstream FIFO and the SI signal of the downstream FIFO must be connected to the OR output of the upstream FIFO. In this serial expansion configuration, the IR and OR signals are used to pass data through the FIFOs.
Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely differing operatingfrequencies. The high shift in and shift out rates of these FIFOs, and their high throughput rate due to the fast bubblethrough time, which is due to their dualport RAM architecture, make them ideal for high-speed communications and controllers.

## Logic Block Diagram



## Pin Configurations



## Selection Guide

|  |  | 7C408A-15 <br> 7C409A-15 | 7C408A-25 <br> 7C409A-25 | 7C408A-35 <br> 7C409A- 35 |
| :--- | :--- | :---: | :---: | :---: |
| MaximumShift Rate (MHz) | 15 | 25 | 35 |  |
| MaximumOperating <br> Current $(\mathrm{mA})^{[1] ~}$ | Commercial | 115 | 125 | 135 |
|  | Military | 140 | 150 | N/A |

## Maximum Ratings

| (Abovewhich the useful life may be impaired. Foruserguidelines, not tested.) | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Storage Temperature ................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |
| Ambient Temperaturewith <br> PowerApplied . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Operating Range |  |  |
| Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V DC Voltage Applied to Outputs | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| DC Voltage Applied to Outputs <br>  | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC Input Voltage .................... -3.0 V to +7.0 V | Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range (Unless Otherwise Noted) ${ }^{[3]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{4]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  | -90 | mA |
| $\mathrm{I}_{\mathrm{CCQ}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}$ <br> $\mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}}$ | Commercial |  | 100 |
|  |  | Military | mA |  |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CCQ}}+1 \mathrm{~mA} / \mathrm{MHz} \times\left(\mathrm{f}_{\mathrm{SI}}+\mathrm{f}_{\mathrm{SO}}\right) / 2$ | 125 | mA |  |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CCO}}+1 \mathrm{~mA} / \mathrm{MHz} \times\left(\mathrm{f}_{\mathrm{SI}}+\mathrm{f}_{\mathrm{SO}}\right) / 2$
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)
C408A-4


Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[3,6]}$

| Parameters | Description | Test Conditions | $\begin{aligned} & \text { 7C408A-15 } \\ & \text { 7C409A-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C408A-25 } \\ & 7 \mathrm{C} 409 \mathrm{~A}-25 \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 408 \mathrm{~A}-35 \\ & 7 \mathrm{C} 409 \mathrm{~A}-35 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\mathrm{O}}$ | Operating Frequency | Note 7 |  | 15 |  | 25 |  | 35 | MHz |
| $\mathrm{t}_{\text {PHSI }}$ | SI HIGH Time | Note 7 | 23 |  | 11 |  | 9 |  | ns |
| $\mathrm{t}_{\text {PLSI }}$ | SO LOW Time | Note 7 | 25 |  | 24 |  | 17 |  | ns |
| ${ }_{\text {tSSI }}$ | Data Set-Up to SI | Note 8 | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HSI}}$ | Data Hold from SI | Note 9 | 30 |  | 20 |  | 12 |  | ns |
| $\mathrm{t}_{\text {DLIR }}$ | Delay, SI HIGH to IR LOW |  |  | 35 |  | 21 |  | 15 | ns |
| $\mathrm{t}_{\text {DHIR }}$ | Delay, SI LOW to IR HIGH |  |  | 40 |  | 23 |  | 16 | ns |
| tehso | SO HIGH Time | Note 7 | 23 |  | 11 |  | 9 |  | ns |
| $\mathrm{t}_{\text {PLSO }}$ | SO LOW Time | Note 7 | 25 |  | 24 |  | 17 |  | ns |
| $\mathrm{t}_{\text {DLOR }}$ | Delay, SO HIGH to OR LOW |  |  | 35 |  | 21 |  | 15 | ns |
| ${ }^{\text {t }}$ DHOR | Delay, SO LOW to OR HIGH |  |  | 40 |  | 23 |  | 16 | ns |
| $\mathrm{t}_{\text {SOR }}$ | Data Set-Up to OR HIGH |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HSO}}$ | Data Hold from SO LOW |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{BT}}$ | Fall-through, Bubble-back Time |  | 10 | 65 | 10 | 60 | 10 | 50 | ns |
| $\mathrm{t}_{\text {SIR }}$ | Data Set-Up to IR | Note 9 | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HIR }}$ | Data Hold from IR | Note 10 | 30 |  | 20 |  | 20 |  | ns |
| ${ }^{\text {t PIR }}$ | Input Ready Pulse HIGH | Note 10 | 6 |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {POR }}$ | Output Ready Pulse HIGH | Note 11 | 6 |  | 6 |  | 6 |  | ns |
| $t_{\text {DLZOE }}$ | OE LOW to LOW Z (7C408A) | Note 12 |  | 35 |  | 30 |  | 25 | ns |
| $\mathrm{t}_{\text {DHZOE }}$ | OE HIGH to HIGH Z (7C408A) | Note 12 |  | 35 |  | 30 |  | 25 | ns |
| $\mathrm{t}_{\text {DHHF }}$ | SI LOW to HF HIGH |  |  | 65 |  | 55 |  | 45 | ns |
| $\mathrm{t}_{\text {DLHF }}$ | SO LOW to HF LOW |  |  | 65 |  | 55 |  | 45 | ns |
| t DLAFE | SO or SI LOW to AFE LOW |  |  | 65 |  | 55 |  | 45 | ns |
| $\mathrm{t}_{\text {DHAFE }}$ | SO or SI LOW to AFE HIGH |  |  | 65 |  | 55 |  | 45 | ns |
| tPMR | $\overline{\mathrm{MR}}$ Pulse Width |  | 55 |  | 45 |  | 35 |  | ns |
| $\mathrm{t}_{\text {DSI }}$ | $\overline{\mathrm{MR}} \mathrm{HIGH}$ to SI HIGH |  | 25 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {DOR }}$ | $\overline{\mathrm{MR}}$ LOW to OR LOW |  |  | 55 |  | 45 |  | 35 | ns |
| $\mathrm{t}_{\text {DIR }}$ | $\overline{\mathrm{MR}}$ LOW to IR HIGH |  |  | 55 |  | 45 |  | 35 | ns |
| $\mathrm{t}_{\text {LZMR }}$ | $\overline{\text { MR LOW to Output LOW }}$ | Note 13 |  | 55 |  | 45 |  | 35 | ns |
| $\mathrm{t}_{\text {AFE }}$ | $\overline{\mathrm{MR}}$ LOW to AFE HIGH |  |  | 55 |  | 45 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HF}}$ | $\overline{\mathrm{MR}}$ LOW to HF LOW |  |  | 55 |  | 45 |  | 35 | ns |
| toD | SO LOW to Next Data Out Valid |  |  | 28 |  | 20 |  | 16 | ns |

Notes:
6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance, as in parts (a) and (b) of AC Test Loads and Waveforms.
7. $1 / \mathrm{f}_{\mathrm{O}} \geq\left(\mathrm{t}_{\text {PHSI }}+\right.$ t $\left._{\text {PLSI }}\right), 1 / \mathrm{f}_{\mathrm{O}} \geq\left(\mathrm{t}_{\text {PHSO }}+t_{\text {PLSO }}\right)$.
8. $\mathrm{t}_{\mathrm{SSI}}$ and $\mathrm{t}_{\mathrm{HSI}}$ apply when memory is not full.
9. $\mathrm{t}_{\text {SIR }}$ and $\mathrm{t}_{\text {HIR }}$ apply when memory is full, SI is high and minimum bubble-through ( $\mathrm{t}_{\mathrm{BT}}$ ) conditions exist.
10. At any given operating condition $\operatorname{tPIR}^{2} \geq$ ( $\mathrm{t}_{\text {PHSO }}$ required).
11. At any given operating condition $t_{\text {POR }} \geq$ ( $t_{\text {PHSI }}$ required).
12. $t_{\text {DHZOE }}$ and $t_{\text {DLZOE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads and Waveforms. tDHZOE transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage. tDLZOE transition is measured $\pm 100 \mathrm{mV}$ from steady-state voltage. These parameters are guaranteed and not $100 \%$ tested.
13. All data outputs will be at LOW level after reset goes HIGH until data is entered into the FIFO.

## Switching Waveforms

Data In Timing Diagram


HF (LOW)

C408A-7

Data Out Timing Diagram


## Switching Waveforms (continued)

## Data In Timing Diagram



Data Out Timing Diagram


Output Enable (CY7C408A only)


## Switching Waveforms (continued)

## Data In Timing Diagram



Data Out Timing Diagram


Bubble-Back, Data Out To Data In Diagram


Notes:
18. FIFO contains 55 words.
19. FIFO contains 56 words.
20. FIFO contains 64 words.

Switching Waveforms (continued)
Fall-Through, Data In to Data Out Diagram


## Master Reset Timing Diagram



## Note:

21. FIFO is empty.

## Architecture of the CY7C408A and CY7C409A

The CY7C408A and CY7C409A FIFOs consist of an array of 64 words of 8 or 9 bits each (which are implemented using a dual-port RAM cell), a write pointer, a read pointer, and the control logic necessary to generate the handshaking (SI/IR, SO/OR) signals as well as the almost full/almost empty (AFE) and half full (HF) flags. The handshaking signals operate in a manner identical to those of the industry standard CY7C401/402/403/404 FIFOs.

## Dual-Port RAM

The dual-port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which it would have to do if the memory were implemented using the conventional register array architecture.

## Fall-Through and Bubble-Back

The time required for data to propagate from the input to the output of an initially empty FIFO is defined as the fall-through time.
The time required for an emptylocation to propagate from the output to the input of an initially full FIFO is defined as the bubble-

## back time.

The maximum rate at which data can be passed through the FIFO (called the throughput) is limited by the fall-through time when it is empty (or near empty) and by the bubble-back time when it is full (or near full).
The conventional definitions of fall-through and bubble-back do not apply to the CY7C408A and CY7C409A FIFOs because the data is not physically propagated through the memory. The read and write pointers are incremented instead of moving the data. However, the parameter is specified because it does represent the worst-case propagation delay for the control signals. That is, the time required to increment the write pointer and propagate a signal from the SI input to the OR output of an empty FIFO or the time required to increment the read pointer and propagate a signal from the SO input to the IR output of a full FIFO.

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a master reset (MR) signal. This causes the device to enter the empty condition, which is signified by the OR signal being LOW at the same time that the IR signal is HIGH. In this condition, the data outputs ( $\mathrm{DO}_{0}$ -
$\mathrm{DO}_{8}$ ) will be LOW. The AFE flag will be HIGH and the HF flag will be LOW.

## Shifting Data Into the FIFO

The availability of an empty location is indicated by the HIGH state of the input ready (IR) signal. When IR is HIGH a LOW to HIGH transition on the shift in (SI) pin will clock the data on the $\mathrm{DI}_{0}-\mathrm{DI}_{8}$ inputs into the FIFO. Data propagates through the device at the falling edge of SI.
The IR output will then go LOW, indicating that the data has been sampled. The HIGH-to-LOW transition of the SI signal initiates the LOW-to-HIGH transition of the IR signal if the FIFO is not full. If the FIFO is full, IR will remain LOW.

## Shifting Data Out of the FIFO

The availability of data at the outputs of the FIFO is indicated by the HIGH state of the output ready (OR) signal. After the FIFO is reset all data outputs $\left(\mathrm{DO}_{0}-\mathrm{DO}_{8}\right)$ will be in the LOW state. As long as the FIFO remains empty, the OR signal will be LOW and all SO pulses applied to it will be ignored. After data is shifted into the FIFO, the OR signal will go HIGH. The external control logic (designed by the user) should use the HIGH state of the OR signal to generate a SO pulse. The data outputs of the FIFO should be sampled with edge-sensitive type D flip-flops (or equivalent), using the SO signal as the clock input to the flip-flop.

## AFE and HF Flags

Two flags, almost full/almost empty (AFE) and half full (HF), describe how many words are stored in the FIFO. AFE is HIGH when there are 8 or fewer or 56 or more words stored in the FIFO. Otherwise the AFE flag is LOW. HF is HIGH when there are 32 or more words stored in the FIFO, otherwise the HF flag is LOW. Flag transitions occur relative to the falling edges of SI and SO (Figures 1 and 2).
Due to the asynchronous nature of the SI and SO signals, it is possible to encounter specific timing relationships which may cause short pulses on the AFE and HF flags. These pulses are entirely due to the dynamic relationship of the SI and SO signals. The flags, however, will always settle to their correct state after the appropriate delay ( $t_{\text {DHAFE }} t_{\text {DLAFE }} t_{\text {DHHF }}$ or $t_{\text {DLHF }}$ ). Therefore, use of level-sensitive rather than edge-sensitive flag detection devices is recommended to avoid false flag encoding.

## Cascading the 7C408/9A-35 Above 25 MHz

If cascaded FIFOs are to be operated with an external clock rate greater than 25 MHz , the interface IR signal must be inverted before being fed back to the interface SO pin (Figure 3). Two things should be noted when this configuration is implemented.


C408A-17
Figure 1. Shifting Words In


Figure 2. Shifting Words Out


Figure 3. Cascaded Configuration Above 25 MHz


Figure 4. Cascaded Configuration at or below $\left.25 \mathbf{M H z}^{[22,} 23,24,25,26\right]$
First, the capacity of N cascaded FIFOs is decreased from $\mathrm{N} \times 64$ to $(\mathrm{N} \times 63)+1$.

## Notes:

22. FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.
23. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output.
24. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and
stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
25. If SO is held HIGH while the memory is empty and a word is written into the input, that word will fall through the memory to the output. OR will go HIGH for one internal cycle (at least $t_{\text {POR }}$ ) and then go backLOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.


Figure 5. Depth and Width Expansion $\left.{ }^{[23,} 24,25,26,27\right]$

## Notes:

26. When the master reset is brought LOW, the outputs are cleared to LOW, IR goes HIGH, and OR goes LOW.
27. FIFOs are expandable in depth and width. However, in forming wider words, two external gates are required to generate composite input
ready and output ready flags. This need is due to the variation of delays of the FIFOs.

Secondly, the frequency at the cascade interface is less than the 35 MHz rate at which the external clocks may operate. Therefore, the first device has its data shifted in faster than it is shifted out, and eventually this device becomes momentarily full. When this occurs, the maximum sustainable external clock frequency changes from 35 MHz to the cascade interface frequency. [28]
When data packets ${ }^{[29]}$ are transmitted, this phenomenon does not occur unless more than three FIFOs are depth cascaded. For example, if two FIFOs are cascaded, a packet of $127(=2 \times 63+$ 1) words may be shifted in at up to 35 MHz and then the entire packet may be shifted out at up to 35 MHz .

If data is to be shifted out simultaneously with the data being shifted in, the concept of "virtual capacity" is introduced. Virtual capacity is simply how large a packet of data can be shifted in at a fixed frequency, e.g., 35 MHz , simultaneously with data being shifted out at any given frequency. Figure 6 is a graph of packet size ${ }^{[30]}$ vs. shift out frequency ( $\mathrm{f}_{\mathrm{SO}}$ ) for two different values of shift in frequency ( $\mathrm{f}_{\text {SIx }}$ ) when two FIFOs are cascaded.
The exact complement of this occurs if the FIFOs initially contain data and a high shift out frequency is to be maintained, i.e., a 35 $\mathrm{MHz} \mathrm{f}_{\mathrm{SOx}}$ can be sustained when reading data packets from devices cascaded two or three deep. ${ }^{[31]}$ If data is shifted in simultaneously, Figure 6 applies with fix and fox interchanged.


Figure 6. Virtual Capacity vs. Output Rate for Two FIFOs Cascaded Using an Inverter

Notes:
28. Because the data throughput in the cascade interface is dependent on the inverter delay, it is recommended that the fastest available inverter be used.
29. Transmission of data packets assumes that up to the maximum cumulative capacity of the FIFOs is shifted in without simultaneous shift out
clock occurring. The complement of this holds when data is shifted out as a packet.
30. These are typical packet sizes using an inverter whose delay is 4 ns .
31. Only devices with the same speed grade are specified to cascade together.

## Typical DC and AC Characteristics





Ordering Information

| $\begin{gathered} \text { Frequency } \\ \text { (MHz) } \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C408A-15DC | D22 | Commercial |
|  | CY7C408A-15LC | L64 |  |
|  | CY7C408A-15PC | P21 |  |
|  | CY7C408A-15VC | V21 |  |
|  | CY7C408A-15DMB | D22 | Military |
|  | CY7C408A-15KMB | K74 |  |
|  | CY7C408A-15LMB | L64 |  |
| 25 | CY7C408A-25DC | D22 | Commercial |
|  | CY7C408A-25LC | L64 |  |
|  | CY7C408A-25PC | P21 |  |
|  | CY7C408A-25VC | V21 |  |
|  | CY7C408A-25DMB | D22 | Military |
|  | CY7C408A-25KMB | K74 |  |
|  | CY7C408A-25LMB | L64 |  |
| 35 | CY7C408A-35DC | D22 | Commercial |
|  | CY7C408A-35LC | L64 |  |
|  | CY7C408A-35PC | P21 |  |
|  | CY7C408A-35VC | V21 |  |


| Frequency <br> (MHz) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CY7C409A-15DC | D22 | Commercial |
|  | CY7C409A-15LC | L64 |  |
|  | CY7C409A-15PC | P21 |  |
|  | CY7C409A-15VC | V21 |  |
|  | CY7C409A-15DMB | D22 |  |
|  | CY7C409A-15KMB | K74 |  |
|  | CY7C409A-15LMB | L64 |  |
| 25 | CY7C409A-25DC | D22 | Commercial |
|  | CY7C409A-25LC | L64 |  |
|  | CY7C409A-25PC | P21 |  |
|  | CY7C409A-25VC | V21 |  |
|  | CY7C409A-25DMB | D22 | Military |
|  | CY7C409A-25KMB | K74 |  |
|  | CY7C409A-25LMB | L64 |  |
| 35 | CY7C409A-35DC | D22 | Commercial |
|  | CY7C409A-35LC | L64 |  |
|  | CY7C409A-35PC | P21 |  |
|  | CY7C409A-35VC | V21 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CCO}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{f}_{\mathrm{O}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PHSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {SSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {HSI }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DLIR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DHIR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PHSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLSO }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DLOR }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {DHOR }}$ | $7,8,9,10,11$ |
|  |  |


| $\mathrm{t}_{\text {SOR }}$ | 7, 8, 9, 10, 11 |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{HSO}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{BT}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SIR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {HIR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PIR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {POR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SIIR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {SOOR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DLZOE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DHZOE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DHHF }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DLHF }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DLAFE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DHAFE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{B}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{OD}}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {PMR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DSI }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DOR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {DIR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {LZMR }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\text {AFE }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HF}}$ | 7, 8, 9, 10, 11 |

Document \#: 38-00059-E

## Features

- $512 \times 9,1,024 \times 9,2,048 \times 9$ FIFO buffer memory
- Dual-port RAM cell
- Asynchronous read/write
- High-speed 33.3-MHz read/write independent of depth/width
- Low operating power
$-I_{C C}($ max. $)=142 \mathrm{~mA}$ (commercial)
- $_{\text {CC }}$ (max. $)=147 \mathrm{~mA}$ (military)
- Half Full flag in standalone
- Empty and Full flags
- Retransmit in standalone
- Expandable in width and depth
- Parallel cascade minimizes bubble-through
- $\mathbf{5 V} \pm 10 \%$ supply
- 300-mil DIP packaging
- 300-mil SOJ packaging
- TTL compatible
- Three-state outputs
- Pin compatible and functional equivalent to IDT7201, IDT7202, and IDT7203


## Functional Description

The CY7C420/CY7C421, CY7C424/ CY7C425, and CY7C428/CY7C429 are first-in first-out (FIFO) memories offered in 600 -mil wide and 300 -mil wide packages. They are, respectively, $512,1,024$, and 2,048 words by 9 -bits wide. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays, so that throughput is not reduced. Data is steered in a similar manner.
The read and write operations may be asynchronous; each can occur at a rate of
33.3 MHz . The write operation occurs when the write $(\overline{\mathrm{W}})$ signal is LOW. Read occurswhen read $(\overline{\mathbf{R}})$ goes LOW. The nine data outputs go to the high-impedance state when $\overline{\mathrm{R}}$ is HIGH.

A Half Full ( $\overline{\mathrm{HF}}$ ) output flag is provided that is valid in the standalone and width expansionconfigurations. In the depth expansion configuration, this pin provides the expansion out $(\overline{\mathrm{XO}})$ information that is used to tell the next FIFO that it will be activated.

In the standalone and width expansion configurations, a LOW on the retransmit ( $\overline{\mathrm{RT}}$ ) input causes the FIFOs to retransmit the data. Read enable $(\overline{\mathrm{R}})$ and write enable $(\overline{\mathrm{W}})$ must both be HIGH during retransmit, and then $\overline{\mathrm{R}}$ is used to access the data.

The CY7C420, CY7C421, CY7C424, CY7C425, CY7C428, and CY7C429 are fabricated using an advanced 0.8 -micron N-wellCMOS technology. Input ESD protection is greater than 2000 V and latch-up is prevented by careful layout, guard rings, and a substrate bias generator.


# CY7C420, CY7C421, CY7C424 CY7C425, CY7C428, CY7C429 

Selection Guide

|  |  | $\begin{aligned} & \hline \text { 7C420-20 } \\ & \text { 7C421-20 } \\ & \text { 7C424-20 } \\ & \text { 7C425-20 } \\ & \text { 7C428-20 } \\ & \text { 7C429-20 } \end{aligned}$ | $\begin{aligned} & \text { 7C420-25 } \\ & \text { 7C421-25 } \\ & \text { 7C424-25 } \\ & \text { 7C425-25 } \\ & \text { 7C428-25 } \\ & \text { 7C429-25 } \end{aligned}$ | $\begin{aligned} & \text { 7C420-30 } \\ & \text { 7C421-30 } \\ & \text { 7C424-30 } \\ & \text { 7C425-30 } \\ & \text { 7C428-30 } \\ & \text { 7C429-30 } \end{aligned}$ | $\begin{aligned} & \text { 7C420-40 } \\ & \text { 7C421-40 } \\ & \text { 7C424-40 } \\ & \text { 7C425-40 } \\ & \text { 7C428-40 } \\ & \text { 7C429-40 } \end{aligned}$ | 7C420-65 7C421-65 7C424-65 7C425-65 7C428-65 7C429-65 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency(MHz) |  | 33.3 | 28.5 | 25 | 20 | 12.5 |
| Maximum Access Time (ns) |  | 20 | 25 | 30 | 40 | 65 |
| MaximumOperating Current (mA) | Commercial | 142 | 132 | 125 | 115 | 100 |
|  | Military/Industrial |  | 147 | 140 | 130 | 115 |

## Maximum Rating

| (Abovewhich the useful life may be impaired. Foruserguidelines, not tested.) | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V (per MIL-STD-883, Method 3015) |  |  |
| :---: | :---: | :---: | :---: |
| Storage Temperature . ............... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Latch-UpCurr |  | $>200 \mathrm{~mA}$ |
| Ambient Temperaturewith | Operating Range |  |  |
| PowerApplied . . . . . . . . . . . . . . . . . $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | $\underset{\text { Ambient }}{ }$ |  |
| Supply Voltage to Ground Potential....... -0.5 V to +7.0 V | Range | Temperature ${ }^{[1]}$ | $V_{\text {cc }}$ |
| DC Voltage Applied to Outputs | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| in | Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Output Current, into Outputs (LOW) .................. 20 mA

Static Discharge Voltage .......................... $>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C421-20 } \\ & \text { 7C424-20 } \\ & \text { 7C425-20 } \\ & \text { 7C428-20 } \\ & \text { 7C429-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C420-25 } \\ & \text { 7C421-25 } \\ & \text { 7C424-25 } \\ & \text { 7C425-25 } \\ & \text { 7C428-25 } \\ & \text { 7C429-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C420-30 } \\ & \text { 7C421-30 } \\ & \text { 7C424-30 } \\ & \text { 7C425-30 } \\ & \text { 7C428-30 } \\ & \text { 7C429-30 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | $2 . .4$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | Com'l | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  |  | Mil/Ind |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq$ | $\mathrm{V}_{\text {CC }}$ | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | OperatingCurrent | $\mathrm{V}_{\text {CC }}=$ Max., | Com' $\left.{ }^{3}\right]$ |  | 142 |  | 132 |  | 125 | mA |
|  |  | Iout | Mil/Ind ${ }^{[4]}$ |  |  |  | 147 |  | 140 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | All Inputs $=\mathrm{V}_{\mathrm{IH}} \mathrm{Min}$. | Com'l |  | 30 |  | 25 |  | 25 | mA |
|  |  |  | Mil/Ind |  |  |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Power-DownCurrent | All Inputs $\geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | Com'l |  | 25 |  | 20 |  | 20 | mA |
|  |  |  | Mil/Ind |  |  |  | 25 |  | 25 |  |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GN}$ |  |  | -90 |  | -90 |  | -90 | mA |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\mathrm{I}_{\mathrm{CC}}($ commercial $)=100 \mathrm{~mA}+[(\overline{\mathrm{f}}-12.5) * 2 \mathrm{~mA} / \mathrm{MHz}]$
for $\bar{f} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
4. $\mathrm{I}_{\mathrm{CC}}($ military $)=115 \mathrm{~mA}+[(\overline{\mathrm{f}}-12.5) * 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\overline{\mathrm{f}} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{2]}$ (continued)

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C420-40 } \\ & \text { 7C421-40 } \\ & \text { 7C424-40 } \\ & \text { 7C425-40 } \\ & \text { 7C428-40 } \\ & \text { 7C429-40 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C420-65 } \\ & \text { 7C421-65 } \\ & 7 \mathbf{C} 424-65 \\ & 7 \mathbf{C 4 2 5 - 6 5} \\ & 7 \mathrm{C} 428-65 \\ & 7 \mathrm{C} 429-65 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0$ | mA | $2 . .4$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | Com'l | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  |  | Mil/Ind | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | $-3.0$ | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | OperatingCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com' ${ }^{\text {[3] }}$ |  | 115 |  | 100 | mA |
|  |  |  | Mil/Ind ${ }^{[4]}$ |  | 130 |  | 115 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | All Inputs $=\mathrm{V}_{\mathrm{IH}}$ Min. | Com'l |  | 25 |  | 25 | mA |
|  |  |  | Mil |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Power-DownCurrent | $\text { AllInputs } \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | Com'l |  | 20 |  | 20 | mA |
|  |  |  | Mil |  | 25 |  | 25 |  |
| IOS | OutputShort CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  |  | $-90$ |  | -90 | mA |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 10 | pF |

## Notes:

6. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUT } 0 \text { - }
$$

CYPRESS

Switching Characteristics Over the Operating Range ${ }^{[7,8]}$

| Parameters | Description | $\begin{aligned} & \text { 7C420-20 } \\ & \text { 7C421-20 } \\ & \text { 7C424-20 } \\ & \text { 7C425-20 } \\ & \text { 7C428-20 } \\ & \text { 7C429-20 } \end{aligned}$ |  | 7C420-257C421-257C424-257C425-257C428-257C429-25 |  | 7C420-30 <br> 7C421-30 <br> 7C424-30 <br> 7C425-30 <br> 7C428-30 <br> 7C429-30 |  | 7C420-407C421-407C424-407C425-407C428-407C429-40 |  | $\begin{aligned} & \text { 7C420-65 } \\ & \text { 7C421-65 } \\ & \text { 7C424-65 } \\ & \text { 7C425-65 } \\ & \text { 7C428-65 } \\ & \text { 7C429-65 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 30 |  | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 20 |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 10 |  | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {PR }}$ | Read Pulse Width | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{LZR}}{ }^{[9]}$ | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {DVR }}{ }^{[9,10]}$ | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZR}}{ }^{[9,10]}$ | Read HIGH to High Z |  | 15 |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| $t_{\text {WC }}$ | Write Cycle Time | 30 |  | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tPW | Write Pulse Width | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{HWZ}}{ }^{[9]}$ | Write HIGH to Low Z | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Recovery Time | 10 |  | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 12 |  | 15 |  | 18 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | 10 |  | ns |
| $\mathrm{t}_{\text {MRSC }}$ | $\overline{\text { MR Cycle Time }}$ | 30 |  | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\text {PMR }}$ | $\overline{M R}$ Pulse Width | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RMR }}$ | $\overline{\mathrm{MR}}$ Recovery Time | 10 |  | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| trPW | Read HIGH to $\overline{\text { MR }} \mathrm{HIGH}$ | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $t_{\text {WPW }}$ | Write HIGH to MR HIGH | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RTC }}$ | Retransmit Cycle Time | 30 |  | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\text {PRT }}$ | Retransmit Pulse Width | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RTR }}$ | Retransmit Recovery Time | 10 |  | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {EFL }}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{EF}}$ LOW |  | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\mathrm{HFH}}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{HF}} \mathrm{HIGH}$ |  | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\mathrm{FFH}}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{FF}} \mathrm{HIGH}$ |  | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to $\overline{\text { EF }}$ LOW |  | 25 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to $\overline{\mathrm{FF}}$ HIGH |  | 25 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {WEF }}$ | Write HIGH to EF HIGH |  | 25 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write LOW to FF LOW |  | 25 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {WHF }}$ | Write LOW to $\overline{\text { HF }}$ LOW |  | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to HF HIGH |  | 30 |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\text {RAE }}$ | Effective Read from Write HIGH |  | 20 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {RPE }}$ | Effective Read Pulse Width After $\overline{\mathrm{EF}} \mathrm{HIGH}$ | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| ${ }^{\text {twaF }}$ | Effective Write from Read HIGH |  | 20 |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| ${ }^{\text {twPF }}$ | Effective Write Pulse Width After $\overline{\mathrm{FF}} \mathrm{HIGH}$ | 20 |  | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| ${ }^{\text {t }}$ ( ${ }^{\text {al }}$ | Expansion Out LOW Delay from Clock |  | 20 |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| ${ }^{\text {¢ }}$ ( ${ }^{\text {r }}$ | Expansion Out HIGH <br> Delay from Clock |  | 20 |  | 25 |  | 30 |  | 40 |  | 65 | ns |

## Switching Waveforms

Asynchronous Read and Write


C420-7

## Master Reset



Half-Full Flag


C420-9

## Notes:

7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance, as in part (a) of AC Test Load and Waveforms, unless otherwise specified.
8. See the last page of this specification for Group A subgroup testing information.
9. $\mathrm{t}_{\mathrm{HZR}}$ transition is measured at +500 mV from $\mathrm{V}_{\mathrm{OL}}$ and -500 mV from $V_{\mathrm{OH}} . \mathrm{t}_{\mathrm{DVR}}$ transition is measured at the 1.5 V level. $\mathrm{t}_{\mathrm{HWZ}}$ and $t_{\text {LZR }}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.
10. $\mathrm{t}_{\mathrm{HZR}}$ and $\mathrm{t}_{\mathrm{DVR}}$ use capacitance loading as in part (b) of AC Test Load and Waveforms.
11. $\overline{\mathrm{W}}$ and $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ around the rising edge of $\overline{\mathrm{MR}}$.
12. $\mathrm{t}_{\mathrm{MRSC}}=\mathrm{t}_{\mathrm{PMR}}+\mathrm{t}_{\mathrm{RMR}}$.

Switching Waveforms (continued)
Last Write to First Read Full Flag


## Retransmit ${ }^{[13]}$



[^44]Switching Waveforms (continued)
Empty Flag and Empty Boundary Timing Diagram


Full Flag and Full Boundary Timing Diagram


Switching Waveforms (continued)

## Expansion Timing Diagrams



Notes:
15. Expansion Out of device $1\left(\overline{\mathrm{XO}}_{1}\right)$ is connected to Expansion In of device $2\left(\overline{\mathrm{XI}}_{2}\right)$.

## Architecture

The CY7C420/421/424/425/428/429 FIFOs consist of an array of 512/1024/2048 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals (W, R, XI, XO, FL, RT, MR), and Full, Half Full, and Empty flags.

## Dual-Port RAM

The dual-port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data propagation through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag ( $\overline{\mathrm{EF}}$ ) being LOW, and both the Half Full ( $\overline{\mathrm{HF}}$ ) and Full flags ( FF ) being HIGH. Read $(\overline{\mathrm{R}})$ and write $(\bar{W})$ must be HIGH $t_{R P W} / t_{W P W}$ before and $t_{\text {RMR }}$ after the rising edge of $\overline{M R}$ for a valid reset cycle. If reading from the FIFO after a reset cycle is attempted, the outputs will all be in the high-impedance state.

## Writing Data to the FIFO

The availability of at least one empty location is indicated by a HIGH $\overline{F F}$. The falling edge of $\bar{W}$ initiates a write cycle. Data appearing at the inputs $\left(\mathrm{D}_{0}-\mathrm{D}_{8}\right)$ tsD before and $\mathrm{t}_{\mathrm{HD}}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The $\overline{E F}$ LOW-to-HIGH transition occurs twEF after the first LOW-to-HIGH transition of $\overline{\mathrm{W}}$ for an empty FIFO. $\overline{\mathrm{HF}}$ goes LOW twHF after the falling edge of $\bar{W}$ following the FIFO actually being Half Full. Therefore, the $\overline{\mathrm{HF}}$ is active once the FIFO is filled to half its capacity plus one word. HF will remain LOW while less than one half of total memory is available for writing. The LOW-to-HIGH transition of HF occurs $\mathrm{t}_{\text {RHF }}$ after the rising edge of $\overline{\mathrm{R}}$ when the FIFO goes from half full +1 to half full. HF is available in standalone and width expansion modes. FF goes LOW twFF after the falling edge of $W$, during the cycle in which the last available location is filled. Internal logic prevents overrunning a full FIFO. Writes to a full FIFO are ignored and the write pointer is not incremented. FF goes HIGH $t_{\text {REF }}$ after a read from a full FIFO.

## Reading Data from the FIFO

The falling edge of $\overline{\mathrm{R}}$ initiates a read cycle if the $\overline{\mathrm{EF}}$ is not LOW. Data outputs $\left(\mathrm{Q}_{0}-\mathrm{Q}_{8}\right)$ are in a high-impedance condition between read operations ( $\overline{\mathrm{R}} \mathrm{HIGH}$ ) when the FIFO is empty, or
when the FIFO is not the active device in the depth expansion mode.
When one word is in the FIFO, the falling edge of $\bar{R}$ initiates a HIGH-to-LOW transition of EF. When the FIFO is empty, the outputs are in a high-impedance state. Reads to an empty FIFO are ignored and do not increment the read pointer. From the empty condition, the FIFO can be read tWEF after a valid write.

## Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.
The Retransmit (RT) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred since the last MR cycle. A LOW pulse on $\overline{\mathrm{RT}}$ resets the internal read pointer to the first physical location of the FIFO. $\bar{R}$ and $\bar{W}$ must both be HIGH while and trTR after retransmit is LOW. With every read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also.
The full depth of the FIFO can be repeatedly transmitted.

## Standalone/Width Expansion Modes

Standalone and width expansion modes are set by grounding Expansion In (XI) and tying First Load (FL) to VCc. FIFOs can be expanded in width to provide word widths greater than nine in increments of nine. During width expansion mode, all control line inputs are common to all devices, and flag outputs from any device can be monitored.
Depth Expansion Mode (see Figure 1)
Depth expansion mode is entered when, during a $\overline{M R}$ cycle, Expansion Out (XO) of one device is connected to Expansion In (XI) of the next device, with XO of the last device connected to XI of the first device. In the depth expansion mode the First Load (FL) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, $\overline{\mathrm{XO}}$ is pulsed LOW when the last physical location of the previous FIFO is written to and pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one for write at any given time. All other devices are in standby.
FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9 . When expanding in depth, a composite FF must be created by ORing the FFs together. Likewise, a composite $\overline{\mathrm{EF}}$ is created by ORing the $\overline{\mathrm{EFs}}$ together. $\overline{\mathrm{HF}}$ and $\overline{\mathrm{RT}}$ functions are not available in depth expansion mode.


Figure 1. Depth Expansion

## Typical DC and AC Characteristics







Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C420-20DC | D16 | Commercial |
|  | CY7C420-20PC | P15 |  |
| 25 | CY7C420-25DC | D16 | Commercial |
|  | CY7C420-25PC | P15 |  |
|  | CY7C420-25DI | D16 | Industrial |
|  | CY7C420-25PI | P15 |  |
|  | CY7C420-25DMB | D16 | Military |
| 30 | CY7C420-30DC | D16 | Commercial |
|  | CY7C420-30PC | P15 |  |
|  | CY7C420-30DI | D16 | Industrial |
|  | CY7C420-30PI | P15 |  |
|  | CY7C420-30DMB | D16 | Military |
| 40 | CY7C420-40DC | D16 | Commercial |
|  | CY7C420-40PC | P15 |  |
|  | CY7C420-40DI | D16 | Industrial |
|  | CY7C420-40PI | P15 |  |
|  | CY7C420-40DMB | D16 | Military |
| 65 | CY7C420-65DC | D16 | Commercial |
|  | CY7C420-65PC | P15 |  |
|  | CY7C420-65DI | D16 | Industrial |
|  | CY7C420-65PI | P15 |  |
|  | CY7C420-65DMB | D16 | Military |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C421-20DC | D22 | Commercial |
|  | CY7C421-20JC | J65 |  |
|  | CY7C421-20LC | L55 |  |
|  | CY7C421-20PC | P21 |  |
|  | CY7C421-20VC | V21 |  |
| 25 | CY7C421-25DC | D22 | Commercial |
|  | CY7C421-25JC | J65 |  |
|  | CY7C421-25LC | L55 |  |
|  | CY7C421-25PC | P21 |  |
|  | CY7C421-25VC | V21 |  |
|  | CY7C421-25DI | D22 | Industrial |
|  | CY7C421-25JI | J65 |  |
|  | CY7C421-25PI | P21 |  |
|  | CY7C421-25DMB | D22 | Military |
|  | CY7C421-25KMB | K74 |  |
|  | CY7C421-25LMB | L55 |  |
| 30 | CY7C421-30DC | D22 | Commercial |
|  | CY7C421-30JC | J65 |  |
|  | CY7C421-30LC | L55 |  |
|  | CY7C421-30PC | P21 |  |
|  | CY7C421-30VC | V21 |  |
|  | CY7C421-30DI | D22 | Industrial |
|  | CY7C421-30JI | J65 |  |
|  | CY7C421-30PI | P21 |  |
|  | CY7C421-30DMB | D22 | Military |
|  | CY7C421-30KMB | K74 |  |
|  | CY7C421-30LMB | L55 |  |
| 40 | CY7C421-40DC | D22 | Commercial |
|  | CY7C421-40JC | J65 |  |
|  | CY7C421-40LC | L55 |  |
|  | CY7C421-40PC | P21 |  |
|  | CY7C421-40VC | V21 |  |
|  | CY7C421-40DI | D22 | Industrial |
|  | CY7C421-40JI | J65 |  |
|  | CY7C421-40PI | P21 |  |
|  | CY7C421-40DMB | D22 | Military |
|  | CY7C421-40KMB | K74 |  |
|  | CY7C421-40LMB | L55 |  |
| 65 | CY7C421-65DC | D22 | Commercial |
|  | CY7C421-65JC | J65 |  |
|  | CY7C421-65LC | L55 |  |
|  | CY7C421-65PC | P21 |  |
|  | CY7C421-65VC | V21 |  |
|  | CY7C421-65DI | D22 | Industrial |
|  | CY7C421-65JI | J65 |  |
|  | CY7C421-65PI | P21 |  |
|  | CY7C421-65DMB | D22 | Military |
|  | CY7C421-65KMB | K74 |  |
|  | CY7C421-65LMB | L55 |  |

Ordering Information (continued)

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 20 | CY7C424-20DC | D16 | Commercial |
|  | CY7C424-20PC | P15 |  |
| 25 | CY7C424-25DC | D16 | Commercial |
|  | CY7C424-25PC | P15 |  |
|  | CY7C424-25DI | D16 | Industrial |
|  | CY7C424-25PI | P15 |  |
|  | CY7C424-25DMB | D16 | Military |
| 30 | CY7C424-30DC | D16 | Commercial |
|  | CY7C424-30PC | P15 |  |
|  | CY7C424-30DI | D16 | Industrial |
|  | CY7C424-30PI | P15 |  |
|  | CY7C424-30DMB | D16 | Military |
|  | CY7C424-40DC | D16 | Commercial |
|  | CY7C424-40PC | P15 |  |
|  | CY7C424-40DI | D16 | Industrial |
|  | CY7C424-40PI | P15 |  |
|  | CY7C424-40DMB | D16 | Military |
| 65 | CY7C424-65DC | D16 | Commercial |
|  | CY7C424-65PC | P15 |  |
|  | CY7C424-65DI | D16 | Industrial |
|  | CY7C424-65PI | P15 |  |
|  | CY7C424-65DMB | D16 | Military |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C425-20DC | D22 | Commercial |
|  | CY7C425-20JC | J65 |  |
|  | CY7C425-20LC | L55 |  |
|  | CY7C425-20PC | P21 |  |
|  | CY7C425-20VC | V21 |  |
| 25 | C77C425-25DC | D22 | Commercial |
|  | CY7C425-25JC | J65 |  |
|  | CY7C425-25LC | L55 |  |
|  | CY7C425-25PC | P21 |  |
|  | CY7C425-25VC | V21 |  |
|  | CY7C425-25DI | D22 | Industrial |
|  | CY7C425-25JI | J65 |  |
|  | CY7C425-25PI | P21 |  |
|  | CY7C425-25DMB | D22 | Military |
|  | CY7C425-25KMB | K74 |  |
|  | CY7C425-25LMB | L55 |  |
| 30 | C77C425-30DC | D22 | Commercial |
|  | CY7C425-30JC | J65 |  |
|  | CY7C425-30LC | L55 |  |
|  | CY7C425-30PC | P21 |  |
|  | CY7C425-30VC | V21 |  |
|  | CY7C425-30DI | D22 | Industrial |
|  | CY7C425-30JI | J65 |  |
|  | CY7C425-30PI | P21 |  |
|  | CY7C425-30DMB | D22 | Military |
|  | CY7C425-30KMB | K74 |  |
|  | CY7C425-30LMB | L55 |  |
| 40 | C77C425-40DC | D22 | Commercial |
|  | CY7C425-40JC | J65 |  |
|  | CY7C425-40LC | L55 |  |
|  | CY7C425-40PC | P21 |  |
|  | CY7C425-40VC | V21 |  |
|  | CY7C425-40DI | D22 | Industrial |
|  | CY7C425-40JI | J65 |  |
|  | CY7C425-40PI | P21 |  |
|  | CY7C425-40DMB | D22 | Military |
|  | CY7C425-40KMB | K74 |  |
|  | CY7C425-40LMB | L55 |  |
| 65 | C77C425-65DC | D22 | Commercial |
|  | CY7C425-65JC | J65 |  |
|  | CY7C425-65LC | L55 |  |
|  | CY7C425-65PC | P21 |  |
|  | CY7C425-65VC | V21 |  |
|  | CY7C425-65DI | D22 | Industrial |
|  | CY7C425-65JI | J65 |  |
|  | CY7C425-65PI | P21 |  |
|  | CY7C425-65DMB | D22 | Military |
|  | CY7C425-65KMB | K74 |  |
|  | CY7C425-65LMB | L55 |  |

Ordering Information (continued)

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C428-20DC | D16 | Commercial |
|  | CY7C428-20PC | P15 |  |
| 25 | CY7C428-25DC | D16 | Commercial |
|  | CY7C428-25PC | P15 |  |
|  | CY7C428-25DI | D16 | Industrial |
|  | CY7C428-25PI | P15 |  |
|  | CY7C428-25DMB | D16 | Military |
| 30 | CY7C428-30DC | D16 | Commercial |
|  | CY7C428-30PC | P15 |  |
|  | CY7C428-30DI | D16 | Industrial |
|  | CY7C428-30PI | P15 |  |
|  | CY7C428-30DMB | D16 | Military |
| 40 | CY7C428-40DC | D16 | Commercial |
|  | CY7C428-40PC | P15 |  |
|  | CY7C428-40DI | D16 | Industrial |
|  | CY7C428-40PI | P15 |  |
|  | CY7C428-40DMB | D16 | Military |
| 65 | CY7C428-65DC | D16 | Commercial |
|  | CY7C428-65PC | P15 |  |
|  | CY7C428-65DI | D16 | Industrial |
|  | CY7C428-65PI | P15 |  |
|  | CY7C428-65DMB | D16 | Military |


| Speed (ns) | Ordering Code | Package Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 20 | CY7C429-20DC | D22 | Commercial |
|  | CY7C429-20JC | J65 |  |
|  | CY7C429-20LC | L55 |  |
|  | CY7C429-20PC | P21 |  |
|  | CY7C429-20VC | V21 |  |
| 25 | CY7C429-25DC | D22 | Commercial |
|  | CY7C429-25JC | J65 |  |
|  | CY7C429-25LC | L55 |  |
|  | CY7C429-25PC | P21 |  |
|  | CY7C429-25VC | V21 |  |
|  | CY7C429-25DI | D22 | Industrial |
|  | CY7C429-25JI | J65 |  |
|  | CY7C429-25PI | P21 |  |
|  | CY7C429-25DMB | D22 | Military |
|  | CY7C429-25KMB | K74 |  |
|  | CY7C429-25LMB | L55 |  |
| 30 | CY7C429-30DC | D22 | Commercial |
|  | CY7C429-30JC | J65 |  |
|  | CY7C429-30LC | L55 |  |
|  | CY7C429-30PC | P21 |  |
|  | CY7C429-30VC | V21 |  |
|  | CY7C429-30DI | D22 | Industrial |
|  | CY7C429-30JI | J65 |  |
|  | CY7C429-30PI | P21 |  |
|  | CY7C429-30DMB | D22 | Military |
|  | CY7C429-30KMB | K74 |  |
|  | CY7C429-30LMB | L55 |  |
| 40 | CY7C429-40DC | D22 | Commercial |
|  | CY7C429-40JC | J65 |  |
|  | CY7C429-40LC | L55 |  |
|  | CY7C429-40PC | P21 |  |
|  | CY7C429-40VC | V21 |  |
|  | CY7C429-40DI | D22 | Industrial |
|  | CY7C429-40JI | J65 |  |
|  | CY7C429-40PI | P21 |  |
|  | CY7C429-40DMB | D22 | Military |
|  | CY7C429-40KMB | K74 |  |
|  | CY7C429-40LMB | L55 |  |
| 65 | CY7C429-65DC | D22 | Commercial |
|  | CY7C429-65JC | J65 |  |
|  | CY7C429-65LC | L55 |  |
|  | CY7C429-65PC | P21 |  |
|  | CY7C429-65VC | V21 |  |
|  | CY7C429-65DI | D22 | Industrial |
|  | CY7C429-65JI | J65 |  |
|  | CY7C429-65PI | P21 |  |
|  | CY7C429-65DMB | D22 | Military |
|  | CY7C429-65KMB | K74 |  |
|  | CY7C429-65LMB | L55 |  |

MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $t_{\mathrm{RC}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{A}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{LZR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{DVR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HZR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {PW }}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HWZ}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{MRSC}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PMR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RMR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RPW}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WPW}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RTC}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {PRT }}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RTR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{EFL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HFH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{tFH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{REF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RFF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WEF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WFF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WHF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RHF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RAE}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RPE}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WAF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WPF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{XOL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{XOH}}$ |  |

Document \#: 38-00079-G

CY7C432
CY7C433

## Cascadeable 4K x 9 FIFO

## Features

- $4096 \times 9$ FIFO buffer memory
- Dual-port RAM cell
- Asynchronous read/write
- High-speed 28.5-MHz read/write independent of depth/width
- 25-ns access time
- Low operating power
$-I_{\text {CC }}($ max. $)=142 \mathrm{~mA}$ commercial
$-I_{\text {CC }}($ max. $)=155 \mathrm{~mA}$ military
- Half Full flag in standalone
- Empty and Full flags
- Expandable in width and depth
- Retransmit in standalone
- Parallel cascade minimizes bubble-through
- $5 \mathrm{~V} \pm 10 \%$ supply
- 300-mil DIP packaging
- 300-mil SOJ packaging
- TTL compatible
- Three-state outputs
- Pin compatible and functionally equivalent to IDT7204


## Functional Description

The CY7C432 and CY7C433 are first-in first-out (FIFO) memories offered in 600 -mil-wide and 300 -mil-wide packages, respectively. They are 4096 words by 9 bits wide. Each FIFO memory is organized so that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays so that throughput is not reduced. Data is steered in a similar manner.

The read and write operations may be asynchronous; each can occur at a rate of 28.5 MHz. The write operation occurs when the write (W) signal is LOW. Read occurs when read ( R ) goes LOW. The 9 data outputs go to the high-impedance state when R is HIGH.

A Half Full ( $\overline{\mathrm{HF}}$ ) output flag is provided that is valid in the standalone and width expansion configurations. In the depth expansion configuration, this pin provides the expansion out $(\overline{\mathrm{XO}})$ information that is used to tell the next FIFO that it will be activated.

In the standalone and width expansion configurations, a LOW on the retransmit (RT) input causes the FIFOs to retransmit the data. Read enable ( $\overline{\mathrm{R}}$ ) and write enable (W) must both be HIGH during a retransmit cycle, and then $\overline{\mathrm{R}}$ is used to access the data.
The CY7C432 and CY7C433 are fabricated using advanced 0.8 -micron N -well CMOS technology. Input ESD protection is greater than 2000 V and latch-up is prevented by careful layout, guard rings, and a substrate bias generator.


## Selection Guide

|  |  | $\mathbf{7 C 4 3 2 - 2 5}$ <br> $\mathbf{7 C 4 3 3 - 2 5}$ | $\mathbf{7 C 4 3 2 - 3 0}$ <br> $\mathbf{7 C 4 3 3 - 3 0}$ | $\mathbf{7 C 4 3 2 - 4 0}$ <br> $\mathbf{7 C 4 3 3 - 4 0}$ | $\mathbf{7 C 4 3 2 - 6 5}$ <br> $\mathbf{7 C 4 3 3 - 6 5}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Frequency(MHz) | 28.5 | 25 | 20 | 12.5 |  |
| Access Time(ns) | 25 | 30 | 40 | 65 |  |
| MaximumOperating <br> Current(mA) | Commercial | 142 | 135 | 125 | 110 |
|  | Military/Industrial |  | 155 | 145 | 130 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)


Static Discharge Voltage ............................... $\quad>2001 \mathrm{~V}$ (per MIL-STD-883, Method 3015)
Latch-UpCurrent
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C432-25 } \\ & 7 \mathrm{C} 433-25 \end{aligned}$ |  | $\begin{aligned} & \text { 7C432-30 } \\ & 7 \mathrm{C} 433-30 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | $2 . .4$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | Com'l | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  |  | Mil/Ind |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | OperatingCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com' ${ }^{[3]}$ |  | 140 |  | 135 | mA |
|  |  |  | Mi//Ind ${ }^{[4]}$ |  |  |  | 155 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | All Inputs $=\mathrm{V}_{\mathrm{IH}} \mathrm{Min}$. | Com'l |  | 25 |  | 25 | mA |
|  |  |  | Mil/Ind |  |  |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Power-DownCurrent | $\text { All Inputs } \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | Com'l |  | 20 |  | 20 | mA |
|  |  |  | Mil/Ind |  |  |  | 25 |  |
| IOS | $\begin{aligned} & \text { Output Short } \\ & \text { CircuitCurrent }{ }^{[5]} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  |  | -90 |  | -90 | mA |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\mathrm{I}_{\mathrm{CC}}($ commercial $)=110 \mathrm{~mA}+[(\overline{\mathrm{f}}-12.5) \cdot 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\mathrm{f} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
4. $\mathrm{I}_{\mathrm{CC}}($ military $)=130 \mathrm{~mA}+[(\overline{\mathrm{f}}-12.5) \cdot 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\overline{\mathrm{f}} \geq 12.5 \mathrm{MHz}$
where $\overline{\mathrm{f}}=$ the larger of the write or read operating frequency.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range ${ }^{2]}$ (continued)

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \hline 77 \mathrm{C} 432-40 \\ & 77 \mathrm{C} 433-40 \end{aligned}$ |  | $\begin{aligned} & \hline 77 \mathrm{C} 432-65 \\ & 77 \mathrm{C} 433-65 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~m}$ |  | 2.4 |  | $2 . .4$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | Com'l | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  |  | Mil/Ind | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com' ${ }^{[3]}$ |  | 125 |  | 110 | mA |
|  |  |  | Mil/Ind ${ }^{[4]}$ |  | 145 |  | 130 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | All Inputs $=\mathrm{V}_{\mathrm{IH}}$ Min. | Com'l |  | 25 |  | 25 | mA |
|  |  |  | Mil/Ind |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Power-DownCurrent | All Inputs $\geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | Com'l |  | 20 |  | 20 | mA |
|  |  |  | Mil/Ind |  | 25 |  | 25 |  |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -90 |  | -90 | mA |

## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 10 |
| nnyyy |  |  |  |  |

## Notes:

6. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a)

(b)

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT a $200 \Omega$ 2V

Switching Characteristics Over the Operating Range ${ }^{[7,8]}$

| Parameters | Description | $\begin{aligned} & \text { 7C432-25 } \\ & \text { 7C433-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C432-30 } \\ & \text { 7C433-30 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C432-40 } \\ & \text { 7C433-40 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C432-65 } \\ & 7 \mathrm{C} 433-65 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{PR}}$ | Read Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {LZR }}{ }^{[9]}$ | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {DVR }}{ }^{[9,10]}$ | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZR}}{ }^{[9,10]}$ | Read HIGH to High Z |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tpw | Write Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{HWZ}}{ }^{[9]}$ | Write HIGH to Low Z | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 15 |  | 18 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 10 |  | ns |
| $\mathrm{t}_{\text {MRSC }}$ | $\overline{\text { MR Cycle Time }}$ | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| tPMR | $\overline{\text { MR Pulse Width }}$ | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RMR }}$ | $\overline{\text { MR Recovery Time }}$ | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| trPW | Read HIGH to $\overline{\text { MR }}$ HIGH | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| twPW | Write HIGH to $\overline{\mathrm{MR}} \mathrm{HIGH}$ | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RTC }}$ | Retransmit Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\text {PRT }}$ | Retransmit Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RTR }}$ | Retransmit Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {EFL }}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{EF}}$ LOW |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\mathrm{HFH}}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{HF}} \mathrm{HIGH}$ |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\text {FFH }}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{FF}} \mathrm{HIGH}$ |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to $\overline{\text { EF }}$ LOW |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to $\overline{\mathrm{FF}}$ HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| tweF | Write HIGH to $\overline{\mathrm{EF}}$ HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write LOW to $\overline{\mathrm{FF}}$ LOW |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| twhF | Write LOW to $\overline{\mathrm{HF}}$ LOW |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to $\overline{\text { HF }}$ HIGH |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $t_{\text {RAE }}$ | Effective Read from Write HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {RPE }}$ | Effective Read Pulse Width after $\overline{\overline{E F}} \mathrm{HIGH}$ | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| twaF | Effective Write from Read HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {WPF }}$ | Effective Write Pulse Width after $\overline{\mathrm{FF}}$ HIGH | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{XOL}}$ | Expansion Out LOW Delay from Clock |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{XOH}}$ | Expansion Out HIGH Delay from Clock |  | 25 |  | 30 |  | 40 |  | 65 | ns |

## Notes:

7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance, as in part (a) of AC Test Loads, unless otherwisespecified.
8. See the last page of this specification for Group A subgroup testing information.
9. $t_{\mathrm{HZR}}$ transition is measured at +500 mV from $\mathrm{V}_{\mathrm{OL}}$ and -500 mV from $V_{O H}$. $t_{D V R}$ transition is measured at the 1.5 V level. $t_{H W Z}$ and $\mathrm{t}_{\text {LZR }}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.
10. $t_{H Z R}$ and $t_{D V R}$ use capacitance loading as in part (a) of AC Test Loads.

## Switching Waveforms

Asynchronous Read and Write


Half-Full Flag

11. $\mathrm{t}_{\mathrm{MRSC}}=\mathrm{t}_{\mathrm{PMR}}+\mathrm{t}_{\mathrm{RMR}}$.
12. $\overline{\mathrm{W}}$ and $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ for at least $t_{W P W}$ or $t_{R P R}$ before the rising edge of $\overline{\mathrm{MR}}$.

Switching Waveforms (continued)
Last Write to First Read Full Flag


Last Read to First Write Empty Flag


Retransmit ${ }^{[13]}$


Notes:
13. $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at $t_{R T C}$.
14. $\mathrm{t}_{\mathrm{RTC}}=\mathrm{t}_{\mathrm{PRT}}+\mathrm{t}_{\mathrm{RTR}}$.

## Switching Waveforms (continued)

Empty Flag and Empty Boundary


Full Flag and Full Boundary


Switching Waveforms (continued)
Expansion


Notes:
15. Expansion Out of device $1\left(\overline{\mathrm{XO}}_{1}\right)$ is connected to Expansion In of device $2\left(\mathrm{XI}_{2}\right)$.

## Architecture

The CY77C432/33 FIFOs consist of an array of 4096 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals ( $\mathrm{W}, \mathrm{R}, \mathrm{XI}, \mathrm{XO}, \mathrm{FL}$, RT, MR), and Full, Half Full, and Empty flags.
Dual-Port RAM
The dual-port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operations of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a master reset (MR) cycle. This causes the FIFO to enter the empty condition signified by the empty flag $(\overline{\mathrm{EF}})$ being LOW, and both the Half Full ( $\overline{\mathrm{HF}}$ ) and Full flag (FF) resetting to HIGH. Read ( $\overline{\mathrm{R}}$ ) and write ( $\overline{\mathrm{W}}$ ) must be HIGH $\mathrm{t}_{\text {RPW }} / \mathrm{t}_{\text {WPW }}$ nanoseconds before and $\mathrm{t}_{\mathrm{RMR}}$ nanoseconds after the rising edge of $\overline{\mathrm{MR}}$ for a valid reset cycle.

## Writing Data to the FIFO

The availability of an empty location is indicated by the HIGH state of the Full flag (FF). A falling edge of write (W) initiates a write cycle. Data appearing at the inputs $\left(\mathrm{D}_{0}-\mathrm{D}_{8}\right)$ t $_{S D}$ before and $\mathrm{t}_{\mathrm{HD}}$ after the rising edge of $\overline{\mathrm{W}}$ will be stored sequentially in the FIFO.

The Empty flag ( $\overline{\mathrm{EF}}$ ) LOW-to-HIGH transition occurs $\mathrm{t}_{\text {WEF }}$ nanoseconds after the first LOW-to-HIGH transition on the write clock of an empty FIFO. The Half Full flag ( $\overline{\mathrm{HF}}$ ) will go LOW on the falling edge of the write clock following the occurrence of half full. $\overline{\mathrm{HF}}$ will remain LOW while less than one half of the total memory of this device is available for writing. The LOW-to-HIGH transition of the HF flag occurs on the rising edge of read ( $\overline{\mathrm{R}}) . \overline{\mathrm{HF}}$ is available in single device mode only. The Full flag (FF) goes LOW on the falling edge of $\mathbf{W}$ during the cycle in which the last available location in the FIFO is written, prohibiting overflow. FF goes HIGH $\mathrm{t}_{\mathrm{RFF}}$ after the completion of a valid read of a full FIFO.

## Reading Data from the FIFO

The falling edge of read $(\overline{\mathrm{R}})$ initiates a read cycle if the Empty flag ( $\overline{\mathrm{EF}}$ ) is not LOW. Data outputs $\left(\mathrm{Q}_{0}-\mathrm{Q}_{8}\right)$ are in a high-impedance condition between read operations ( $\overline{\mathrm{R}}$ HIGH), when the FIFO is empty, or when the FIFO is in the depth expansion mode but is not the active device.

The falling edge of R during the last read cycle before the empty condition triggers a HIGH-to-LOW transition of EF, prohibiting any further read operations until tWEF after a valid write.

## Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be interrogated by the receiver and retransmitted if necessary.
The retransmit ( $\overline{\mathrm{RT}}$ ) input is active in the single device mode only. The retransmit feature is intended for use when 4096 or less writes have occurred since the previous MR cycle. A LOW pulse on RT resets the internal read pointer to the first physical location of the FIFO. The write pointer is unaffected. $\mathbf{R}$ and $\bar{W}$ must both be HIGH during a retransmit cycle. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and will be updated by a retransmit operation.
After a retransmit cycle, previously read data may be reaccessed using $\overline{\mathrm{R}}$ to initiate standard read cycles beginning with the first physical location.

## Single Device/Width Expansion Modes

Single device and width expansion modes are entered by connecting XI to ground prior to an MR cycle. During these modes the $\overline{\mathrm{HF}}$ and RT features are available. FIFOs can be expanded in width to provide word widths greater than 9 in increments of 9. During width expansion mode all control line inputs are common to all devices and flag outputs from any device can be monitored.

## Depth Expansion Mode (see Figure 1)

Depth expansion mode is entered when, during a $\overline{\mathrm{MR}}$ cycle, expansion Out (XO) of one device is connected to expansion in (XI) of the next device, with XO of the last device connected to XI of the first device. In the depth expansion mode the first load (FL) input, when grounded, indicates that this part is the first part to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, $\overline{X O}$ is pulsed LOW when the last physical location of the previous FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time. All other devices are in standby.
FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9 . When expanding in depth, a composite FF must be created by ORing the FFs together. Likewise, a composite EF is created by ORing the EFs together. HF and RT functions are not available in depth expansion mode.


Figure 1. Depth Expansion

## Typical DC and AC Characteristics





Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CY7C432-25DC | D16 | Commercial |
|  | CY7C432-25PC | P15 |  |
| 30 | CY7C432-30DC | D16 | Commercial |
|  | CY7C432-30PC | P15 |  |
|  | CY7C432-30DI | D16 | Industrial |
|  | CY7C432-30PI | P15 |  |
|  | CY7C432-30DMB | D16 | Military |
| 40 | CY7C432-40DC | D16 | Commercial |
|  | CY7C432-40PC | P15 |  |
|  | CY7C432-40DI | D16 | Industrial |
|  | CY7C432-40PI | P15 |  |
|  | CY7C432-40DMB | D16 | Military |
|  | CY7C432-65DC | D16 | Commercial |
|  | CY7C432-65PC | P15 |  |
|  | CY7C432-65DI | D16 | Industrial |
|  | CY7C432-65PI | P15 |  |
|  | CY7C432-65DMB | D16 | Military |


| Speed (ns) | Ordering Code | Package Type | Operating |
| :---: | :---: | :---: | :---: |
| 25 | CY7C433-25DC | D22 | Commercial |
|  | CY7C433-25JC | J65 |  |
|  | CY7C433-25LC | L55 |  |
|  | CY7C433-25PC | P21 |  |
|  | CY7C433-25VC | V21 |  |
| 30 | CY7C433-30DC | D22 | Commercial |
|  | CY7C433-30JC | J65 |  |
|  | CY7C433-30LC | L55 |  |
|  | CY7C433-30PC | P21 |  |
|  | CY7C433-30VC | V21 |  |
|  | CY7C433-30DI | D22 | Industrial |
|  | CY7C433-30JI | J65 |  |
|  | CY7C433-30PI | P21 |  |
|  | CY7C433-30DMB | D22 | Military |
|  | CY7C433-30KMB | K74 |  |
|  | CY7C433-30LMB | L55 |  |
| 40 | CY7C433-40DC | D22 | Commercial |
|  | CY7C433-40JC | J65 |  |
|  | CY7C433-40LC | L55 |  |
|  | CY7C433-40PC | P21 |  |
|  | CY7C433-40VC | V21 |  |
|  | CY7C433-40DI | D22 | Industrial |
|  | CY7C433-40JI | J65 |  |
|  | CY7C433-40PI | P21 |  |
|  | CY7C433-40DMB | D22 | Military |
|  | CY7C433-40KMB | K74 |  |
|  | CY7C433-40LMB | L55 |  |
| 65 | CY7C433-65DC | D22 | Commercial |
|  | CY7C433-65JC | J65 |  |
|  | CY7C433-65LC | L55 |  |
|  | CY7C433-65PC | P21 |  |
|  | CY7C433-65VC | V21 |  |
|  | CY7C433-65DI | D22 | Industrial |
|  | CY7C433-65JI | J65 |  |
|  | CY7C433-65PI | P21 |  |
|  | CY7C433-65DMB | D22 | Military |
|  | CY7C433-65KMB | K74 |  |
|  | CY7C433-65LMB | L55 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{A}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RR}}$ |  |
| $\mathrm{t}_{\mathrm{PR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{LZR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{DVR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HZR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PW}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HWZ}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $9,10,11$ |

Features

- $2048 \times 9$ FIFO buffer memory
- Bidirectional operation
- High-speed $28.5-\mathrm{MHz}$ asynchronous reads and writes
- Simple control interface
- Registered and transparent bypass modes
- Flags indicate Empty, Full, and Half Full conditions
- $5 \mathrm{~V} \pm 10 \%$ supply
- Available in 300-mil DIP, PLCC, LCC, and SOJ packages
- TTL compatible


## Functional Description

The CY7C439 is a $2048 \times 9$ FIFO memory capable of bidirectional operation. As the term first-in first-out (FIFO) implies, data becomes available to the output port in the same order that it was presented to the input port. There are two pins that indicate the amount of data contained within the FIFO block- $\mathrm{E} / \mathrm{F}$ (Empty/Full) and HF (Half Full). These pins can be decoded to determine one of four states. Two 9-bit data ports are provided. The direction selected for the FIFO determines the input and output ports. The FIFO direction can be programmed by the user at any time through the use of the reset pin (MR) and the bypass/direction pin (BYPA). There are no control or status registers on the CY7C439, making the part simple to
use while meeting the needs of the majority of bidirectional FIFO applications.
FIFO read and write operations may occur simultaneously, and each can occur at up to 28.5 MHz . The port designated as the write port drives its strobe pin (STBX, $\mathbf{X}=\mathrm{A}$ or B ) LOW to initiate the write operation. The port designated as the read port drives its strobe pin LOW to initiate the read operation. Output port pins go to a high-impedance state when the associated strobe pin is HIGH. All normal FIFO operations require the bypass control pin (BYPX, $\mathrm{X}=\mathrm{A}$ or B ) to remain HIGH.
In addtion to the FIFO, two other data paths are provided; registered bypass and transparent bypass. Registered bypass can be considered as a single-word FIFO in the reverse direction to the main FIFO. The


C439-1

## Pin Configurations

| PLCC/LCCTop View |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $A_{2} A_{3} A_{4} N C A_{6} A_{6} A_{7}$ |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| GND 8 26 STBA |  |  |  |  |
| BYPB $\left\{\begin{array}{l}\text { a } \\ 9\end{array} 76439 \quad 25\right\} V_{\text {SS }}$ |  |  |  |  |
| EDA $\{10$ |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| $\mathrm{B}_{1}\left\{\begin{array}{l}13\end{array}\right.$ |  |  |  |  |
| 14151617181920 |  |  |  |  |
| $\mathrm{B}_{2} \mathrm{~B}_{3} \mathrm{~B}_{4}$ NC $\mathrm{B}_{5} \mathrm{~B}_{6} \mathrm{~B}_{7}$ |  |  |  |  |

## Selection Guide

|  |  | 7C439-25 | 7C439-30 | 7C439-40 | 7C439-65 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Frequency (MHz) | 28.5 | 25 | 20 | 12.5 |  |
| Maximum Access Time (ns) | 25 | 30 | 40 | 65 |  |
| Maximum Operating <br> Current (mA) | Commercial | 147 | 140 | 130 | 115 |
|  | Military |  | 170 | 160 | 145 |

## Functional Description (continued)

bypassregisterprovides a means of sending a 9-bit status or control word to the FIFO-write port. The bypass data available pin ( $\overline{\mathrm{BDA}})$ indicates whether the bypass register is full or empty. Thedirection of the bypass register is always opposite to that of the main FIFO.
The port designated towrite to the bypass register drives its bypass control pin (BYPX) LOW. The other port detects the presence of data by monitoring $\overline{\mathrm{BDA}}$ and reads the data by driving its bypass control pin ( $\overline{\text { BYPX }}$ ) LOW. Registered bypass operations require that the associated FIFO strobe pin (STBX) remains HIGH. Registered bypass operations do not affect data residing in the FIFO, or FIFO operations at the other port.
Transparent bypass provides a means of transferring a single word ( 9 bits) of data immediately in either direction. This feature allows the device to act as a simple 9-bit bidirectional buffer. This is useful
for allowing the controlling circuitry to access a dumb peripheral forcontrol/programminginformation.
For transparent bypass, the port wishing to send immediate data to the other side drives both its bypass and its strobe pins LOW simultaneously. Thiscauses the buffered data to be driven out of the other port. On-chip circuitry detects conflicting use of the control pins and causes both data ports to enter a high-impedance state until the conflict is resolved.

Additionally, a Test mode is offered on the CY7C439. This mode allows the user to load data into the FIFO and then read it back out of the same port. Built-InSelfTest(BIST) anddiagnosticfunctions can take advantage of these features.
The CY7C439 is fabricated using an advanced $0.8 \mu \mathrm{~N}$-well CMOS technology.Input ESD protection is greater than 2000 V and latchup is prevented by reliable layout techniques, guard rings, and a substratebias generator.

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . > 2001V (per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. . $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $\left.{ }^{\circ}\right]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruser guidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots . . . .$.
Ambient Temperaturewith


## Pin Definitions

| Signal <br> Name | I/O | Description |
| :--- | :---: | :--- |
| $\mathrm{A}_{(8-0)}$ | I/O | Data Port Associated with $\overline{\mathrm{BYPA}}$ and $\overline{\text { STBA }}$ |
| $\mathrm{B}_{(8-0)}$ | $\mathrm{I} / \mathrm{O}$ | Data Port Associated with $\overline{\mathrm{BYPB}}$ and $\overline{\text { STBB }}$ |
| $\overline{\mathrm{BYPA}}$ | I | Registered Bypass Mode Select for A Side |
| $\overline{\mathrm{BYPB}}$ | I | Registered Bypass Mode Selectr for B Side |
| $\overline{\mathrm{BDA}}$ | O | Bypass Data Available Flag |
| $\overline{\text { STBA }}$ | I | Data Strobe for A Side |
| $\overline{\text { STBB }}$ | I | Data Strobe for B Side |
| $\overline{\mathrm{E} / \overline{\mathrm{F}}}$ | O | Encoded Empty/Full Flag |
| $\overline{\mathrm{HF}}$ | O | Half Full Flag |
| $\overline{\mathrm{MR}}$ | I | Master Reset |

CY7C439
$\qquad$
Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | 7C439-25 |  | 7C439-30 |  | 7C439-40 |  | 7C439-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | $\begin{array}{\|l} \hline \text { Output LOW } \\ \text { Voltage } \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | $\begin{array}{\|l} \text { Input HIGH } \\ \text { Voltage } \end{array}$ |  | Com'l | 2.2 | $\mathrm{V}_{\text {CC }}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  |  | Mil |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $-10$ | +10 | $-10$ | +10 | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{STBX}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \\ & \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | $-10$ | +10 | $-10$ | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'[ ${ }^{3]}$ |  | 147 |  | 140 |  | 130 |  | 115 | mA |
|  |  |  | Mill ${ }^{[4]}$ |  |  |  | 170 |  | 160 |  | 145 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | $\text { All Inputs }=\mathrm{V}_{\mathrm{IH}} \mathrm{Min} .$ | Com'l |  | 40 |  | 40 |  | 40 |  | 40 | mA |
|  |  |  | Mil |  |  |  | 45 |  | 45 |  | 45 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Power-Down Current | AllInputs $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | Com'l |  | 20 |  | 20 |  | 20 |  | 20 | mA |
|  |  |  | Mil |  |  |  | 25 |  | 25 |  | 25 |  |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short CircuitCurrent ${ }^{[5]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  |  | -90 |  | -90 |  | -90 |  | -90 | mA |

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| C $_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 10 | pF |

## Notes:

2. See the last page of this specification for Group A subgroup testing information.
3. $\mathbf{I}_{\mathrm{CC}}($ commercial $)=115 \mathrm{~mA}+[(\bar{f}-12.5) \cdot 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\mathrm{f} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
4. $\mathrm{I}_{\mathrm{CC}}($ military $)=145 \mathrm{~mA}+[(\overline{\mathrm{f}}-12.5) \cdot 2 \mathrm{~mA} / \mathrm{MHz}]$ for $\overline{\mathrm{f}} \geq 12.5 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
6. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveform


(a)

(b)

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range $[7,8]$

| Parameters | Description | 7C439-25 |  | 7C439-30 |  | 7C439-40 |  | 7C439-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 25 |  | 30 |  | 40 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {PR }}$ | Read Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {LZR }}{ }^{[9,10]}$ | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{DVR}}{ }^{[9,10]}$ | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZR}}{ }^{[9,10]}$ | Read HIGH to High Z |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\text {PW }}$ | Write Pulse Width | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{HWZ}}{ }^{[9,10]}$ | Write HIGH to Low Z | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 15 |  | 18 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 10 |  | ns |
| $\mathrm{t}_{\text {MRSC }}$ | $\overline{\mathrm{MR}}$ Cycle Time | 35 |  | 40 |  | 50 |  | 80 |  | ns |
| $\mathrm{t}_{\text {PMR }}$ | $\overline{\text { MR Pulse Width }}$ | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RMR }}$ | $\overline{\mathrm{MR}}$ Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {RPS }}$ | $\overline{\text { STBX }}$ HIGH to $\overline{\text { MR }}$ HIGH | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RPBS }}$ | $\overline{\text { BYPA }}$ to $\overline{\text { MR }} \mathrm{HIGH}$ | 10 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {RPBH }}$ | $\overline{\text { BYPA }}$ Hold after $\overline{\text { MR }} \mathrm{HIGH}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {BDH }}$ | $\overline{\mathrm{MR}}$ LOW to $\overline{\text { BDA }} \mathrm{HIGH}$ |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\text {BSR }}$ | $\overline{\text { STBX }}$ HIGH to BYPA LOW | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {EFL }}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ LOW |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\mathrm{HFH}}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{HF}} \mathrm{HIGH}$ |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $t_{\text {BRS }}$ | $\overline{\text { BYPX }}$ HIGH to STBX LOW | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {REF }}$ | $\overline{\text { STBX }}$ LOW to $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ LOW (Read) |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | $\overline{\text { STBX }} \mathrm{HIGH}$ to $\overline{\mathrm{E}} / \overline{\mathrm{F}} \mathrm{HIGH}$ (Read) |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {WEF }}$ | $\overline{\text { STBX HIGH }}$ to $\overline{\text { E }} / \overline{\mathrm{F}} \mathrm{HIGH}$ (Write) |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $t_{\text {WFF }}$ | $\overline{\text { STBX }}$ LOW to $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ LOW (Write) |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $t_{\text {BDA }}$ | $\overline{\overline{B Y P X}} \mathrm{HIGH}$ to $\overline{\mathrm{BDA}}$ LOW (Write) |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $t_{\text {BDB }}$ | $\overline{\text { BYPX }} \mathrm{HIGH}$ to $\overline{\text { BDA }}$ HIGH (Read) |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {BA }}$ | BYPX LOW to Data Valid (Read) |  | 30 |  | 30 |  | 40 |  | 60 | ns |
| $\mathrm{t}_{\mathrm{BHZ}}{ }^{[9,10]}$ | $\overline{\text { BYPX HIGH to High Z (Read) }}$ |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {TSB }}$ | STBX HIGH to BYPX LOW Set-Up | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {TBS }}$ | $\overline{\text { STBX }}$ LOW after $\overline{\text { BYPX }}$ LOW | 0 | 10 | 0 | 10 | 0 | 10 | 0 | 10 | ns |
| $\mathrm{t}_{\text {TSN }}$ | STBX HIGH Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {TSD }}{ }^{[9,10]}$ | STBX HIGH to Data High Z |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {TBN }}$ | BYPX HIGH Recovery Time | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {TBD }}$ | $\overline{\text { BYPX }}$ HIGH to Data High Z |  | 18 |  | 20 |  | 25 |  | 30 | ns |

SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[7,8]}$ (continued)

| Parameters | Description | 7C439-25 |  | 7C439-30 |  | 7C439-40 |  | 7C439-65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {TPD }}{ }^{[9,10]}$ | STBX LOW to Data Valid |  | 20 |  | 20 |  | 30 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{DL}}$ | Transparent PropagationDelay |  | 20 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {ESD }}{ }^{[9,10]}$ | $\overline{\text { STBX }}$ LOW to High Z |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {EBD }}{ }^{[9,10]}$ | $\overline{\text { BYPX LOW to High Z }}$ |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| teds | STBX HIGH to Low Z |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| tedb | $\overline{\text { BYPX HIGH to Low } \mathrm{Z}}$ |  | 18 |  | 20 |  | 25 |  | 30 | ns |
| tBPW | $\overline{\text { BYPX Pulse Width (Trans.) }}$ | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {TSP }}$ | STBX Pulse Width (Trans.) | 20 |  | 20 |  | 30 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{BLZ}}{ }^{[9,10]}$ | $\overline{\text { BYPX LOW to Low Z (Read) }}$ | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $t_{\text {BDV }}$ | $\overline{\text { BYPX }}$ HIGH to Data Invalid (Read) | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| twhF | $\overline{\text { STBX }}$ LOW to $\overline{\mathrm{HF}}$ LOW (Write) |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $\mathrm{t}_{\text {RHF }}$ | $\overline{\text { STBX HIGH to } \overline{\text { HF }} \text { HIGH (Read) }}$ |  | 35 |  | 40 |  | 50 |  | 80 | ns |
| $t_{\text {RAE }}$ | Effective Read from Write HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| $\mathrm{t}_{\text {RPE }}$ | Effective Read Pulse Width after $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ HIGH | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| twaF | Effective Write from Read HIGH |  | 25 |  | 30 |  | 35 |  | 60 | ns |
| ${ }^{\text {twpF }}$ | Effective Write Pulse Width after $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ HIGH | 25 |  | 30 |  | 40 |  | 65 |  | ns |
| $\mathrm{t}_{\text {BSU }}$ | Bypass Data Set-Up Time | 15 |  | 18 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{BHL}}$ | Bypass Data Hold Time | 0 |  | 0 |  | 0 |  | 10 |  | ns |

Notes:
7. Test conditions assume signal transition time of 5 ns or less, timing ref erence levels of 1.5 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance as in part (a) of AC Test Loads, unless otherwise specified.
8. See the last page of this specification for Group A subgroup testing information.
9. $\mathrm{t}_{\mathrm{DVR}}, \mathrm{t}_{\mathrm{BDV}}, \mathrm{t}_{H Z R}, \mathrm{t}_{\mathrm{TBD}}, \mathrm{t}_{\mathrm{BHZ}}, \mathrm{t}_{\mathrm{EBD}}, \mathrm{t}_{\mathrm{ESD}}, \mathrm{t}_{\mathrm{TSD}}, \mathrm{t}_{\mathrm{LZR}}, \mathrm{t}_{\mathrm{HWZ}}$, and $\mathrm{t}_{\mathrm{BLZ}}$ use capacitance loading as in part (b) of AC Test Loads.
10. $\mathrm{t}_{\mathrm{HZR}}, \mathrm{t}_{\mathrm{TBD}}, \mathrm{t}_{\mathrm{BHZ}}, \mathrm{t}_{\mathrm{EBD}}, \mathrm{t}_{\mathrm{ESD}}$, and $\mathrm{t}_{\mathrm{TSD}}$ transition is measured at +500 mV from $\mathrm{V}_{\mathrm{OL}}$ and -500 mV from $\mathrm{V}_{\mathrm{OH}} \cdot \mathrm{t}_{\mathrm{DVR}}$ and $\mathrm{t}_{\mathrm{BDV}}$ transition is measured at the 1.5 V level. $\mathrm{t}_{\mathrm{LZR}}, \mathrm{t}_{\mathrm{HWZ}}$, and $\mathrm{t}_{\mathrm{BLZ}}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.

## Switching Waveforms

## Asynchronous Read and Write Timing Diagram



Switching Waveforms (continued)
Master Reset Timing Diagram


Half-Full Flag Timing Diagram ${ }^{[12]}$


C439-8
Last Write to First Read Empty/Full Flag Timing Diagram ${ }^{[12]}$


[^45]
## Switching Waveforms(continued)

Last Read to First Write Empty/Full Flag Timing Diagram ${ }^{[12]}$


Empty/Full Flag and Read Bubble-Through Mode Timing Diagram ${ }^{[12]}$


Empty/Full Flag and Write Bubble-Through Mode Timing Diagram ${ }^{[12]}$


## Switching Waveforms (continued)

Registered Bypass Read Timing Diagram ${ }^{[13]}$


Registered Bypass Write Timing Diagram ${ }^{[14]}$


## Transparent Bypass Read Timing Diagram ${ }^{[15]}$



## Notes:

13. Port B selected to read bypass register (FIFO direction Port B to Port A).
14. Port A selected to write bypass register (FIFO direction Port B to Port A.
15. Diagramshows transparent bypass initiated by Port A. Times are identical if initiated by Port B.

Switching Waveforms (continued)

## Test Mode Timing Diagram



Exception Condition Timing Diagram ${ }^{[15]}$


C439-17

## Architecture

The CY7C439 consists of a 2048 by 9-bit dual-ported RAM array, a read pointer, a write pointer, data switching circuitry, buffers, a bypassregister, controlsignals ( $\overline{\mathrm{STBA}}, \overline{\mathrm{STBB}}, \overline{\mathrm{BYPA}}, \overline{\mathrm{BYPB}}, \overline{\mathrm{MR}}$ ), and flags ( $\overline{\mathrm{E}} / \overline{\mathrm{F}}, \mathrm{HF}, \overline{\mathrm{BDA}})$.

## Operation at Power-On

Upon power-up, the FIFO must be reset with a Master Reset (MR) cycle. During an $\overline{\mathrm{MR}}$ cycle, the user can initialize the device by choosing the direction of FIFO operation (see Table 1). There is a minimum LOW period for $\overline{\mathrm{MR}}$, but no maximum time. The state of $\overline{\text { BYPA }}$ is latched internally by the rising edge of $\overline{\mathrm{MR}}$ and used to determine the direction of subsequent data operations.

## Resetting the FIFO

During the reset condition (see Table 1), the FIFO three-states the data ports, sets $\overline{\mathrm{BDA}}$ and $\overline{\mathrm{HF}}$ HIGH, $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ LOW, and ignores the state of $\overline{B Y P A} / \overline{\mathrm{B}}$ and $\overline{\text { STBA }} / \overline{\mathrm{B}}$. The bypass registers are initialized to zero. During this time the user is expected to set the direction of the FIFO by driving BYPA HIGH or LOW, and BYPB, STBA, and $\overline{\text { STBB HIGH. If BYPA }}$ is LOW (selecting direction $B>A$ ), the FIFO will then remainin a resetcondition until the user terminates the reset operstion by driving BYPA HIGH. If BYPA is HIGH (selectingdirection $\mathrm{A}>\mathrm{B}$ ), the resetcondition terminates after the ris-
ing edge of $\overline{\mathrm{MR}}$. The entire reset phase can be accomplished in one cycle time of $\mathrm{t}_{\mathrm{RC}}$.

## FIFO Operation

The operation of the FIFO requires only one control pin per port (STBX). The user determines the direction of the FIFO data flow by initiating an $\overline{M R}$ cycle (see Table 1), which clears the FIFO and bypass register and sets the data path and control signal multiplexers. The bypass register is configured in the opposite direction to the FIFO data flow. The FIFO direction can be reversed at any time by initiating another $\overline{M R}$ cycle. Data is written into the FIFO on the rising edge of the input, STBX, and read from the FIFO by a low level at the output, STBX. The two ports are asynchronous and independent. If the user attempts to read the FIFO when it is empty, no action takes place (the read pointer is not incremented) until the other port writes to the FIFO. Then a bubble-through read takes place, in which the read strobe is generated internally and the data becomes available at the read port shortly thereafter if the read strobe (STBX) is still LOW. Similarly, for an attempted write operation when the FIFO is full, no internal operation takes place until the other port performs a read operation, at which time the bubble-through write is performed if the write strobe (STBX) is still LOW.

## Registered Bypass Operation

The registered bypass feature provides a means of transferring one 9 -bit word of data in the opposite direction to normal data flow withoutaffecting either the FIFO contents or the FIFO write operations at the other port. The bypass register is configured during reset to provide a data path in the opposite direction to that of the FIFO (see Table 1). For example, if port A is writing data to the FIFO (hence port B is reading data from the FIFO) then $\overline{\mathrm{BYPB}}$ is used to write to the bypass register at port B, and BYPA is used to read a single word from the bypass register at port A . The bypass data available flag ( $\overline{\mathrm{BDA}})$ is generated to notify port A that bypass data is available. BDA goes true on the trailing edge of the BYPX write operation and false upon the trailing edge of the BYPXread operation.
Data is written on the rising edge of BYPX into the bypass register for later retrieval by the other port, regardless of the state of $\overline{B D A}$. The bypass register is read by a low level at BYPX, regardless of the state of $\overline{\mathrm{BDA}}$.

## Transparent Bypass Operation

The transparent bypass feature provides a means of sending immediate data "around" the FIFO in either direction. The FIFO contents are not affected by the use of transparent bypass, but the control signals for transparent bypass are shared with those of the normalFIFO operation. Hence there are limitations on the use of transparent bypass to ensure that data integrity and ease of use are preserved. The port wishing to send immediate data must ensure that the other port will not attempt a FIFO read orwrite during the transparentbypasscycle. If this is not possible, registered bypassor external circuitry should be used.
Transparent bypass mode is initiated by bringing both BYPA and STBALOW together. Care should be taken to observe the following constraints on the timingrelationships. Since STBA is used for
normal FIFO operations, it must follow $\overline{\text { BYPA }}$ falling edge by $\mathrm{t}_{\text {TBS }}$ to prevent erroneous FIFO read or write operations. Since BYPA is used alone to initiate registered bypass read and write, it is internally delayed before initiating registered bypass.If $\overline{\text { STBA }}$ falls during this time, delay registered bypass is averted, and transparent bypass is initiated. Identical arguments apply to $\overline{B Y P B}$ and STBB .
If a transparent bypass sequence is successfully accomplished, data presented to the initiating port (port A in the above discussion) will be buffered to the other (port B) after $\mathrm{t}_{\mathrm{DL}}$. Either port can initiate a transparent bypass operation at any time, but if the control signals ( $\overline{\mathrm{STBA}} / \overline{\mathrm{B}}, \overline{\mathrm{BYPA}} / \overline{\mathrm{B}}$ ) are in conflict (exception condition), internal circuitry will switch both ports to high-impedance until the conflict is resolved.

## Test Mode Operation

The Test mode feature provides a means of reading the FIFO contents from the same port that the data was written to the FIFO. This feature is useful for Built-In Self Test (BIST) and diagnostic functions. To utilize this capability, initialize FIFO direction A to B and load data into the FIFO using normalwrite timing. In order to read data back out of the same port (port A), initiate a $\overline{M R}$ cycle with both $\overline{B Y P A}$ and $\overline{\text { BYPB }}$ LOW (see Test Mode Timing diagram). After completing the cycle, the data can be read out of port A in FIFO order. Data will be inverted when read out of the device. Also, flags are not valid when reading data.

## Flag Operation

There are two flags, Empty/Full ( $\overline{\mathrm{E}} / \mathrm{F}$ ) and Half Full ( $\overline{\mathrm{HF}})$, which are used to decode four FIFO states (see Table 4). The states are empty, 1-1024 locations full, 1025-2047 locations full, and full. Note that two conditions cause the $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ pin to go LOW, Empty and Full, hence both flag pins must be used to resolve the two conditions.

Table 1. FIFO Direction Select Truth Table

| $\overline{\mathbf{M R}}$ | $\overline{\mathbf{B Y P A}}$ | $\overline{\mathbf{B Y P B}}$ | $\overline{\mathbf{S T B A}}$ | $\overline{\mathbf{S T B B}}$ | Action |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | X | X | X | X | NormalOperation |
| $\Gamma$ | 1 | 1 | 1 | 1 | FIFO Direction A to B, Registered Bypass Direction B to A |
| $\Gamma$ | 0 | 1 | 1 | 1 | FIFO Direction B to A, Registered Bypass Direction A to B |
| 0 | X | X | X | X | ResetCondition |

Table 2. Bypass Operation Truth Table

| Direction | $\overline{\text { STBA }}$ | $\overline{\text { BYPA }}$ | $\overline{\text { STBB }}$ | $\overline{\text { BYPB }}$ | Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A ${ }_{\text {¢ }}$ B | ■ | 1 | ■ | 1 | Normal FIFO Operations, Write at A, Read at B |
| A ${ }^{\text {B }}$ | 1 | $\square$ | ■ | 1 | Normal FIFO Read at B, Bypass Register Read at A |
| A ${ }_{\text {¢ }}$ B | ■ | 1 | 1 | ■ | Normal FIFO Write at A, Bypass Register Write at B |
| B ${ }^{\text {A }}$ | $\square$ | 1 | $\square$ | 1 | Normal FIFO Operations, Write at B, Read at A |
| B ${ }^{\text {A }}$ | 1 | $\square$ | ■ | 1 | Normal FIFO Write at B, Bypass Register Write at A |
| B ${ }^{\text {A }}$ | $\square$ | 1 | 1 | ■ | Normal FIFO Read at A, Bypass Register Read at B |
| X | 0 | 0 | 1 | 1 | No FIFO Operations, Transparent Data A to B |
| X | 1 | 1 | 0 | 0 | No FIFO Operations, Transparent Data B to A |

Table 3. Exception Conditions: Operation Not Defined

| Direction | $\overline{\mathbf{S T B A}}$ | $\overline{\mathbf{B Y P A}}$ | $\overline{\mathbf{S T B B}}$ | $\overline{\mathbf{B Y B P}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X}$ | 0 | 1 | 0 | 0 | Action |
| $\mathbf{X}$ | 1 | 0 | 0 | 0 | Data Buses High Impedance |
| $\mathbf{X}$ | 0 | 0 | 0 | 0 | Data Buses High Impedance High Impedance |
| $\mathbf{X}$ | 0 | 0 | 1 | 0 | Data Buses High Impedance |
| $\mathbf{X}$ | 0 | 0 | 0 | 1 | Data Buses High Impedance |

Table 4. Flag Truth Table

| $\overline{\mathbf{E}} / \overline{\mathbf{F}}$ | $\overline{\mathbf{H F}}$ |  |
| :---: | :---: | :--- |
| 0 | 1 | State |
| 1 | 1 | $1-1024$ Locations Full |
| 1 | 0 | $1025-2047$ Locations Full |
| 0 | 0 | Full |

## Typical DC and AC Characteristics






## Typical DC and AC Characteristics (continued)



Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CY7C439-25PC | P21 | Commercial |
|  | CY7C439-25JC | J65 |  |
|  | CY7C439-25VC | V21 |  |
|  | CY7C439-25DC | D22 |  |
|  | CY7C439-25LC | L55 |  |
| 30 | CY7C439-30PC | P21 | Commercial |
|  | CY7C439-30JC | J65 |  |
|  | CY7C439-30VC | V21 |  |
|  | CY7C439-30DC | D22 |  |
|  | CY7C439-30LC | L55 |  |
|  | CY7C439-30DMB | D22 | Military |
|  | CY7C439-30LMB | L55 |  |
|  | CY7C439-30KMB | K74 |  |
| 40 | CY7C439-40PC | P21 | Commercial |
|  | CY7C439-40JC | J65 |  |
|  | CY7C439-40VC | V21 |  |
|  | CY7C439-40DC | D22 |  |
|  | CY7C439-40LC | L55 |  |
|  | CY7C439-40DMB | D22 | Military |
|  | CY7C439-40LMB | L55 |  |
|  | CY7C439-40KMB | K74 |  |
| 65 | CY7C439-65PC | P21 | Commercial |
|  | CY7C439-65JC | J65 |  |
|  | CY7C439-65VC | V21 |  |
|  | CY7C439-65DC | D22 |  |
|  | CY7C439-65LC | L55 |  |
|  | CY7C439-65DMB | D22 | Military |
|  | CY7C439-65LMB | L55 |  |
|  | CY7C439-65KMB | K74 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{A}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{LZR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{DVR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HZR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WC}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PW}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HWZ}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{MRSC}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PMR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RMR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RPS}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RPBS}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RPBH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BDH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BSR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{EFL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HFH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BRS}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{REF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RFF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WEF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WFF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WHF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RHF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RAE}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RPE}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{WAF}}$ | $9,10,11$ |
|  |  |


| $\mathrm{t}_{\mathrm{WPF}}$ | $9,10,11$ |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{BSU}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BHL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BDA}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BDB}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BA}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BHZ}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{TSB}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{TBS}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{TSN}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{TSD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{TBN}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{TBD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{TPD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{DL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{ESD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{EBD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{EDS}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{EDB}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BPW}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{TSP}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BLZ}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{BDV}}$ | $9,10,11$ |

Document \#: 38-00126-C

## Features

- $512 \times 9$ (CY7C441) and $2,048 \times 9$ (CY7C443) FIFO buffer memory
- High-speed 70-MHz operation
- Supports free-running 50\% duty cycle clock inputs
- Empty, Almost Empty, and Almost Full status flags
- Fully asynchronous and simultaneous read and write operation
- Width expandable
- Independent read and write enable pins
- Center power and ground pins for reduced noise
- Available in 300-mil 28-pin DIP,

PLCC, LCC, and SOJ packages

- Proprietary $0.8 \mu$ CMOS technology
- TTL compatible


## Functional Description

The CY7C441 and CY7C443 are highspeed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. Both FIFOs are 9 bits wide. The CY7C441 has a 512 word by 9 bit memory array, while the CY7C443 has a 2048 word by 9 bit memory array. These devices provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.
Both FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running $50 \%$ duty cycle clock (CKW) and a write enable pin (ENW). When ENW is asserted, data is written into the FIFO on the rising edge of the CKW signal. While ENW is held active, data is continually written into the FIFO on each CKW cycle. The output port is controlled in a similar manner by a free-running read clock (CKR) and a read enable pin (ENR). The read (CKR) and write (CKW) clocks may be tied together
for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 71.4 MHz are acceptable.
The CY7C441 and CY7C443 clocked FIFOs provide two status flag pins (F1 and F2). These flags are decoded to determine one of four states: Empty, Almost Empty, Intermediate, and Almost Full (Table 1). The flags are synchronous i.e., change state relative to either the read clock (CKR) or the write clock (CKW). The Empty and Almost Empty states are updated exclusively by the CKR while AImost Full is updated exclusively by CKW. The synchronous flag architecture guarantees that the flags maintain their status for some minimum time. This time is equal to approximately one cycle time.
The CY7C441 and the CY7C443 use center power and ground for reduced noise. Both configurations are fabricated using an advanced $0.8 \mu \mathrm{~N}$-well CMOS technology. Input ESD protection is greater than 2001 V , and latch-up is prevented by reliable layout techniques, guard rings, and a substrate bias generator.


Pin Configurations


## Selection Guide

|  | $\mathbf{7 C 4 4 1 - 1 4}$ <br> $\mathbf{7 C 4 4 3 - 1 4}$ | $\mathbf{7 C 4 4 1 - 2 0}$ <br> $\mathbf{7 C 4 4 3 - 2 0}$ | 7C441-30 <br> 7C443-30 |
| :--- | :---: | :---: | :---: |
| Maximum Frequency(MHz) | 71.4 | 50 | 33.3 |
| Maximum Access Time(ns) | 10 | 15 | 20 |
| Minimum Cycle Time(ns) | 14 | 20 | 30 |
| Minimum Clock HIGH Time(ns) | 6.5 | 9 | 12 |
| Minimum Clock LOW Time(ns) | 6.5 | 9 | 12 |
| Minimum Data or Enable Set-Up(ns) | 7 | 9 | 12 |
| Minimum Data or Enable Hold (ns) | 0 | 0 | 0 |
| Maximum FlagDelay (ns) | 10 | 15 | 20 |
| Maximum Current(mA) | 140 | 120 | 100 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied ............................ $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential........ -0.5 V to +7.0 V
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots . .$.
Output Current into Outputs (LOW) ................. 20 mA
Static Discharge Voltage .............................. . $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)

## Pin Definitions

| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{D}_{0-8}$ | I | Data Inputs: when the FIFO is not full and ENW is active, CKW (rising edge) writes data $\left(\mathrm{D}_{0}-\mathrm{D}_{8}\right)$ into the FIFO's memory |
| $\mathrm{Q}_{0-8}$ | O | Data Outputs: when the FIFO is notempty and $\overline{\text { ENR }}$ isactive,CKR(risingedge) reads data $\left(\mathrm{Q}_{0}-\mathrm{Q}_{8}\right)$ out of the FIFO's memory |
| ENW | I | Enable Write: enables the CKW input |
| $\overline{\text { ENR }}$ | I | Enable Read: enables the CKR input |
| CKW | I | Write Clock: the rising edge clocks data into the FIFO when $\overline{\text { ENW }}$ is LOW and updates the Almost Full flag state |
| CKR | I | ReadClock: the rising edge clocks data out of the FIFO when $\overline{\text { ENR }}$ is LOW and updates the Almost Empty and Empty flag states |
| F1 | O | Flag 1: is used in conjunction with Flag 2 to decode which state the FIFO is in (see Table 1) |
| F2 | O | Flag 2: is used in conjunction with Flag 1 to decode which state the FIFO is in (see Table 1) |
| $\overline{\text { MR }}$ | I | Master Reset: resets the device to an empty condition |

Note:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | $\begin{aligned} & \text { 7C441-14 } \\ & 7 \mathrm{C} 443-14 \end{aligned}$ |  | $\begin{aligned} & \text { 7C441-20 } \\ & \text { 7C443-20 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 7C441-30 } \\ & 7 \mathbf{C 4 4 3 - 3 0} \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{ILL}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | -10 | +10 | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{IOS}^{[3]}$ | OutputShort CircuitCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -90 |  | -90 |  | -90 |  | mA |
| $\mathrm{I}_{\mathrm{CC}}{ }^{[4]}$ | OperatingCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 140 |  | 120 |  | 100 | mA |
|  |  |  | Mil/Ind |  | 160 |  | 140 |  | 130 | mA |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, <br> $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

2. See the last page of this specification for Group A subgroup testing information.
3. Test no more than one output at a time and do not test any output for more than one second.

## AC Test Loads and Waveform ${ }^{[6,7]}$



Switching Characteristics Over the Operating Range ${ }^{[2,8]}$

| Parameters | Description | $\begin{aligned} & \hline 7 \mathrm{C} 441-14 \\ & 7 \mathrm{C} 443-14 \end{aligned}$ |  | $\begin{aligned} & \hline 7 \mathrm{C} 441-20 \\ & 7 \mathrm{C} 443-20 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C441-30 } \\ & \text { 7C443-30 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ CKW | Write Clock Cycle | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {CKR }}$ | Read Clock Cycle | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{CKH}}$ | Clock HIGH | 6.5 |  | 9 |  | 12 |  | ns |
| $\mathrm{t}_{\text {CKL }}$ | Clock LOW | 6.5 |  | 9 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Data Access Time |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous Output Data Hold After Read HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{FH}}$ | Previous Flag Hold After Read/Write HIGH | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {t }}$ D | Data Set-Up | 7 |  | 9 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SEN }}$ | Enable Set-Up | 7 |  | 9 |  | 12 |  | ns |
| then | Enable Hold | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{FD}}$ | Flag Delay |  | 10 |  | 15 |  | 20 | ns |
| tSKEW ${ }^{[9]}$ | Opposite Clock After Clock | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SKEW } 2}{ }^{[10]}$ | Opposite Clock Before Clock | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {PMR }}$ | Master Reset Pulse Width ( $\overline{\mathrm{MR}}$ LOW) | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SCMR }}$ | Last Valid Clock LOW Set-Up to $\overline{\text { MR }}$ LOW | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {OHMR }}$ | Data Hold From $\overline{\mathrm{MR}}$ LOW | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {MRR }}$ | Master Reset Recovery ( $\overline{\text { MR }}$ HIGH Set-Up to First Enabled Write/Read) | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {MRF }}$ | $\overline{\mathrm{MR}} \mathrm{HIGH}$ to Flags Valid |  | 14 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {AMR }}$ | $\overline{\text { MR }}$ HIGH to Data Outputs LOW |  | 14 |  | 20 |  | 30 | ns |

Notes:
6. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ for all AC parameters.
7. All AC measurements are referenced to 1.5 V .
8. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , and output loading as shown in the AC Test Loads and Waveforms and capacitance as in note 6, unless otherwise specified.
9. tSKEW1 is the minimum time an opposite clock can occur after a clock and still be guaranteed not to be included in the current clock cycle (for purposes of flag update). If the opposite clock occursless than SKEW1 after the clock, the decision of whether or not to include the opposite clock in the current clock cycle is arbitrary. Note: The opposite clock
is the signal to which a flag is not synchronized; i.e., CKW is the opposite clock for Empty and Almost Empty flags, CKR is the the opposite clock for the Almost Full flag. The clock is the signal to which a flag is synchronized; i.e., CKW is the clock for the Almost Full flag, CKR is the clock for Empty and Almost Empty flags.
10. tsKEW2 is the minimum time an opposite clock can occur before a clock and still be guaranteed to be included in the current clock cycle (for purposes of flag update). If the opposite clock occurs less than $\mathrm{t}_{\text {SKEW }}$ 2 before the clock, the decision of whether or not to include the opposite clock in the current clock cycle is abritrary. See Note 9 for definition of clock and opposite clock.

## Switching Waveforms



## Read Clock Timing Diagram



CYPRESS

## Switching Waveforms (continued)

Read to Empty Timing Diagram ${ }^{[15,17,18]}$


Read to Empty Timing Diagram with Free-Running Clocks ${ }^{[15,16,17]}$


C441-9

Notes:
11. ENW or CKW must be inactive while $\overline{\mathrm{MR}}$ is LOW.
12. $\overline{\mathrm{ENR}}$ or CKR must be inactive while $\overline{\mathrm{MR}}$ is LOW.
13. All data outputs $\left(Q_{0-8}\right)$ go LOW as a result of the rising edge of $\overline{M R}$.
14. In this example, $\mathrm{Q}_{0-8}$ will remain valid until $\mathrm{t}_{\mathrm{OHMR}}$ if the first read shown did not occur or if the read occurred soon enough such that the valid data was caused by it.
15. "Count" is the number of words in the FIFO.
16. R2 is ignored because the FIFO is empty (count $=0$ ). It is important to note that R3 is also ignored because W3, the first enabled write after empty, occurs less than tSKEW2 before R3. Therefore, the FIFO still appears empty when R3 occurs. Because W3 occurs greater than $\mathrm{t}_{\text {SKEW2 }}$ before R4, R4 includes W3 in the flag update.
17. CKR is clock and CKW is opposite clock.
18. R3 updates the flags to the Empty state by bringing F1 LOW. Because W1 occurs greater than tSKEW1 after R3, R3 does not recognize W1 when updating flag status. But because W1 occurs tSKEW2 before R4, R4 includes W1 in the flag update and therefore updates the FIFO to the Almost Empty state. It is important to note that R4 is a latent cycle; i.e., it only updates the flag status, regardless of the state of ENR. It does not change the count or the FIFO's data outputs.

## Switching Waveforms (continued)

Read to Almost Empty Timing Diagram with Free-Running Clocks ${ }^{[15,17]}$


Read to Almost Empty Timing Diagram with Read Flag Update Cycle with Free-Running Clocks ${ }^{[15,17,19,20]}$


## Notes:

19. R4 only updates the flag status. It does not affect the count because ENR is HIGH.
20. When making the transition from Almost Empty to Intermediate, the count must increase by two ( 1618 ; two enabled writes: W2, W3) before a read (R4) can update flags to the Intermediate state.

Switching Waveforms (continued)
Write to Almost Full Timing Diagram ${ }^{[15,21,22,23,24]}$


Write to Almost Full Timing Diagram with Free-Running Clocks ${ }^{[15,21,22]}$


## Notes:

21. CKW is clock and CKR is opposite clock.
22. Count $=2032$ indicates Almost Full for CY7C443 and count $=496$ indicates Almost Full for CY7C441. Values for the CY7C441 count are shown in brackets.
23. The dashed lines show W3 as flag update write rather than an enabled write because ENW is deasserted.
24. W2 updates the flags to the Almost Full state by bringing F1 LOW. Because R1 occurs greater than tSKEW1 after W2, W2 does not recognize R1 when updating the flag status. W3 includes R2 in the flag update because R2 occurs greater than tSKEW2 before W3. Note that W3 does not have to be enabled to update flags.
25. When making the transition from Almost Full to Intermediate, the count must decrease by two (2032 2030; two enabled reads: R2, R3) before a write (W.4) can update flags to Intermediate state.

## Switching Waveforms (continued)

Write to Almost Full Timing Diagram with Write Flag Update Cycle and Free-Running Clock ${ }^{[15,21,22,25]}$


## Architecture

The CY7C441/443 consist of an array of 512/2048 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals (CKR, CKW, $\overline{\text { ENR }}, \overline{\text { ENW, }}$ $\overline{\mathrm{MR}}$ ), and flags ( $\mathrm{F} 1, \mathrm{~F}$ ) .

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the FIFO to enter the Empty condition signified by both flags F1 and F2 being LOW. All data outputs $\left(\mathrm{Q}_{0-8}\right)$ go LOW at the rising edge of $\overline{M R}$. In order for the FIFO to read to its default state, a falling edge must occur on $\overline{M R}$ and the user must not read or write while $\overline{M R}$ is LOW (unless $\overline{\mathrm{ENR}}$ and/or ENW are HIGH). Upon completion of the Master Reset cycle, all data outputs will go LOW $\mathrm{t}_{\mathrm{AMR}}$ after $\overline{\mathrm{MR}}$ is deasserted. $\mathrm{F}_{1}$ and $\mathrm{F}_{2}$ are guaranteed to be valid $\mathrm{t}_{\mathrm{MRF}}$ after $\overline{\mathrm{MR}}$ is taken HIGH.

## FIFO Operation

When the $\overline{E N W}$ signal is active (LOW), data on the $D_{0-8}$ pins is writteninto the FIFO on each rising edge of the CKWsignal. Similarly, when the ENR signal is active, data in the FIFO memory will be presented on the $\mathrm{Q}_{0-8}$ outputs. New data will be presented on each rising edge of CKR while ENR is active. $\overline{\text { ENR must set up }}$ tsen $^{\text {before CKR for it to be a valid read duration. } \overline{\text { ENW }} \text { must oc- }}$ cur tSEN before CKW for it to be a valid write function.
The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additionalreads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its $\mathrm{Q}_{0-8}$ outputs even after additional reads occur.

## Flag Operation

The CY7C441/3 provide two flags, F1 and F2, which are used to decode four FIFO states (see Table 1). All flags are synchronous, meaning that the change of states is relative to one of the clocks (CKR or CKW, as appropriate). The synchronous architecture guaranteessome minimum valid time for the flags. This time is typ-
ically equal to approximately one cycle time. The Empty and Almost Empty flag states are exclusively updated by each rising edge of the read clock (CKR). For example, when the FIFO contains 1 word, the next read (rising edge of CKR while $\overline{\mathrm{ENR}}=\mathrm{LOW}$ ) causes the F1 and F2 pins to output a state signifying the Empty condition. The Almost Full flag is updated exclusively by the write clock (CKW). For example, if the CY7C443 FIFO contains 2031 words (2032 words or greater indicates Almost Full in the CY7C443), the next write (rising edge of CKW while $\overline{\mathrm{ENW}}=\mathrm{LOW}$ )causes the F1 and F2 pins to output the Almost Full state.

Table 1. Flag Truth Table

| F1 | F2 | State | CY7C441 <br> Number of <br> Words in FIFO | CY7C443 <br> Number of <br> Words in FIFO |
| :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | Empty | 0 | 0 |
| 1 | 0 | Almost <br> Empty | $1-16$ | $1-16$ |
| 1 | 1 | Intermediate <br> Range | $17-495$ | $17-2031$ |
| 0 | 1 | Almost Full <br> or Full | $496-512$ | $2032-2048$ |

## Flag Operation (continued)

Since the flags denoting emptiness (Empty, Almost Empty) are only updated by CKR and the Almost Full flag is only updated by the CKW, careful attention must be given to the flag operation. The user must be aware that if a flag boundary (Empty, Almost Empty, and Almost Full) is crossed due to an operation from a clock that the flag is not synchronized to (i.e.,CKR does not effect Almost Full), a flag update is necessary to represent the FIFO's new state. This signal to which a flag is not synchronized will be referred to as the opposite clock (CKW is opposite clock for Empty and Almost Empty flags; CKR is the opposite clock for the Almost Full flag). Until the flag update cycle is executed, the synchronous flags do not show the true state of the FIFO. For example, if 2,040 writes are performed to an empty CY7C443 without a single read, F1 and F2 will still exhibit an Empty flag. This is because F2 is exclusively updated by the CKR, therefore, a single read (flag update cycle) is necessary to update flags to Almost Full state. It should be noted that this flag update read does not require ENR $=$ LOW, so a free-running read clock will initiate the flag update cycle.
When updating the flags, the CY7C441/443 decide whether or not the opposite clock was recognized when a clock updates the flag. For example, if a write occurs at least tsKEW1 after a read when updating the Empty flag, the write is guaranteed not to be included when CKR updates the flag. If a write occurs at least tsKEW2 before a read, the write is guaranteed to be included when CKR updates the flag. If a write occurs within tsKEw $^{\text {/ }}$ SKEW2 2 after or before CKR, then the decision of whether or not to include the write when the flag is updated by CKR is arbitrary.
The update cycle for non-boundary flags (Almost Empty, Almost Full) is different from that used to update the boundary flag (Empty). Both operations are described below.

## Boundary Flag (Empty)

The Empty flag is synchronized to the CKR signal. The Empty flag can only be updated by a clock pulse on the CKR pin. An empty FIFO that is written to will be described with an Empty flag state until a clock pulse is presented on the CKR pin. When making the transition from Empty to Almost Empty (or Empty to Intermediate or Empty to Almost Full), a clock cycle on the CKR is necessary to update the flags to the current state. Such a state (flags displaying empty even though data has been written to the FIFO) would require two read cycles to read data out of FIFO. The first read serves only to update the flags to the Almost Empty, Intermediate, or Almost Full state, and the second read outputs the data. This first read cycle is known as the latent or flag update cycle because it does not affect the data in the FIFO or the count (number of words in FIFO). It simply deasserts the Empty flag. The flags are updated regardless of the ENR state. Therefore the update occurs even when ENR is deasserted (HIGH) so that a valid read is not necessary to update the flags to correctly describe the FIFO. With a free-running clock connected to CKR, the flag updates with each cycle. Table 2 shows sample operations that update the Empty flag.
Although a Full flag is not supplied externally on the CY7C441/CY7C443, a Full flag exists internally. The operation of the FIFO at the Full boundary is analogous to its operation at the Empty boundary. See the text section "Boundary Flags (Full)" in the CY7C451/CY7C453 datasheet.

## Non-Boundary Flags (Almost Empty, Almost Full)

The flag status pins, $\mathrm{F}_{1}$ and $\mathrm{F}_{2}$, exhibit the Almost Empty status when both the CY7C441 and the CY7C443 contain 16 words or less. The Almost Full Flag becomes active when the FIFO contains 16 or less empty locations. The CY7C441 becomes Almost Full when it contains 496 words. The CY7C443 becomes Almost Full when it contains 2032 words. The Almost Empty flag (like the Empty flag) is synchronous to the CKR signal, whereas the Almost Full flag is synchronous to the CKW signal. Non-boundary flags employ flag update cycles similar to the boundary flag latent cycles in order to update the FIFO state. For example, if the FIFO just reaches the Almost Empty state ( 16 words) and then two words are written, a read clock (CKR) will be required to update the flags to the Intermediate state. However, unlike the boundary (Empty) flag's update cycle, the state of the enable pin (ENR in this case) affects the operation. Therefore, ENR set-up (tSEN) and hold (tHEN) times must be met. If ENR is asserted (ENR $=$ LOW) during the latent cycle, the count and data update in addition to F 1 and F 2 . If ENR is not active ( $\overline{\mathrm{ENR}}=1$ ) during the flag update cycle, only the flag is updated.
The same principles apply for updating the flags when a transition from the Almost Full to the Intermediate state occurs. If the CY7C443 just reaches the Almost Full state (2032 words) and then two words are read, a write clock (CKW) will be required to update the flag to the Intermediate state. If ENW is LOW during the flag update cycle, the count and data update in addition to the flags. If ENW is HIGH, only the flag is updated. Therefore, ENW set-up ( $\mathrm{t}_{\text {SEN }}$ ) and hold ( $\mathrm{t}_{\mathrm{HEN}}$ ) times must be met. Tables 3 and 4 show examples for a sequence of operations that affect the Almost Empty and Almost Full flags, respectively.

## Width Expansion

The CY7C441/3 can be expanded in width to provide word width greater than 9 in increments of 9 . During width expansion mode, all control inputs are common. When the FIFO is being read near the Empty boundary, it is important to note that both sets of flags should be checked to see if they have been updated to the Not Empty condition on all devices.
Checking all sets of flags is critical so that data is not read from the FIFOs "staggered" by one clock cycle. This situation could occur when the first write to an empty FIFO and a read are very close together. If the read occurs less than tsKew 2 after the first write to two width expanded devices (A and B), device A may go Almost Empty (read recognized as flag update) while device B stays Empty (read ignored). The first write occurs because a read within tSKEW2 of the first write is only guaranteed to be either recognized or ignored, but which of the two is not guaranteed. The next read cycle outputs the first half of the first word on device A while device B updates its flags to Almost Empty. Subsequent reads will continue to output "staggered" data assuming more data has been written to the FIFOs.

In the width expansion configuration, any of the devices' flags may be monitored for the composite Almost Full status.

CY7C441

Table 2. Empty Flag Operation Example ${ }^{[26]}$

| Status Before Operation |  |  |  | Operation | Next State of FIFO | Status After Operation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current State of FIFO | F1 | F2 | Number of Words in FIFO |  |  | F1 | F2 | Number of Words in FIFO | Comments |
| Empty | 0 | 0 | 0 | $\begin{aligned} & \text { Write } \\ & (\overline{\text { ENW }}=\text { LOW }) \end{aligned}$ | Empty | 0 | 0 | 1 | Write |
| Empty | 0 | 0 | 1 | $\begin{aligned} & \text { Write } \\ & (\overline{\text { ENW }}=\text { LOW }) \end{aligned}$ | Empty | 0 | 0 | 2 | Write |
| Empty | 0 | 0 | 2 | $(\overline{\mathrm{ENR}}=\mathrm{HIGH})$ | AE | 1 | 0 | 2 | Flag Update |
| AE | 1 | 0 | 2 | $\left.\begin{array}{l} \text { Read } \\ (\mathrm{ENR} \end{array}=\text { LOW }\right)$ | AE | 1 | 0 | 1 | Read |
| $\overline{\mathrm{AE}}$ | 1 | 0 | 1 | $\overline{\text { Read }}=\text { LOW })$ | Empty | 0 | 0 | 0 | Read (Transition for Almost Empty to Empty) |
| Empty | 0 | 0 | 0 | $\begin{aligned} & \text { Write } \\ & (\overline{\text { ENW }}=\text { LOW }) \end{aligned}$ | Empty | 0 | 0 | 1 | Write |
| Empty | 0 | 0 | 1 | $\begin{aligned} & \mathrm{Read} \\ & (\overline{\mathrm{ENR}}=\mathrm{X}) \end{aligned}$ | AE | 1 | 0 | 1 | Flag Update |
| AE | 1 | 0 | 1 | $\begin{aligned} & \mathrm{Read} \\ & (\mathrm{ENR}=\mathrm{LOW}) \end{aligned}$ | Empty | 0 | 0 | 0 | Read(TransitionfromAlmost Empty to Empty) |

Table 3. Almost Empty Flag Operation Example ${ }^{[26]}$

| Status Before Operation |  |  |  | Operation | Next State of FIFO | Status After Operation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Current State } \\ & \text { of FIFO } \end{aligned}$ | F1 | F2 | Number of Words in FIFO |  |  | F1 | F2 | $\begin{aligned} & \text { Number of } \\ & \text { Words in } \\ & \text { FIFO } \end{aligned}$ | Comments |
| AE | 1 | 0 | 16 | $\begin{aligned} & \text { Write } \\ & (\overline{\text { ENW }}=\text { LOW }) \end{aligned}$ | AE | 1 | 0 | 17 | Write |
| AE | 1 | 0 | 17 | $(\overline{\text { ENW }}=\text { LOW })$ | AE | 1 | 0 | 18 | Write |
| AE | 1 | 0 | 18 | $\begin{aligned} & \text { Read } \\ & (\mathrm{ENR}=\mathrm{LOW}) \end{aligned}$ | Intermediate | 1 | 1 | 17 | Flag Update and Read |
| Intermediate | 1 | 1 | 17 | $\overline{\mathrm{Read}}=\mathrm{LOW}=\mathrm{LOW})$ | AE | 1 | 0 | 16 | Read (Transition fromIntermediate to Almost Empty) |
| AE | 1 | 0 | 16 | $\begin{aligned} & \mathrm{Read} \\ & (\mathrm{ENR}=\mathrm{HIGH}) \end{aligned}$ | AE | 1 | 0 | 16 | Ignored Read |

Table 4. Almost Full Flag Operation Example ${ }^{[27,28]}$

| Status Before Operation |  |  |  |  | Operation | Next State of FIFO | Status After Operation |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current <br> State of FIFO | F1 | F2 | Number of Words in FIFO CY7C441 | Number of Words in FIFO CY7C443 |  |  | F1 | F2 | Number of Words in FIFO CY7C441 | Number of Words in FIFO CY7C443 | Comments |
| AF | 0 | 1 | 496 | 2032 | $\begin{aligned} & \mathrm{Read} \\ & (\overline{\mathrm{ENR}}=\mathrm{LOW}) \end{aligned}$ | AF | 0 | 1 | 495 | 2031 | Read |
| AF | 0 | 1 | 495 | 2031 | $\begin{aligned} & \text { Read } \\ & \text { (ENR=LOW) } \end{aligned}$ | AF | 0 | 1 | 494 | 2030 | Read |
| AF | 0 | 1 | 494 | 2030 | $\begin{aligned} & \text { Write } \\ & \text { (ENW }=\mathrm{HIGH}) \\ & \hline \end{aligned}$ | Intermediate | 1 | 1 | 494 | 2030 | Flag Update |
| Intermediate | 1 | 1 | 494 | 2030 | $\begin{aligned} & \text { Write } \\ & (\overline{\text { ENW }}=\text { LOW }) \end{aligned}$ | Intermediate | 1 | 1 | 495 | 2031 | Write |
| Intermediate | 1 | 1 | 495 | 2031 | $\begin{aligned} & \text { Write } \\ & (\overline{\mathrm{ENW}}=\text { LOW }) \end{aligned}$ | AF | 0 | 1 | 496 | 2032 | Write (Transition from Intermediate to Almost Full) |

## Note

26. Applies to both the CY7C441 and CY7C443 operations.
27. The CY7C441 Almost Full state is represented by 496 or more words.
28. The CY7C443 Almost Full state is represented by 2032 or more
words.

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 14 | CY7C441-14PC | P21 | Commercial |
|  | CY7C441-14JC | J65 |  |
|  | CY7C441-14VC | V21 |  |
|  | CY7C441-14DC | D22 |  |
|  | CY7C441-14LC | L55 |  |
|  | CY7C441-14PI | P21 | Industrial |
|  | CY7C441-14JI | J65 |  |
|  | CY7C441-14DI | D22 |  |
|  | CY7C441-14DMB | D22 | Military |
|  | CY7C441-14LMB | L55 |  |
|  | CY7C441-14KMB | K74 |  |
| 20 | CY7C441-20PC | P21 | Commercial |
|  | CY7C441-20JC | J65 |  |
|  | CY7C441-20VC | V21 |  |
|  | CY7C441-20DC | D22 |  |
|  | CY7C441-20LC | L55 |  |
|  | CY7C441-20PI | P21 | Industrial |
|  | CY7C441-20JI | J65 |  |
|  | CY7C441-20DI | D22 |  |
|  | CY7C441-20DMB | D22 | Military |
|  | CY7C441-20LMB | L55 |  |
|  | CY7C441-20KMB | K74 |  |
| 30 | CY7C441-30PC | P21 | Commercial |
|  | CY7C441-30JC | J65 |  |
|  | CY7C441-30VC | V21 |  |
|  | CY7C441-30DC | D22 |  |
|  | CY7C441-30LC | L55 |  |
|  | CY7C441-30PI | P21 | Industrial |
|  | CY7C441-30JI | J65 |  |
|  | CY7C441-30DI | D22 |  |
|  | CY7C441-30DMB | D22 | Military |
|  | CY7C441-30LMB | L55 |  |
|  | CY7C441-30KMB | K74 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 14 | CY7C443-14PC | P21 | Commercial |
|  | CY7C443-14JC | J65 |  |
|  | CY7C443-14VC | V21 |  |
|  | CY7C443-14DC | D22 |  |
|  | CY7C443-14LC | L55 |  |
|  | CY7C443-14PI | P21 | Industrial |
|  | CY7C443-14JI | J65 |  |
|  | CY7C443-14DI | D22 |  |
|  | CY7C443-14DMB | D22 | Military |
|  | CY7C443-14LMB | L55 |  |
|  | CY7C443-14KMB | K74 |  |
| 20 | CY7C443-20PC | P21 | Commercial |
|  | CY7C443-20JC | J65 |  |
|  | CY7C443-20VC | V21 |  |
|  | CY7C443-20DC | D22 |  |
|  | CY7C443-20LC | L55 |  |
|  | CY7C443-20PI | P21 | Industrial |
|  | CY7C443-20JI | J65 |  |
|  | CY7C443-20DI | D22 |  |
|  | CY7C443-20DMB | D22 | Military |
|  | CY7C443-20LMB | L55 |  |
|  | CY7C443-20KMB | K74 |  |
| 30 | CY7C443-30PC | P21 | Commercial |
|  | CY7C443-30JC | J65 |  |
|  | CY7C443-30VC | V21 |  |
|  | CY7C443-30DC | D22 |  |
|  | CY7C443-30LC | L55 |  |
|  | CY7C443-30PI | P21 | Industrial |
|  | CY7C443-30JI | J65 |  |
|  | CY7C443-30DI | D22 |  |
|  | CY7C443-30DMB | D22 | Military |
|  | CY7C443-30LMB | L55 |  |
|  | CY7C443-30KMB | K74 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{CKR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CKW}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CKH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CKL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{A}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{FH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SEN}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HEN}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HENR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{FD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SKEW} 1}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SKEW} 2}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PMR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SCMR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{OHMR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{MRR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{MRF}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{AMR}}$ | $9,10,11$ |

Document \#: 38-00124-C

SEMICONDUCTOR Cascadeable Clocked $512 \times 9$ and Cascadeable Clocked 2K x 9
FIFOs with Programmable Flags

## Features

- $512 \times 9$ (CY7C451) and $2,048 \times 9$ (CY7C453) FIFO buffer memory
- Expandable in width and depth
- High-speed 70-MHz standalone; $50-\mathrm{MHz}$ cascaded
- Supports free-running 50\% duty cycle clock inputs
- Empty, Almost Empty, Half Full, Almost Full, and Full status flags
- Programmable Almost Full/Empty flags
- Parity generation/checking
- Fully asynchronous and simultaneous read and write operation
- Output Enable ( $\overline{\mathbf{O E}})$
- Independent read and write enable pins
- Center power and ground pins for reduced noise
- Available in 300-mil 32-pin DIP, PLCC, and LCC packages
- Proprietary $0.8 \mu$ CMOS technology
- TTL compatible


## Functional Description

The CY7C451 and CY7C453 are highspeed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. Both FIFOs are 9 bits wide. The CY7C451 has a 512 -word by 9 -bit memory array, while the CY7C453 has a 2048 -word by 9 -bit memory array. Devices can be cascaded to increase FIFO depth. Programmable features include Almost Full/Empty flags and generation/ checking of parity. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.
Both FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running $50 \%$ duty cycle clock (CKW) and a write enable pin (ENW). When ENW is asserted, data is written into the FIFO on the rising edge of the CKW signal. While ENW is held active, data is continually written into the FIFO on each CKW cycle. The output port is
controlled in a similar manner by a freerunning read clock (CKR) and a read enable pin (ENR). The read (CKR) and write (CKW) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 71.4 MHz are acceptable in the standalone configuration, and up to 50 MHz is acceptable when FIFOs are cascaded for depth expansion.
Depth expansion is possible using the cascade input (XI) and cascade output (XO). The XO signal is connected to the XI of the next device, and the XO of the last device should be connected to the XI of the first device. In standalone mode, the input (XI) pin is simply tied to $V_{\text {SS }}$.
The CY7C451 and CY7C453 provide three status pins to the user. These pins are decoded to determine one of six states: Empty, Almost Empty, Less than or Equal to Half Full, Greater than Half Full, Almost Full, and Full (see Table 1). The Almost Empty/ Full flag (PAFE) and XO functions share the same pin. The Almost Empty/Full flag


## Functional Description (continued)

is valid in the standalone and width expansion configurations. In the depth expansion, this pin provides the expansion out $(\overline{\mathrm{XO}})$ information that is used to signal the next FIFO when it will be activated.
The flags are synchronous, i.e., they change state relative to either the read clock (CKR) or the write clock (CKW). When entering or exiting the Empty and Almost Empty states, the flags are updated exclusively by the CKR. The flags denoting Half Full, Almost Full, and Full states are updated exclusively by CKW. The synchronous
flag architecture guarantees that the flags maintain their status for some minimum time. This time is typically equal to approximately one cycle time.
The CY7C451 and the CY7C453 use center power and ground for reduced noise. Both configurations are fabricated using an advanced $0.8 \mu \mathrm{~N}$-well CMOS technology. Input ESD protection is greater than 2001 V , and latch-up is prevented by the use of reliable layout techniques, guard rings, and a substrate bias generator.

## Selection Guide

|  | $\mathbf{7 C 4 5 1 - 1 4}$ <br> $\mathbf{7 C 4 5 3 - 1 4}$ | $\mathbf{7 C 4 5 1 - 2 0}$ <br> $\mathbf{7 C 4 5 3 - 2 0}$ | $\mathbf{7 C 4 5 1 - 3 0}$ <br> $\mathbf{7 C 4 5 3 - 3 0}$ |
| :--- | :---: | :---: | :---: |
| Maximum Frequency(MHz) | $71.4^{[1]}$ | 50 | 33.3 |
| Maximum Cascadeable Frequency | $\mathrm{N} / \mathrm{A}^{[2]}$ | 50 | 33.3 |
| Maximum Access Time (ns) | 10 | 15 | 20 |
| Minimum Cycle Time(ns) | 14 | 20 | 30 |
| Minimum Clock HIGH Time (ns) | 6.5 | 9 | 12 |
| Minimum Clock LOW Time(ns) | 6.5 | 9 | 12 |
| Minimum Data or Enable Set-Up(ns) | 7 | 9 | 12 |
| Minimum Data or Enable Hold (ns) | 0 | 0 | 0 |
| Maximum Flag Delay (ns) | 10 | 15 | 20 |
| Maximum Current(mA) | 140 | 120 | 100 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots \ldots . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . . .$.
DC Input Voltage ......................... -3.0 V to +7.0 V
Output Current into Outputs (LOW) ................. 20 mA

## Notes:

1. 71.4-MHz operation is available only in the standalone configuration.
2. The -14 device cannot be cascaded.

Static Discharge Voltage ............................ . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

SEMICONDUCTOR

## Pin Definitions

| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{D}_{0-8}$ | I | Data Inputs: When the FIFO is not full and $\overline{\text { ENW }}$ is active, CKW (rising edge) writes data ( $\mathrm{D}_{0}-8$ ) into the FIFO's memory. If MR is asserted at the rising edge of CKW then data is written into the FIFO's programming register. $\mathrm{D}_{8}$ is ignored if the device is configured for parity generation. |
| $\mathrm{Q}_{0-7}$ | 0 | Data Outputs: When the FIFO is not empty and ENR is active, CKR (rising edge) reads data ( $\mathrm{Q}_{0}-7$ ) out of the FIFO's memory. If MR is active at the rising edge of CKR then data is read from the programming register. |
| $\overline{\mathrm{Q}_{8} / \mathrm{PG} / \overline{\mathrm{PE}}}$ | 0 | Function varies according to mode: <br> Parity disabled - same function as $\mathrm{Q}_{0}-7$ <br> Parity enabled, generation - parity generation bit (PG) <br> Parity enabled, check - Parity Error Flag ( $\overline{\mathrm{PE}}$ ) |
| ENW | I | Enable Write: enables the CKW input (for both non-program and program modes) |
| $\overline{\text { ENR }}$ | I | Enable Read: enables the CKR input (for both non-program and program modes) |
| CKW | I | Write Clock: the rising edge clocks data into the FIFO when ENW is LOW; updates Half Full, Almost Full, and Full flag states. When MR is asserted, CKW writes data into the program register. |
| CKR | I | Read Clock: the rising edge clocks data out of the FIFO when ENR is LOW; updates the Empty and Almost Empty flag states. When MR is asserted, CKR reads data out of the program register. |
| $\overline{\text { HF }}$ | 0 | Half Full Flag - synchronized to CKW. |
| $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ | 0 | Empty or Full Flag - $\overline{\text { E }}$ is synchronized to CKR; $\overline{\mathrm{F}}$ is synchronized to CKW |
| $\overline{\text { PAFE/ } \overline{\mathrm{XO}}}$ | 0 | Dual-Mode Pin: <br> Not Cascaded - Programmable AlmostFull is synchronized to CKW; Programmable AlmostEmpty issynchronized to CKR <br> Cascaded - Expansion Out signal, connected to $\overline{\mathrm{XI}}$ of next device |
| $\overline{\overline{\text { XI }}}$ | I | Not Cascaded - $\overline{\mathrm{XI}}$ is tied to $\mathrm{V}_{\text {SS }}$ Cascaded - Expansion Input, connected to $\overline{\mathrm{XO}}$ of previous device |
| $\overline{\text { FL }}$ | I | First Load Pin: <br> Cascaded - the first device in the daisy chain will have $\overline{\mathrm{FL}}$ tied to $\mathrm{V}_{\mathrm{SS}}$; all other devices will have $\overline{\mathrm{FL}}$ tied to $\mathrm{V}_{\mathrm{CC}}$ (Figure1) <br> Not Cascaded - tied to $V_{C C}$ |
| $\overline{\overline{M R}}$ | I | Master Reset: resets device to empty condition. <br> Non-Programming Mode: program register is reset to default condition of no parity and $\overline{\text { PAFE }}$ active at 16 or less locations from Full/Empty. <br> ProgrammingMode: Data present on $\mathrm{D}_{0-8}$ is written into the programmable register on the rising edge of CKW. Program register contents appear on $Q_{0-8}$ after the rising edge of CKR. |
| $\overline{\mathrm{OE}}$ | I | Output Enable for $\mathrm{Q}_{0-7}$ and $\mathrm{Q}_{8} / \mathrm{PG} / \overline{\mathrm{PE}}$ pins |

SEMICONDUCTOR
Electrical Characteristics Over the Operating Range ${ }^{[4]}$


Capacitance ${ }^{[8]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 12 | pF |

## AC Test Loads and Waveforms ${ }^{[9,10,11,12,13]}$



C451-4
Equivalent to: THÉVENIN EQUIVALENT


Notes:
4. See the last page of this specification for Group A subgroup testing information.
5. The $V_{I H}$ and $V_{I L}$ specifications apply for all inputs except $\overline{\mathrm{XI}}$ and $\overline{\mathrm{FL}}$. The XI pin is not a TTL input. It is connected to either XO of the previous device or $\mathrm{V}_{\mathrm{SS}} . \overline{\mathrm{FL}}$ must be connected to either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$.
6. Test no more than one output at a time for not more than one second.
7. Input signals switch from 0 V to 3 V with a rise/fall time of less than 3 ns, clocks and clock enables switch at maximum frequency ( $\mathrm{f}_{\mathrm{MAX}}$ ), while data inputs switch at $\mathrm{f}_{\mathrm{MAX}} / 2$. Outputs are unloaded.
8. Tested initially and after any design or process changes that may affect these parameters.
9. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ for all AC parameters except for $\mathrm{t}_{\mathrm{OHZ}}$.
10. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for $\mathrm{t}_{\mathrm{OHZ}}$.
11. All AC measurements are referenced to 1.5 V except $\mathrm{t}_{\mathrm{OE}}, \mathrm{t}_{\mathrm{OLZ}}$, and $\mathrm{t}_{\mathrm{OHZ}}$
12. toe and tolZ are measured at $\pm 100 \mathrm{mV}$ from the steady state.
13. $t_{\mathrm{OHZ}}$ is measured at +500 mV from $\mathrm{V}_{\mathrm{OL}}$ and -500 mV from $\mathrm{V}_{\mathrm{OH}}$.

Switching Characteristics Over the Operating Range ${ }^{[2,14]}$

| Parameters | Description | $\begin{aligned} & \text { 7C451-14 } \\ & \text { 7C453-14 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C451-20 } \\ & \text { 7C453-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C451-30 } \\ & 7 \mathrm{C} 453-30 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ CKW | Write Clock Cycle | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {CKR }}$ | Read Clock Cycle | 14 |  | 20 |  | 30 |  | ns |
| ${ }^{\text {t }}$ CKH | Clock HIGH | 6.5 |  | 9 |  | 12 |  | ns |
| ${ }^{\text {t }}$ CKL | ClockLOW | 6.5 |  | 9 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Data Access Time |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous Output Data Hold After Read HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{FH}}$ | Previous Flag Hold After Read/Write HIGH | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up | 7 |  | 9 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold | 0 |  | 0 |  | 0 |  | ns |
| tsen | Enable Set-Up | 7 |  | 9 |  | 12 |  | ns |
| $\mathrm{t}_{\text {HEN }}$ | Enable Hold | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\mathrm{OE}}$ LOW to Output Data Valid |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{tolz}^{[6]}$ | $\overline{\mathrm{OE}}$ LOW to Output Data in Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{[6]}$ | $\overline{\text { OE HIGH to Output Data in High Z }}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PG }}$ | Read HIGH to Parity Generation |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PE }}$ | Read HIGH to Parity Error Flag |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{FD}}$ | Flag Delay |  | 10 |  | 15 |  | 20 | ns |
| ${\text { tSKEW } 1^{[15]}}{ }^{\text {a }}$ | Opposite Clock After Clock | 14 |  | 20 |  | 30 |  | ns |
| tSKEW2 $^{\text {[16] }}$ | Opposite Clock Before Clock | 14 |  | 20 |  | 30 |  | ns |
| tPMR | Master Reset Pulse Width (MR LOW) | 14 |  | 20 |  | 30 |  | ns |
| tsCMR | Last Valid Clock LOW Set-Up to MR LOW | 0 |  | 0 |  | 0 |  | ns |
| tohmr | Data Hold From MR LOW | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {MRR }}$ | Master Reset Recovery (MR HIGH Set-Up to First Enabled Write/Read) | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {MRF }}$ | $\overline{\mathrm{MR}}$ HIGH to Flags Valid |  | 14 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {AMR }}$ | $\overline{\text { MR }}$ HIGH to Data Outputs LOW |  | 14 |  | 20 |  | 30 | ns |
| t $^{\text {SMRP }}$ | ProgramMode- $\overline{\mathrm{MR}}$ LOW Set-Up | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {HMRP }}$ | ProgramMode- $\overline{\mathrm{MR}}$ LOW Hold | 10 |  | 15 |  | 25 |  | ns |
| $\mathrm{t}_{\text {FTP }}$ | ProgramMode-Write HIGH to Read HIGH | 14 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AP }}$ | ProgramMode-Data Access Time |  | 14 |  | 20 |  | 30 | ns |
| tohP | Program Mode-Data Hold Time from $\overline{\text { MR }}$ HIGH | 0 |  | 0 |  | 0 |  | ns |

## Notes:

14. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , and output loading as shown in AC Test Loads and Waveforms and capacitance as in notes 6 and 10, unless otherwise specified.
15. tSKEW 1 is the minimum time an opposite clock can occur after a clock and still be guaranteed not to be included in the current clock cycle (for purposes of flag update). If the opposite clock occurs less than SKEW1 after the clock, the decision of whether or not to include the opposite clock in the current clock cycle is arbitrary. Note: The opposite clock is the signal to which a flag is not synchronized; i.e., CKW is the opposite clock for Empty and Almost Empty flags, CKR is the the opposite
clock for the Almost Full, Half Full, and Full flags. The clock is the signal to which a flag is synchronized; i.e., CKW is the clock for the Half Full, Almost Full, and Full flags, CKR is the clock for Empty and Almost Empty flags.
16. $\mathrm{t}_{\mathrm{SKEW} 2}$ is the minimum time an opposite clock can occur before a clock and still be guaranteed to be included in the current clock cycle (for purposes of flag update). If the opposite clock occurs less than t $_{\text {SKEW2 }}$ before the clock, the decision of whether or not to include the opposite clock in the current clock cycle is arbitrary. See Note 15 for definition of clock and opposite clock.

## Switching Waveforms



Read Clock Timing Diagram


Master Reset (Default with Free-Running Clocks) Timing Diagram ${ }^{[17,18, ~ 19, ~ 20] ~}$


## Switching Waveforms (continued)

## Master Reset (Programming Mode) Timing Diagram ${ }^{[19,20]}$



Master Reset (Programming Mode with Free-Running Clocks) Timing Diagram ${ }^{[19,20]}$


## Notes:

17. To only perform reset (no programming), the following criteria must be met: ENW or CKW must be inactive while $\overline{M R}$ is LOW.
18. To only perform reset (no programming), the following criteria must be met: ENR or CKR must be inactive while $\overline{\mathrm{MR}}$ is LOW.
19. All data outputs $\left(\mathrm{Q}_{0-8}\right)$ go LOW as a result of the rising edge of $\overline{\mathrm{MR}}$ after $t_{\text {AMR. }}$.
20. In this example, $\mathrm{Q}_{0}-8$ will remain valid until toHMR if either the first read shown did not occur or if the readoccurred soon nough such that the valid data was caused by it.

Read to Empty Timing Diagram ${ }^{[21,24,25]}$


Read to Empty Timing Diagram with Free-Running Clocks[21, 22, 23, 24]


## Notes:

21. "Count" is the number of words in the FIFO.
22. The FIFO is assumed to be programmed with $\mathrm{P}>0$ (i.e., $\overline{\mathrm{PAFE}}$ does not transition at Empty or Full).
23. $\mathbf{R} 2$ is ignored because the FIFO is empty (count $=0$ ). It is important to note that R3 is also ignored because W3, the first enabled write after empty, occurs less than tSKEW2 before R3. Therefore, the FIFO still appears empty when R3 occurs. Because W3 occurs greater than tskew2 $^{2}$ before R4, R4 includes W3 in the flag update.
24. CKR is clock; CKW is opposite clock.
25. R3 updates the flag to the Empty state by asserting $\overline{\mathrm{E}} / \overline{\mathrm{F}}$. Because W1 occurs greater than tSKEW1 after R3, R3 does not recognize W1 when updating flag status. But because W1 occurs tsKEW2 before R4, R4 includes W1 in the flag update and, therefore, updates FIFO to Almost Empty state. It is important to note that R4 is a latent cycle; i.e., it only updates the flag status regardless of the state of ENR. It does not change the count or the FIFO's data outputs.

## Switching Waveforms (continued)

Read to Almost Empty Timing Diagram with Free-Running Clocks ${ }^{[21, ~ 24, ~ 26] ~}$


Read to Almost Empty Timing Diagram with Read Flag Update Cycle with Free-Running Clocks ${ }^{[21, ~ 24, ~ 26, ~ 27, ~ 28] ~}$


## Notes:

26. The FIFO in this example is assumed to be programmed to its default flag values. Almost Empty is 16 words from Empty; Almost Full is 16 locations from Full.
27. R4 only updates the flag status. It does not affect the count because ENR is HIGH.
28. When making the transition from Almost Empty to Intermediate, the count must increase by two (16 18; two enabled writes: W2, W3) before a read (R4) can update flags to the Less Than Half Full state.

Switching Waveforms (continued)
Write to Half Full Timing Diagram with Free-Running Clocks ${ }^{[21, ~ 29, ~ 30, ~ 31] ~}$


Write to Half Full Timing Diagram with Write Flag Update Cycle with Free-Running Clocks ${ }^{[21,29,30,31,32,33]}$


Notes:
29. CKW is clock and CKR is opposite clock.
30. Count $=1,025$ indicates Half Full for the CY7C453 and count $=257$ indicates Half Full for the CY7C451. Values for CY7C451 count are shown in brackets.
31. When the FIFO contains 1,024 [256] words, the rising edge of the next enabled write causes the $\overline{\mathrm{HF}}$ to be true (LOW).
32. The $\overline{\mathrm{HF}}$ write flag update cycle does not affect the count because $\overline{\mathrm{ENW}}$ is HIGH. It only updates HF to HIGH.
33. When making the transition from Half Full to Less Than Half Full, the count must decrease by two ( 1,025 1023; two enabled reads: R2 and R3) before a write (W4) can update flags to less than Half Full.

## Switching Waveforms (continued)

Write to Almost Full Timing Diagram [21, 26, 29, 34, 35]


Write to Almost Full Timing Diagram with Free-Running Clocks ${ }^{[21,26,29]}$


## Notes:

34. W2 updates the flag to the Almost Full state by asserting $\overline{\text { PAFE. Be- }}$ cause R1 occurs greater than tSKEW1 after W2, W2 does not recognize R1 when updating flag status. W3 includes R2 in the flag update because R2 occurs greater than tSKEW2 before W3. Note that W3 does not have to be enabled to update flags.
35. The dashed lines show W3 as a flag update write rather than an enabled write because ENW is deasserted.

Switching Waveforms (continued)
Write to Almost Full Timing Diagram with Write Flag Update Cycle and Free-Running Clocks ${ }^{\text {[21, 26, 29] }}$


Write to Full Flag Timing Diagram with Free-Running Clocks ${ }^{[21, ~ 29, ~ 36] ~}$


C451-20

## Notes:

36. W2 is ignored because the FIFO is full (count $=2,048$ [512]). It is important to note that W3 is also ignored because R3, the first enabled read after full, occurs less than tSKEW2 before W3. Therefore, the

FIFO still appears full when W3 occurs. Because R3 occurs greater than $\mathrm{t}_{\text {SKEW }}$ before W 4 , W4 includes R3 in the flag update.

SEMICONDUCTOR
Switching Waveforms (continued)
Even Parity Generation Timing Diagram ${ }^{[37,38]}$


Even Parity Generation Timing Diagram ${ }^{[37, ~ 39]}$


Notes:
37. In this example, the FIFO is assumed to be programmed to generate even parity.
38. If $\mathrm{Q}_{0}-7$ "new word" also has an even number of 1 s , then PG stays LOW.

CYPRESS
SEMICONDUCTOR
Switching Waveforms (continued)
Even Parity Checking ${ }^{[40]}$


## Output Enable Timing ${ }^{[41, ~ 42]}$



## Notes:

40. In this example, the FIFO is assumed to be programmed to check for even parity.
41. This example assumes that the time from the CKR rising edge to valid word $M+1 \geq t_{A}$.
42. If $\overline{E N R}$ was HIGH around the rising edge of CKR (i.e., read disabled), the valid data at the far right would once again be word $M$ instead of word $\mathrm{M}+1$.

## Architecture

The CY7C451 and CY7C453 consist of an array of 512/2048 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals (CKR, CKW, ENR, ENW, MR, OE, FL, XI, XO), and flags (HF, E/F, PAFE).

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the FIFO to enter the Empty condition signified by E/F and PAFE being LOW and HF being HIGH. All data outputs $\left(Q_{0}-8\right)$ go low at the rising edge of MR. In order for the FIFO to reset to its default state, a falling edge must occur on MR and the user must not read or write while MR is LOW (unless ENR and/or ENW are HIGH or unless the device is being programmed). Upon completion of the Master Reset cycle, all data outputs will go LOW $\mathrm{t}_{\mathrm{AMR}}$ after $\overline{M R}$ is deasserted. All flags are guaranteed to be valid $\mathrm{t}_{\mathrm{MRF}}$ after $\overline{\mathrm{MR}}$ is taken HIGH.

## FIFO OPERATION

When the ENW signal is active (LOW), data present on the $D_{0-8}$ pins is written into the FIFO on each rising edge of the CKW signal. Similarly, when the ENR signal is active, data in the FIFO memory will be presented on the $\mathrm{Q}_{0-8}$ outputs. New data will be presented on each rising edge of CKR while ENR is active. ENR must set up tsEN before CKR for it to be a valid read function. ENW must occur tSEN before CKW for it to be a valid write function.
An output enable $(\overline{O E})$ pin is provided to three-state the $Q_{0-8}$ outputs when $\overline{O E}$ is not asserted. When $\overline{\mathrm{OE}}$ is enabled, data in the output register will be available to $Q_{0-8}$ outputs after toE. If devices are cascaded, the $\overline{O E}$ function will only output data on the FIFO that is read enabled.
The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its $Q_{0-8}$ outputs even after additional reads occur.

## Programming

The CY7C451 and CY7C453 are programmed during a master reset cycle. If MR and ENW are LOW, a rising edge on CKW will write $D_{0-8}$ inputs into the programming register. MR must be set up a minimum of tsMRP before the program write rising edge and held $\mathrm{t}_{\mathrm{HMRP}}$ after the program write falling edge. The user has the ability to also perform a program read during the master reset cycle. This will occur at the rising edge of CKR when MR and ENR are asserted. The program read must be performed a minimum of t trTP after a program write, and the program word will be available $t_{A P}$ after the read occurs. If a program write does not occur, a program read may occur a minimum of tSMRP after $\overline{\mathrm{MR}}$ is asserted. This will read the default program value.
When free-running clocks are tied to CKW and CKR, programming can still occur during a master reset cycle with the adherence to a few additional timing parameters. The enable pins must be set-up tsEN before the rising edge of CKW or CKR. Hold times of tHEN must also be met for ENW and ENR.
Data present on $\mathrm{D}_{0-5}$ during a program write will determine the distance from Empty (Full) that the Almost Empty (Almost Full) flags will become active. See Table 1 for a description of the six possible FIFO states. P in Table 1 refers to the decimal equivalent of the binary number represented by $\mathrm{D}_{0-5}$. Programming op-
tions for the CY7C451 and CY7C453 are listed in Table 5. Programming resolution is 16 words for either device.
The programmable $\overline{\text { PAFE }}$ function is only valid when the CY7C451/453 are not cascaded. If the user elects not to program the FIFO's flags, the default $(\mathbf{P}=1)$ is as follows: Almost Empty condition (Almost Full condition) is activated when the CY7C451/453 contain 16 or less words (empty locations).
Parity is programmed with the $D_{6-8}$ bits. See Table 7 for a summary of the various parity programming options. Data present on $\mathrm{D}_{6-8}$ during a program write will determine whether the FIFO will generate or check even/odd parity for the data present on $\mathrm{D}_{0-8}$ thereafter. If the user elects not to program the FIFO, the parity function is disabled. Flag operation and parity are described in greater detail in subsequent sections.

## Flag Operation

The CY7C451/453 provide three status pins when not cascaded. The three pins, E/F, PAFE, and HF, allow decoding of six FIFO states (Table 1). PAFE is not available when FIFOs are cascaded for depth expansion. All flags are synchronous, meaning that the change of states is relative to one of the clocks (CKR or CKW, as appropriate). The synchronous architecture guarantees some minimum valid time for the flags. This time is typically equal to approximately one cycle time. The Empty and Almost Empty flag states are exclusively updated by each rising edge of the read clock (CKR). For example, when the FIFO contains 1 word, the next read (rising edge of CKR while ENR=LOW) causes the flag pins to output a state that represents Empty. The Half Full, Almost Full, and Full flag states are updated exclusively by the write clock (CKW). For example, if the CY7C453 FIFO contains 2047 words ( 2048 words indicate Full for the CY7C453), the next write (rising edge of CKW while ENW $=$ LOW) causes the flag pins to output a state that is decoded as Full.

Table 1. Flag Truth Table ${ }^{[43]}$

| $\overline{\mathbf{E} / \mathbf{F}}$ | $\overline{\text { PAFE }}$ | $\overline{\mathbf{H F}}$ | State | CY7C451 $512 \times 9$ <br> Number of Words in FIFO | $\begin{gathered} \text { CY7C453 } \\ 2 \mathrm{~K} \times 9 \\ \text { Number of } \\ \text { Words in } \\ \text { FIFO } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | Empty | 0 | 0 |
| 1 | 0 | 1 | Almost Empty | 1 - $(16 \cdot \mathrm{P})$ | 1 - (16•P) |
| 1 | 1 | 1 | Less than or Equal to Half Full | $\left\lvert\, \begin{aligned} & (16 \cdot P)+1 \\ & 256 \end{aligned}\right.$ | $\left.\right\|_{1024} ^{(16 \cdot P)+1}$ |
| 1 | 1 | 0 | Greater than Half Full | $\begin{aligned} & 257 \leqslant 511- \\ & (16 \cdot P) \end{aligned}$ | $\left\lvert\, \begin{aligned} & 1025 \\ & 2047-16 \cdot P \end{aligned}\right.$ |
| 1 | 0 | 0 | $\begin{gathered} \hline \text { Almost } \\ \text { Full } \end{gathered}$ | $\begin{aligned} & 512-(16 \cdot \\ & P) \downarrow 511 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2048-(16 \cdot \\ & \mathrm{P}) \stackrel{2047}{ } . \\ & \hline \end{aligned}$ |
| 0 | 0 | 0 | Full | 512 | 2048 |

Note:
43. $P$ is the decimal value of the binary number represented by $D_{0-5}$. When programming the CY7C451/53, P can have values from 0 to 15 for the CY7C451 and values from 0 to 63 for the CY7C453. See Table 5 for $D_{0}-5$ representation. $P=0$ signifies Almost Empty state $=$ Empty state.

## Flag Operation (continued)

Since the flags denoting emptiness (Empty, Almost Empty) are only updated by CKR and the flags signifying fullness (Half Full, Almost Full, Full) are exclusively updated by CKW, careful attention must be given to the flag operation. The user must be aware that if a boundary (Empty, Almost Empty, Half Full, Almost Full, or Full) is crossed due to an operation from a clock that the flag is not synchronized to (i.e., CKW does not affect Empty or Almost Empty), a flag update cycle is necessary to represent the FIFO's new state. The signal to which a flag is not synchronized will be referred to as the opposite clock (CKW is opposite clock for Empty and Almost Empty flags; CKR is the opposite clock for Half Full, Almost Full, and Full flags). Until a proper flag update cycle is executed, the synchronous flags will not show the new state of the FIFO.
Whenupdating flags, the CY7C451/453 must make a decision as to whether or not the opposite clock was recognized when a clock updates the flag. For example (when updating the Empty flag), if a write occurs at least tSKEW1 after a read, the write is guaranteed not to be included when CKR updates the flag. If a write occurs at least tSKEW2 before a read, the write is guaranteed to be included whenCKR updatesflag. If a write occurswithin SSKEW $^{2} /$ tsKEW $2 ~^{2}$ after or before CKR, then the decision of whether or not to include the write when the flag is updated by CKR is arbitrary.
The update cycle for non-boundary flags (Almost Empty, Half Full, Almost Full) is different from that used to update the boundary flags (Empty, Full). Both operations are described below.

## Boundary and Non-Boundary Flags

## Boundary Flags (Empty)

The Empty flag is synchronized to the CKR signal (i.e., the Empty flag can only be updated by a clock pulse on the CKR pin). An empty FIFO that is written to will be described with an Empty flag state until a rising edge is presented to the CKR pin. When making the transition from Empty to Almost Empty (or Empty to Less than or Equal to Half Full), a clock cycle on the CKR is necessary to update the flags to the current state. In such a state (flags show-
ing Empty even though data has been written to the FIFO), two read cycles are required to read data out of FIFO. The first read servesonly to update the flags to the Almost Empty or Less than or Equal to Half Full state, while the second read outputs the data. This first read cycle is known as the latent or flag update cycle because it does not affect the data in the FIFO or the count (number of words in FIFO). It simply de-asserts the Empty flag. The flag is updatedregardless of the ENR state. Therefore, the update occurs even when ENR is unasserted (HIGH), so that a valid read is not necessaryto update the flags to correctly describe the FIFO. In this example, the write must occur at least tSKEW2 before the flag update cycle in order for the FIFO to guarantee that the write will be included in the count when CKR updates the flags. When a freerunning clock is connected to CKR, the flag is updated each cycle. Table 2 shows an example of a sequence of operations that update the Empty flag.

## Boundary Flags (Full)

The Full flag is synchronized to the CKW signal (i.e., the Full flag can only be updated by a clock pulse on the CKW pin). A full FIFO that is read will be described with a Full flag until a rising edge is presented to the CKW pin. When making the transition from Full to Almost Full (or Full to Greater Than Half Full), a clock cycle on the CKW is necessary to update the flags to the current state. In such a state (flags showing Full even through data has been read from the FIFO), two write cycles are required to write data into the FIFO. The first write serves only to update the flags to the Almost Full or Greater Than Half Full state, while the second write inputs the data. This first write cycle is known as the latent or flag update cycle because it does not affect the data in the FIFO or the count (number of words in the FIFO). It simply de-asserts the Full flag. The flag is updated regardless of the ENW state. Therefore, the update occurs even when ENW is deasserted (HIGH), so that a valid write is not necessary to update the flags to correctly describe the FIFO. In this example, the read must occur at least tSKEW2 before the flag update cycle in order for the FIFO to guarantee that the read will be included in the count when CKW updates the flags. When a free-running clock is connected to CKW, the flag updates each cycle. Full flag operation is similar to the Empty flag operation described in Table 2.

Table 2. Empty Flag (Boundary Flag) Operation Example

| Status Before Operation |  |  |  |  | Operation | Status After Operation |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current <br> State of FIFO | $\overline{\mathbf{E}} / \overline{\mathbf{F}}$ | $\overline{\text { AFE }}$ | $\overline{\mathbf{H F}}$ | Number of Words in FIFO |  | $\begin{aligned} & \text { Next State } \\ & \text { of FIFO } \end{aligned}$ | $\overline{\mathbf{E}} / \overline{\mathbf{F}}$ | $\overline{\text { AFE }}$ | $\overline{\mathbf{H F}}$ | Number of words in FIFO |  |
| Empty | 0 | 0 | 1 | 0 | $\begin{array}{\|l} \hline \text { Write } \\ (\overline{E N W}=0) \\ \hline \end{array}$ | Empty | 0 | 0 | 1 | 1 | Write |
| Empty | 0 | 0 | 1 | 1 | $\begin{array}{\|l} \hline \text { Write } \\ (\overline{\text { ENW }}=0) \\ \hline \end{array}$ | Empty | 0 | 0 | 1 | 2 | Write |
| Empty | 0 | 0 | 1 | 2 | $\begin{aligned} & \text { Read } \\ & (\mathrm{ENR}=\mathrm{X}) \\ & \hline \end{aligned}$ | AE | 1 | 0 | 1 | 2 | Flag Update |
| AE | 1 | 0 | 1 | 2 | $\begin{aligned} & \mathrm{Read} \\ & (\mathrm{ENR}=0) \end{aligned}$ | AE | 1 | 0 | 1 | 1 | Read |
| AE | 1 | 0 | 1 | 1 | $\begin{aligned} & \mathrm{Read} \\ & (\overline{\mathrm{ENR}}=0) \end{aligned}$ | Empty | 0 | 0 | 1 | 0 | Read(transitionfromAlmost Empty to Empty) |
| Empty | 0 | 0 | 1 | 0 | $\begin{aligned} & \text { Write } \\ & (\overline{\text { ENR }}=0) \end{aligned}$ | Empty | 0 | 0 | 1 | 1 | Write |
| Empty | 1 | 0 | 1 | 1 | $\begin{aligned} & \hline \text { Read } \\ & \text { (ENR }=\mathrm{X}) \\ & \hline \end{aligned}$ | AE | 1 | 0 | 1 | 1 | Flag Update |
| $\overline{\mathrm{AE}}$ | 1 | 0 | 1 | 1 | $\begin{aligned} & \mathrm{Read} \\ & (\overline{\mathrm{ENR}}=0) \end{aligned}$ | Empty | 0 | 0 | 1 | 0 | Read(transition fromAlmost Empty to Empty) |

## Non-Boundary Flags (Almost Empty, Half Full, Almost Full)

The CY7C451/453 feature programmable Almost Empty and A1most Full flags. Each flag can be programmed a specific distance from the corresponding boundary flags (Empty or Full). The flags can be programmed to be activated at the Empty or Full boundary, or at a distance of up to 1008 words/locations for the CY7C453 (240 words/locations for the CY7C451) from the Empty/Full boundary. The programming resolution is 16 words/locations. When the FIFO contains the number of words or fewer for which the flags have been programmed, the PAFE flag will be asserted signifying that the FIFO is Almost Empty. When the FIFO is within that same number of empty locations from being Full, the PAFE will also be asserted signifying that the FIFO is Almost Full. The HF flag is decoded to distinguish the states.
The default distance (CY7C451/453 not programmed) from where PAFE becomes active to the boundary (Empty, Full) is 16 words/locations. The Almost Full and Almost Empty flags can be programmed so that they are only active at Full and Empty boundaries. However, the operation will remain consistent with the non-boundary flag operation that is discussed below.
Almost Empty is only updated by CKR while Half Full and AImost Full are updated by CKW. Non-boundary flags employ flag update cycles similar to the boundary flag latent cycles in order to update the FIFO status. For example, if the FIFO just reaches the Greater than Half Full state, and then two words are read from the FIFO, a write clock (CKW) will be required to update the flags to the Less than Half Full state. However, unlike the boundary flag latent cycle, the state of the enable pin (ENW in this case) affects the operation. Therefore, set-up and hold times for the enable pins must be met ( $\mathrm{t}_{\text {SEN }}$ and $\mathrm{t}_{\text {HEN }}$ ). If the enable pin is active during the flag update cycle, the count and data are updated in addition to PAFE and HF. If the enable pin is not asserted during the flag update cycle, only the flags are updated. Tables 3 and 4 show an example of a sequence of operations that update the Almost Empty and Almost Full flags.

## Programmable Parity

The CY7C451/453 also features even or odd parity checking and generation. $D_{6-8}$ are used during a program write to describe the parity option desired. Table 6 gives a summary of programmable parity options. If user elects not to program the device, then parity is disabled. Parity information is provided on one multi-mode output pin (Q8/PG/PE). The three possible modes are described in the following paragraphs. Regardless of the mode selected, the $\overline{\mathrm{OE}}$ pin retains three-state control of all 9 $Q_{0-8}$ bits.

## Parity Disabled (Q8 mode)

When parity is disabled (or user does not program parity option) the CY7C451/453 stores all 9 bits present on $D_{0-8}$ inputs internally and will output all 9 bits on $\mathrm{Q}_{0-8}$.

## Parity Generate (PG mode)

This mode is used to generate either even or odd parity (as programmed) from $D_{0}-7 . D_{8}$ input is ignored. The parity bit is stored internally as $\mathrm{D}_{8}$ and during a subsequent read will be available on the PG pin along with the data word from which the parity was generated $\left(Q_{0-7}\right)$. For example, if parity generate is set to ODD and the $\mathrm{D}_{0}-7$ inputs have an EVEN number of 1 s , PG will be HIGH.

## Parity Check ( $\overline{\mathbf{P E}}$ mode)

If the CY7C451/453 is programmed for parity checking, the FIFO will compare the parity of $D_{0-8}$ with the program register.

If the expected parity is present, $\mathrm{D}_{8}$ will be set HIGH internally. When this word is later read, PE will be HIGH. If a parity error occurs, $\mathrm{D}_{8}$ will be set LOW internally. When this word is later read, $\overline{\text { PE }}$ will be LOW. For example, if parity check is set to odd and $D_{0-8}$ have an even number of 1 s , a parity error occurs. When that word is later read, $\overline{\text { PE will be asserted (LOW). }}$

## Width Expansion Modes

During width expansion all flags (programmable and nonprogrammable) are available. The CY7C451/453 can be expanded in width to provide word width greater than 9 in increments of 9. During width expansion mode all control line inputs are common. When the FIFO is being read near the Empty (Full) boundary, it is important to note that both sets of flags should be checked to see if they have been updated to the Not Empty (Not Full) condition to insure that the next read (write) will perform the same operation on all devices.
Checking all sets of flags is critical so that data is not read from the FIFOs "staggered" by one clock cycle. This situation could occur when the first write to an empty FIFO and a read are very close together. If the read occurs less than tSKEW 2 after the first write to two width-expanded devices, $A$ and $B$, device A may go Almost Empty (read recognized as flag update) while device B stays Empty (read ignored). This occurs because a read can be either recognized or ignored if it occurs within tSKEW2 of a write. The next read cycle outputs the first half of the first word on device A while device B updates its flags to Almost Empty. Subsequent reads will continue to output "staggered" data assuming more data has been written to FIFOs.

## Depth Expansion Mode

The CY7C451/453 can operate up to 50 MHz when cascaded. Depth expansion is accomplished by connecting expansion out (XO) of the first device to expansion in (XI) of the next device, with XO of the last device connected to XI of the first device. The first device has its first load pin (FL) tied to $\mathrm{V}_{\text {SS }}$ while all other devices must have this pin tied to $\mathrm{V}_{\mathrm{CC}}$. The first device will be the first to be write and read enabled after a master reset.
Proper operation also requires that all cascaded devices have common CKW, CKR, ENW, ENR, $\mathrm{D}_{0-8}, \mathrm{Q}_{0-8}$, and MR pins. When cascaded, one device at a time will be read enabled so as to avoid bus contention. By asserting XO when appropriate, the currently enabled FIFO alerts the next FIFO that it should be enabled. The next rising edge on CKR puts $Q_{0-8}$ outputs of the first device into a high-impedance state. This occurs regardless of the state of ENR or the next FIFO's Empty flag. Therefore, if the next FIFO is empty or undergoing a latent cycle, the $Q_{0-8}$ bus will be in a high-impedance state until the next device receives its first read, which brings its data to the $Q_{0-8}$ bus.

## Program Write/Read of Cascaded Devices

Programming of cascaded FIFOs is the same as for a single device. Because the controls of the FIFOs are in parallel when cascaded, they all get programmed the same. During program mode, only parity is programmed since Almost Full and Almost Empty flags are not available when CY7C451/453 are cascaded. Only the "first device" (FIFO with FL=LOW) will output its program register contents on $Q_{0-8}$ during a program read. $Q_{0-8}$ of all other devices will remain in a high-impedance state to avoid bus contention.


Figure 1. Depth Expansion with CY7C451/3

Table 3. Almost Empty Flag (Non-Boundary Flag) Operation Example ${ }^{[44]}$

| Status Before Operation |  |  |  |  | Operation | Status After Operation |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Current State } \\ & \text { of FIFO } \end{aligned}$ | $\overline{\mathbf{E} / \mathbf{F}}$ | $\overline{\text { AFE }}$ | $\overline{\mathbf{H F}}$ | Number of Words in FIFO |  | Next State of FIFO | $\overline{\mathbf{E}} / \overline{\mathbf{F}}$ | $\overline{\text { PAFE }}$ | $\overline{\mathbf{H F}}$ | Number of words in FIFO |  |
| AE | 1 | 0 | 1 | 32 | $\begin{array}{\|l} \hline \text { Write } \\ (\overline{E N W}=0) \\ \hline \end{array}$ | AE | 1 | 0 | 1 | 33 | Write |
| AE | 1 | 0 | 1 | 33 | $\begin{aligned} & \text { Write } \\ & (\overline{E N W}=0) \\ & \hline \end{aligned}$ | AE | 1 | 0 | 1 | 34 | Write |
| AE | 1 | 0 | 1 | 34 | $\begin{aligned} & \mathrm{Read} \\ & (\overline{\mathrm{ENR}}=0) \end{aligned}$ | < HF | 1 | 1 | 1 | 33 | Flag Update and Read |
| < HF | 1 | 1 | 1 | 33 | $\begin{aligned} & \text { Read } \\ & (\overline{\mathrm{ENR}}=1) \end{aligned}$ | < HF | 1 | 1 | 1 | 33 | Ignored Read (ENR = 1) |
| < HF | 1 | 1 | 1 | 33 | $\begin{aligned} & \mathrm{Read} \\ & \overline{\mathrm{ENR}}=0) \\ & \hline \end{aligned}$ | AE | 1 | 0 | 1 | 32 | Read (Transition from $<\mathrm{HF}$ to AE ) |

SEMICONDUCTOR
Table 4. Almost Full Flag Operation Example ${ }^{[45]}$

| Status Before Operation |  |  |  |  |  | Operation | Status After Operation |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current <br> State of FIFO | $\overline{\mathbf{E} / \mathbf{F}}$ | $\overline{\text { AFE }}$ | $\overline{\mathrm{HF}}$ | $\begin{aligned} & \text { Number } \\ & \text { of Words } \\ & \text { in FIFO } \\ & \text { CY7C451 } \end{aligned}$ | Number of Words in FIFO CY7C453 |  | $\begin{gathered} \text { Next } \\ \begin{array}{c} \text { State } \\ \text { of FIFO } \end{array} \end{gathered}$ | $\overline{\mathbf{E}} / \overline{\mathbf{F}}$ | $\overline{\text { PAFE }}$ | $\overline{\mathbf{H F}}$ | Number of Words in FIFO CY7C451 | Number of Words in FIFO CY7C453 |  |
| AF | 1 | 0 | 0 | 496 | 2032 | $\begin{aligned} & \mathrm{Read} \\ & (\overline{\mathrm{ENR}}=0) \end{aligned}$ | AF | 1 | 0 | 0 | 495 | 2031 | Read |
| AF | 1 | 0 | 0 | 495 | 2031 | $\begin{aligned} & \mathrm{Read} \\ & (\mathrm{ENR}=0) \end{aligned}$ | AF | 1 | 0 | 0 | 494 | 2030 | Read |
| AF | 1 | 0 | 0 | 494 | 2030 | $\begin{aligned} & \begin{array}{l} \text { Write } \\ (\text { ENW }=1) \end{array} \\ & \hline \end{aligned}$ | > HF | 1 | 1 | 0 | 494 | 2030 | Flag Update |
| > HF | 1 | 1 | 0 | 494 | 2030 | $\begin{aligned} & \text { Write } \\ & (\overline{\text { ENW }}=0) \end{aligned}$ | > HF | 1 | 1 | 0 | 495 | 2031 | Write |
| > HF | 1 | 1 | 0 | 495 | 2031 | $\begin{aligned} & \text { Write } \\ & (\mathrm{ENW}=0) \end{aligned}$ | AF | 1 | 0 | 0 | 496 | 2032 | Write (Transition from $>\mathrm{HF}$ to AF ) |

Table 5. Programmable Almost Full/Almost Empty Options - CY7C451/CY7C453[46]

| D5 | D4 | D3 | D2 | D1 | D0 | PAFE Active when CY7C451/453 is: | $\mathbf{P}^{[471}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Completely Full and Empty. | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 16 or less locations from Empty/Full(default) | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 32 or less locations from Empty/Full | 2 |
| 0 | 0 | 0 | 0 | 1 | 1 | 48 or less locations from Empty/Full | 3 |


| 0 | 0 | 1 | 1 | 1 | 0 | 224 or less locations from Empty/Full | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 1 | 240 or less locations from Empty/Full | 15 |


| 1 | 1 | 1 | 1 | 1 | 0 | 992 or less locations from Empty/Full | 62 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 1 | 1 | 1008 or less locations from Empty/Full | 63 |

Table 6. Programmable Parity Options

| D8 | D7 | D6 | Condition |
| :---: | :---: | :---: | :--- |
| 0 | X | X | Paritydisabled. |
| 1 | 0 | 0 | Generate even parity on PG output pin. |
| 1 | 0 | 1 | Generate odd parity on PG output pin. |
| $\mathbf{1}$ | 1 | 0 | Check for even parity. Indicate error on $\overline{\text { PE }}$ output pin. |
| 1 | 1 | 1 | Check for odd parity. Indicate error on $\overline{\text { PE }}$ output pin. |

Notes:
44. Applies to both CY7C451 and CY7C453 operations when devices are programmed so that Almost Empty becomes active when the FIFO contains 32 or fewer words.
45. Programmed so that Almost Full becomes active when the FIFO contains 16 or less empty locations.
46. D4 and D5 are don't care for CY7C451.
47. Referenced in Table 1.

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 14 | CY7C451-14DC | D32 | Commercial |
|  | CY7C451-14JC | J65 |  |
|  | CY7C451-14LC | L55 |  |
|  | CY7C451-14DI | D32 | Industrial |
|  | CY7C451-14JI | J65 |  |
|  | CY7C451-14DMB | D32 | Military |
|  | CY7C451-14LMB | L55 |  |
| 20 | CY7C451-20DC | D32 | Commercial |
|  | CY7C451-20JC | J65 |  |
|  | CY7C451-20LC | L55 |  |
|  | CY7C451-20DI | D32 | Industrial |
|  | CY7C451-20JI | J65 |  |
|  | CY7C451-20DMB | D32 | Military |
|  | CY7C451-20LMB | L55 |  |
| 30 | CY7C451-30DC | D32 | Commercial |
|  | CY7C451-30JC | J65 |  |
|  | CY7C451-30LC | L55 |  |
|  | CY7C451-30DI | J65 | Industrial |
|  | CY7C451-30JI | D32 |  |
|  | CY7C451-30DMB | D32 | Military |
|  | CY7C451-30LMB | L55 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 14 | CY7C453-14DC | D32 | Commercial |
|  | CY7C453-14JC | J65 |  |
|  | CY7C453-14LC | L55 |  |
|  | CY7C453-14DI | D32 | Industrial |
|  | CY7C453-14JI | J65 |  |
|  | CY7C453-14DMB | D32 | Military |
|  | CY7C453-14LMB | L55 |  |
| 20 | CY7C453-20DC | D32 | Commercial |
|  | CY7C453-20JC | J65 |  |
|  | CY7C453-20LC | L55 |  |
|  | CY7C453-20DI | D32 | Industrial |
|  | CY7C453-20JI | J65 |  |
|  | CY7C453-20DMB | D32 | Military |
|  | CY7C453-20LMB | L55 |  |
| 30 | CY7C453-30DC | D32 | Commercial |
|  | CY7C453-30JC | J65 |  |
|  | CY7C453-30LC | L55 |  |
|  | CY7C453-30DI | D32 | Industrial |
|  | CY7C453-30JI | J65 |  |
|  | CY7C453-30DMB | D32 | Military |
|  | CY7C453-30LMB | L55 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\text {CKW }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {CKR }}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {CKH }}$ | 9,10, 11 |
| ${ }^{\text {t }}$ CKL | 9,10, 11 |
| $\mathrm{t}_{\mathrm{A}}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{OH}}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{FH}}$ | 9,10, 11 |
| $\mathrm{t}_{\text {SD }}$ | 9, 10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 9,10,11 |
| $\mathrm{t}_{\text {SEN }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {HEN }}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{OE}}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{PG}}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {PE }}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{FD}}$ | 9,10, 11 |
| $\mathrm{t}_{\text {SKEW1 }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {SKEW2 }}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {PMR }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {SCMR }}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {OHMR }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {MRR }}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {MRF }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {AMR }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {SMRP }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {HMRP }}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {FTP }}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{AP}}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{OHP}}$ | 9,10, 11 |

Document \#: 38-00125-C

# Cascadeable 8K x 9 FIFO Cascadeable 16 K x 9 FIFO Cascadeable 32 K x 9 FIFO 

## Features

- $8 \mathrm{~K} \times 9,16 \mathrm{~K} \times 9,32 \mathrm{~K} \times 9$ FIFO buffer memory
- Asynchronous read/write
- High-speed 33.3-MHz read/write independent of depth/width
- Low operating power
$-I_{C C}($ max. $)=160 \mathrm{~mA}$ (commercial)
$-I_{\text {CC }}$ (max.) $=165 \mathrm{~mA}$ (military)
- Half Full flag in standalone
- Empty and Full flags
- Retransmit in standalone
- Expandable in width and depth
- $5 \mathrm{~V} \pm 10 \%$ supply
- PLCC, LCC, and 600-mil DIP packaging
- TTL compatible
- Three-state outputs
- Pin compatible to IDT7205 and IDT7206


## Functional Description

The CY7C460, CY7C462, and CY7C464 are respectively, $8 \mathrm{~K}, 16 \mathrm{~K}$, and 32 K words by 9-bit wide first-in-first-out (FIFO) memories. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays, so that throughput is not reduced. Data is steered in a similar manner.
The read and write operations may be asynchronous; each can occur at a rate of 33.3 MHz . The write operation occurs when the write ( $\overline{\mathrm{W}}$ ) signal is LOW. Read occurs when read $(\mathrm{R})$ goes LOW. The nine
data outputs go to the high-impedance state when $\overline{\mathrm{R}}$ is HIGH.
A Half Full ( $\overline{\mathrm{HF}}$ ) output flag is provided that is valid in the standalone (single device) and width expansion configurations. In the depth expansion configuration, this pin provides the expansion out (XO) information that is used to tell the next FIFO that it will be activated.
In the standalone and width expansion configurations, a LOW on the retransmit (RT) input causes the FIFOs to retransmit the data. Read enable $(\overline{\mathrm{R}})$ and write enable (W) must both be HIGH during a retransmit cycle, and then $\overline{\mathrm{R}}$ is used to access the data.
The CY7C460, CY7C462, and CY7C464 are fabricated using an advanced $0.8-\mathrm{mi}-$ cronN-well CMOS technology.Input ESD protection is greater than 2000 V and latchup is prevented by careful layout, guard rings, and a substrate bias generator.


## Selection Guide

|  |  | 7C460-15 <br> $\mathbf{7 C 4 6 2 - 1 5}$ <br> $\mathbf{7 C 4 6 4 - 1 5}$ | $\mathbf{7 C 4 6 0 - 2 0}$ <br> $\mathbf{7 C 4 6 2 - 2 0}$ <br> $\mathbf{7 C 4 6 4 - 2 0}$ | $\mathbf{7 C 4 6 0 - 2 5}$ <br> $\mathbf{7 C 4 6 2 - 2 5}$ <br> $\mathbf{7 C 4 6 4 - 2 5}$ | $\mathbf{7 C 4 6 0 - 4 0}$ <br> 7C462-40 <br> 7C464-40 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Frequency(MHz) | 33.3 | 28.5 | 28.5 | 20 |  |
| MaximumAccess Time(ns) | 15 | 20 | 25 | 40 |  |
| Maximum Operating <br> Current(mA) | Commercial | 160 |  | 145 | 125 |
|  | Military |  | 165 | 165 | 145 |

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs


PowerDissipation
Output Current, into Outputs (LOW)
)
20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................ $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C460-15 } \\ & \text { 7C462-15 } \\ & \text { 7C464-15 } \end{aligned}$ |  | $\begin{aligned} & 7 \mathrm{C} 460-20 \\ & \text { 7C462-20 } \\ & \text { 7C464-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C460-25 } \\ & \text { 7C462-25 } \\ & \text { 7C464-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C460-40 } \\ & \text { 7C462-40 } \\ & \text { 7C464-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { Output HIGH } \\ & \text { Voltage } \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=$ | $-2.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | $2 . .4$ |  | $2 . .4$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}$ | $=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | Com'l | 2.0 |  |  |  | 2.0 |  | 2.0 |  | V |
|  |  |  | Mil/Ind |  |  | 2.2 |  | 2.2 |  | 2.2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | OperatingCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ | Com'l ${ }^{3]}$ |  | 160 |  |  |  | 145 |  | 125 | mA |
|  |  |  | Mi//Ind ${ }^{[4]}$ |  |  |  | 165 |  | 165 |  | 145 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | $\begin{aligned} & \text { All Inputs }=\mathrm{V}_{\mathrm{IH}} \\ & \text { Min. } \end{aligned}$ | Com'l |  | 25 |  |  |  | 25 |  | 25 | mA |
|  |  |  | Mil/Ind |  |  |  | 30 |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Power-DownCurrent | $\begin{aligned} & \text { All Inputs } \mathrm{V}_{\mathrm{CC}} \\ & -0.2 \mathrm{~V} \end{aligned}$ | Com'l |  | 20 |  |  |  | 20 |  | 20 | mA |
|  |  |  | Mil/Ind |  |  |  | 25 |  | 25 |  | 25 |  |
| IOS | $\begin{aligned} & \hline \text { Output Short } \\ & \text { CircuitCurrent }{ }^{[5]} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ |  |  | -90 |  | -90 |  | -90 |  | -90 | mA |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. $\mathrm{I}_{\mathrm{CC}}($ commercial $)=125 \mathrm{~mA}+[(\overline{\mathrm{f}}-20) * 2.5 \mathrm{~mA} / \mathrm{MHz}]$

$$
\text { for } \bar{f} \geq 20 \mathrm{MHz}
$$

where $\bar{f}=$ the larger of the write or read operating frequency.
4. $\mathrm{I}_{\mathrm{CC}}($ military $)=145 \mathrm{~mA}+[(\overline{\mathrm{f}}-20) * 2.5 \mathrm{~mA} / \mathrm{MHz}]$
for $\bar{f} \geq 20 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
6. Tested initially and after any design or process changes that may affect these parameters.

Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## AC Test Loads and Waveforms


(a)

(b)

ALL INPUT PULSES


Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O——O2V
Switching Characteristics Over the Operating Range ${ }^{2,7]}$

| Parameters | Description | $\begin{aligned} & \text { 7C460-15 } \\ & \text { 7C462-15 } \\ & 7 \mathrm{C} 464-15 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C460-20 } \\ & \text { 7C462-20 } \\ & \text { 7C464-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C460-25 } \\ & \text { 7C462-25 } \\ & \text { 7C464-25 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C460-40 } \\ & \text { 7C462-40 } \\ & \text { 7C464-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 30 |  | 30 |  | 35 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 15 |  | 15 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {PR }}$ | Read Pulse Width | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {LZR }}$ | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{DVR}}{ }^{[8]}$ | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZR}}{ }^{[8]}$ | Read HIGH to High Z |  | 15 |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 30 |  | 30 |  | 35 |  | 50 |  | ns |
| tpw | Write Pulse Width | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| ${ }^{\text {t }}$ HWZ | Write HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 15 |  | 15 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 11 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {MRSC }}$ | $\overline{\text { MR }}$ Cycle Time | 30 |  | 30 |  | 35 |  | 50 |  | ns |
| $\mathrm{t}_{\text {PMR }}$ | $\overline{\overline{M R}}$ Pulse Width | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {RMR }}$ | $\overline{\text { MR Recovery Time }}$ | 15 |  | 15 |  | 10 |  | 10 |  | ns |
| $t_{\text {RPW }}$ | Read HIGH to $\overline{\text { MR }}$ HIGH | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $t_{\text {WPW }}$ | Write HIGH to $\overline{\text { MR }}$ HIGH | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {RTC }}$ | Retansmit Cycle Time | 30 |  | 35 |  | 35 |  | 50 |  | ns |
| $\mathrm{t}_{\text {PRT }}$ | Retransmit Pulse Width | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {RTR }}$ | Retransmit Recovery Time | 15 |  | 15 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {EFL }}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{EF}}$ LOW |  | 30 |  | 35 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{HFH}}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{HF}} \mathrm{HIGH}$ |  | 30 |  | 35 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{FFH}}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{FF}} \mathrm{HIGH}$ |  | 30 |  | 35 |  | 35 |  | 50 | ns |

Switching Characteristics Over the Operating Range ${ }^{[2,7]}$ (continued)

| Parameters | Description | $\begin{aligned} & \hline \text { 7C460-15 } \\ & \text { 7C462-15 } \\ & \text { 7C464-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C460-20 } \\ & \text { 7C462-20 } \\ & \text { 7C464-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C460-25 } \\ & 7 \mathbf{C 4 6 2 - 2 5} \\ & 7 \mathrm{C} 464-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C460-40 } \\ & \text { 7C462-40 } \\ & \text { 7C464-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to $\overline{\text { EF }}$ LOW |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to $\overline{\mathrm{FF}} \mathrm{HIGH}$ |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| twEF | Write HIGH to $\overline{\mathrm{EF}} \mathrm{HIGH}$ |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write LOW to $\overline{\mathrm{FF}}$ LOW |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {WHF }}$ | Write LOW to $\overline{\text { HF }}$ LOW |  | 30 |  | 35 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read HIGH to $\overline{\text { HF }} \mathrm{HIGH}$ |  | 30 |  | 35 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\text {RAE }}$ | Effective Read from Write HIGH |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {RPE }}$ | Effective Read Pulse Width After $\overline{\text { EF }}$ HIGH | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $t_{\text {WAF }}$ | Effective Write from Read HIGH |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {WPF }}$ | Effective Write Pulse Width After $\overline{\text { FF HIGH }}$ | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {XOL }}$ | Expansion Out LOW Delay from Clock |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{XOH}}$ | Expansion Out HIGH Delay from Clock |  | 30 |  | 35 |  | 35 |  | 50 | ns |

Switching Waveforms ${ }^{[9]}$
Asynchronous Read and Write


## Notes:

7. Test conditions assume signal transmission time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{IOL}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$ and 30 pF load capacitance, as in part (a) of AC Test Load, unless otherwise specified.
8. $\mathrm{t}_{\mathrm{HZR}}$ and $\mathrm{t}_{\mathrm{DVR}}$ use capacitance loading as in part (b) of AC Test Load.
9. A HIGH-to-LOW transition of either the write or read strobe causes a HIGH-to-LOW transition of the responding flag. Correspondingly, a low-to-high strobe transition causes aLOW-to-HIGH flag transition.
10. $\overline{\mathrm{W}}$ and $\overline{\mathrm{R}}=\mathrm{V}_{\mathrm{IH}}$ around the rising edge of $\overline{\mathrm{MR}}$.
11. $\mathrm{t}_{\mathrm{MRSC}}=\mathrm{t}_{\mathrm{PMR}}+\mathrm{t}_{\mathrm{RMR}}$.

## Switching Waveforms

## Half Full Flag



Last Write to First Read Full Flag


Last READ to First WRITE Empty Flag


Retransmit ${ }^{[12,13]}$


Notes:
12. $\mathrm{t}_{\mathrm{RTC}}=\mathrm{t}_{\mathrm{PRT}}+\mathrm{t}_{\mathrm{RTR}}$.
13. $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at $t_{R T C}$.

## Switching Waveforms (continued)

Empty Flag and Read Bubble-Through Mode


Full Flag and Write Bubble-Through Mode


Switching Waveforms (continued)

## Expansion Timing Diagrams




Notes:
14. Expansion out of device $1\left(\overline{\mathrm{XO}}_{1}\right)$ is connected to expansion in of device $2\left(\overline{\mathrm{XI}}_{2}\right)$.

CY7C462
PRELIMINARY

## Architecture

## Resetting the FIFO

Upon power up, the FIFO must be reset with a master reset ( $\overline{\mathrm{MR}}$ ) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag ( $\overline{\mathrm{EF}})$ being LOW, and both the Half Full ( $\overline{\mathrm{HF}})$, and Full flags $(\overline{\mathrm{FF}})$ being HIGH. Read $(\overline{\mathrm{R}})$ and write $(\overline{\mathrm{W}})$ must be $\mathrm{HIGH} \mathrm{t}_{\mathrm{RPW}} / \mathrm{t}_{\mathrm{WPW}}$ before and $\mathrm{t}_{\mathrm{RMR}}$ after the rising edge of $\overline{\mathrm{MR}}$ for a valid reset cycle. If reading from the FIFO after a reset cycle is attempted, the outputs will all be in the high-impedance state.

## Writing Data to the FIFO

The availability of at least one empty location is indicated by a HIGH $\overline{\mathrm{FF}}$. The falling edge of $\overline{\mathrm{W}}$ initiates a write cycle. Data appearing at the inputs $\left(\mathrm{D}_{0}-\mathrm{D}_{8}\right) \mathrm{t}_{\mathrm{SD}}$ before and $\mathrm{t}_{\mathrm{HD}}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The EF LOW-to-HIGH transition occurs twEF after the first LOW-to-HIGH transition of $\overline{\mathrm{W}}$ for an empty FIFO. $\overline{\mathrm{HF}}$ goes LOW $t_{\text {WHF }}$ after the falling edge of $\overline{\mathrm{W}}$ following the FIFO actually being half full. Therefore, the HF is active once the FIFO is filled to half its capacity plus one word. $\overline{\mathrm{HF}}$ will remain LOW while less than one half of total memory is available for writing. The LOW-to-HIGHtransition of $\overline{\mathrm{HF}}$ occurs $\mathrm{t}_{\text {RHF }}$ after the rising edge of $\overline{\mathrm{R}}$ when the FIFO goes from half full +1 to half full. $\overline{\mathrm{HF}}$ is available in standalone and width expansion modes. $\overline{\mathrm{FF}}$ goes LOW $\mathrm{t}_{\text {WFF }}$ after the falling edge of $\overline{\mathrm{W}}$, during the cycle in which the last available location is filled. Internal logic prevents overrunning a full FIFO. Writes to a full FIFO are ignored and the write pointer is not incremented. $\overline{\mathrm{FF}}$ goes HIGH $\mathrm{t}_{\text {RFF }}$ after a read from a full FIFO.

## Reading Data from the FIFO

The falling edge of $\bar{R}$ initiates a read cycle if the $\overline{\mathrm{EF}}$ is not LOW. Data outputs $\left(\mathrm{Q}_{0}-\mathrm{Q}_{8}\right)$ are in a high-impedance condition between read operations ( $\overline{\mathrm{R}}$ HIGH), when the FIFO is empty, or when the FIFO is not the active device in the depth expansion mode.
When one word is in the FIFO, the falling edge of $\overline{\mathrm{R}}$ initiates a HIGH-to-LOW transition of $\overline{\text { EF }}$. When the FIFO is empty, the outputs are in a high-impedance state. Reads to an empty FIFO are ignored and do not increment the read pointer. From the empty condition, the FIFO can be read tWEF after a valid write.

## Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary. The retransmit $(\overline{\mathrm{RT}})$ input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal-to-or-less-thanthe depth of the FIFO have occurred since the last $\overline{\mathrm{MR}}$ cycle. A LOW pulse on $\overline{\mathrm{RT}}$ resets the internal read pointer to the first physical location of the FIFO. $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ must both be HIGH while and $t_{\text {RTR }}$ after retransmitis LOW. With every read cycle after retransmit, previously accessed data is read and the read pointer incremented until equal to the write pointer. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also.
The full depth of the FIFO can be repeatedly retransmitted.

## Standalone/Width Expansion Modes

Standalone and width expansion modes are set by grounding expansion in ( $\overline{\mathrm{XI}}$ ) and tying first load ( $\overline{\mathrm{FL}}$ ) to $\mathrm{V}_{\mathrm{CC}}$ prior to a $\overline{\mathrm{MR}}$ cycle. FIFOs can be expanded in width to provide word widths greater than nine in increments of nine. During width expansion mode, all control line inputs are common to all devices, and flag outputsfrom any device can be monitored.

## Depth Expansion Mode (see Figure 1)

Depthexpansion mode is entered when, during a $\overline{\mathrm{MR}}$ cycle, expansion out ( $\overline{\mathrm{XO}}$ ) of one device is connected to expansion in ( $\overline{\mathrm{XI})}$ of the next device, with $\overline{\mathrm{XO}}$ of the last device connected to $\overline{\mathrm{XI}}$ of the firstdevice. In the depth expansion mode, the first load ( $\overline{\mathrm{FL}})$ input, when grounded, indicates that this is the first part to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, $\overline{\mathrm{XO}}$ is pulsed LOW when the last physical location of the previousFIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time. All other devices are in standby.
FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created with word widths in increments of nine. When expanding in depth, a composite $\overline{\mathrm{FF}}$ is created by ORing the $\overline{\mathrm{FF}}$ s together. Likewise, a compostie $\overline{\mathrm{EF}}$ is created by ORing EFs together. HF and $\overline{\mathrm{RT}}$ functions are not available in depth expansion mode.


Figure 1. Depth Expansion

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C460-15DC | D16 | Commercial |
|  | CY7C460-15JC | J65 |  |
|  | CY7C460-15LC | L55 |  |
|  | CY7C460-15PC | P15 |  |
|  | CY7C460-15JI | J65 | Industrial |
|  | CY7C460-15PI | P15 |  |
| 20 | CY7C460-20DMB | D16 | Military |
|  | CY7C460-20LMB | L55 |  |
| 25 | CY7C460-25DC | D16 | Commercial |
|  | CY7C460-25JC | J65 |  |
|  | CY7C460-25LC | L55 |  |
|  | CY7C460-25PC | P15 |  |
|  | CY7C460-25JI | J65 | Industrial |
|  | CY7C460-25PI | P15 |  |
|  | CY7C460-25DMB | D16 | Military |
|  | CY7C460-25LMB | L55 |  |
| 40 | CY7C460-40DC | D16 | Commercial |
|  | CY7C460-40JC | J65 |  |
|  | CY7C460-40LC | L55 |  |
|  | CY7C460-40PC | P15 |  |
|  | CY7C460-40JI | J65 | Industrial |
|  | CY7C460-40PI | P15 |  |
|  | CY7C460-40DMB | D16 | Military |
|  | CY7C460-40LMB | L55 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY7C462-15DC | D16 | Commercial |
|  | CY7C462-15JC | J65 |  |
|  | CY7C462-15LC | L55 |  |
|  | CY7C462-15PC | P15 |  |
|  | CY7C462-15JI | J65 | Industrial |
|  | CY7C462-15PI | P15 |  |
| 20 | CY7C462-20DMB | D16 | Military |
|  | CY7C462-20LMB | L55 |  |
| 25 | CY7C462-25DC | D16 | Commercial |
|  | CY7C462-25JC | J65 |  |
|  | CY7C462-25LC | L55 |  |
|  | CY7C462-25PC | P15 |  |
|  | CY7C462-25JI | J65 | Industrial |
|  | CY7C462-25PI | P15 |  |
|  | CY7C462-25DMB | D16 | Military |
|  | CY7C462-25LMB | L55 |  |
| 40 | CY7C462-40DC | D16 | Commercial |
|  | CY7C462-40JC | J65 |  |
|  | CY7C462-40LC | L55 |  |
|  | CY7C462-40PC | P15 |  |
|  | CY7C462-40JI | J65 | Industrial |
|  | CY7C462-40PI | P15 |  |
|  | CY7C462-40DMB | D16 | Military |
|  | CY7C462-40LMB | L55 |  |

Ordering Information (continued)

| Speed ( ns ) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 15 | CY7C464-15DC | D16 | Commercial |
|  | CY7C464-15JC | J65 |  |
|  | CY7C464-15LC | L55 |  |
|  | CY7C464-15PC | P15 |  |
|  | CY7C464-15JI | J65 | Industrial |
|  | CY7C464-15PI | P15 |  |
| 20 | CY7C464-20DMB | D16 | Military |
|  | CY7C464-20LMB | L55 |  |
| 25 | CY7C464-25DC | D16 | Commercial |
|  | CY7C464-25JC | J65 |  |
|  | CY7C464-25LC | L55 |  |
|  | CY7C464-25PC | P15 |  |
|  | CY7C464-25JI | J65 | Industrial |
|  | CY7C464-25PI | P15 |  |
|  | CY7C464-25DMB | D16 | Military |
|  | CY7C464-25LMB | L55 |  |
| 40 | CY7C464-40DC | D16 | Commercial |
|  | CY7C464-40JC | J65 |  |
|  | CY7C464-40LC | L55 |  |
|  | CY7C464-40PC | P15 |  |
|  | CY7C464-40JI | J65 | Industrial |
|  | CY7C464-40PI | P15 |  |
|  | CY7C464-40DMB | D16 | Military |
|  | CY7C464-40LMB | L55 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\text {RC }}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{A}}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{RR}}$ | 9,10, 11 |
| $\mathrm{t}_{\text {PR }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {LZR }}$ | 9,10, 11 |
| t ${ }_{\text {DVR }}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{HZR}}$ | 9,10, 11 |
| $\mathrm{t}_{\text {WC }}$ | 9,10, 11 |
| tpw | 9,10,11 |
| $\mathrm{t}_{\mathrm{HWZ}}$ | 9,10, 11 |
| $\mathrm{t}_{\text {WR }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {SD }}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{HD}}$ | 9,10, 11 |
| $\mathrm{t}_{\text {MRSC }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {PMR }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {RMR }}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {RPW }}$ | 9,10,11 |
| twPW | 9,10, 11 |
| $\mathrm{t}_{\text {RTC }}$ | 9, 10, 11 |
| tert | 9,10, 11 |
| $\mathrm{t}_{\text {RTR }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {EFL }}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{HFH}}$ | 9,10, 11 |
| $\mathrm{t}_{\mathrm{FFH}}$ | 9,10, 11 |
| $\mathrm{t}_{\text {REF }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {RFF }}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {WEF }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {WFF }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {WHF }}$ | 9,10,11 |
| $\mathrm{t}_{\text {RHF }}$ | 9, 10, 11 |
| $\mathrm{t}_{\text {RAE }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {RPE }}$ | 9,10, 11 |
| $\mathrm{t}_{\text {WAF }}$ | 9,10, 11 |
| twPF | 9,10,11 |
| $\mathrm{t}_{\text {XOL }}$ | 9,10,11 |
| $\mathrm{t}_{\mathrm{XOH}}$ | 9,10,11 |

Document \#: 38-00141-B 32K x 9 FIFO with Programmable Flags

## Features

- 8K x 9, 16K x 9, and 32K x 9 FIFO buffer memory
- Asynchronous read/write
- High-speed 33.3-MHz read/write independent of depth/width
- Low operating power
$-I_{C C}($ max. $)=160 \mathrm{~mA}$ (commercial)
$-I_{\text {CC }}($ max. $)=165 \mathrm{~mA}$ (military)
- Programmable Almost Full/Empty flag
- Empty, Almost Empty, Half Full, Almost Full, and Fuli status flags
- Programmable retransmit
- Expandable in width
- $\mathbf{5 V} \pm 10 \%$ supply
- TTL compatible
- Three-state outputs
- Proprietary 0.8-micron CMOS technology


## Functional Description

The CYC47XFIFO series consists of highspeed, low-power, first-in first-out (FIFO) memories with programmable flags and retransmit mark. The CY7C470, CY7C472, and CY7C474 are $8 \mathrm{~K}, 16 \mathrm{~K}$, and 32 K words by 9 bits wide, respectively. They are offered in $600-\mathrm{mil}$ DIP, PLCC, and LCC packages. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Threestatus pins-Empty/Full ( $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ ), Programmable Almost Full/Empty ( $\overline{\text { PAFE }}$ ), and Half Full ( $\overline{\mathrm{HF}}$ )-are provided to the user. These pins are decoded to determine one of six states: Empty, Almost Empty, Less than Half Full, Greater than Half Full, Almost Full, and Full.
The read and write operations may be asynchronous; each can occur at a rate of 33.3 MHz. The write operation occurs
whenthe write $(\overline{\mathrm{W}})$ signalgoesLOW. Read occurswhen read ( $\overline{\mathrm{R}})$ goes LOW. The nine data outputs go into a high-impedance state when $\overline{\mathrm{R}}$ is HIGH.
The user can store the value of the read pointer for retransmit by using the MARK pin. A LOW on the retransmit ( $\overline{\mathrm{RT}}$ ) input causes the FIFO to resend data by resetting the read pointer to the value stored in the mark pointer.
In the standalone and width expansion configurations, a LOW on the retransmit $(\overline{\mathrm{RT}})$ input causes the FIFO to resend the data. With the mark feature, retransmit can start from any word in the FIFO.
The CYC47X series is fabricated using a proprietary 0.8 -micron N -well CMOS technology.Input ESD protection is greater than 2001 V and latch-up is prevented by the use of reliable layouttechniques, guard rings, and a substrate bias generator.


## Selection Guide

|  |  | $\mathbf{7 C 4 7 0 - 1 5}$ <br> $\mathbf{7 C 4 7 2 - 1 5}$ <br> $\mathbf{7 C 4 7 4 - 1 5}$ | $\mathbf{7 C 4 7 0 - 2 0}$ <br> $\mathbf{7 C 4 7 2 - 2 0}$ <br> $\mathbf{7 C 4 7 4 - 2 0}$ | $\mathbf{7 C 4 7 0 - 2 5}$ <br> $\mathbf{7 C 4 7 2 - 2 5}$ <br> $\mathbf{7 C 4 7 4 - 2 5}$ | $\mathbf{7 C 4 7 0 - 4 0}$ <br> $\mathbf{7 C 4 7 2 - 4 0}$ <br> $\mathbf{7 C 4 7 4 - 4 0}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Frequency(MHz) | 33.3 | 28.5 | 28.5 | 20 |  |
| Maximum Access Time(ns) | 15 | 20 | 25 | 40 |  |
| Maximum Operating Current (mA) | Commercial | 160 |  | 145 | 125 |
|  | Military/Industrial |  | 165 | 165 | 145 |

## Maximum Ratings

Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $\qquad$
Supply Voltage to Ground Potential $\qquad$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

DC Voltage Applied to Outputs
in High ZState
-0.5 V to +7.0 V

DCInput Voltage ........................ -3.0 V to +7.0 V
PowerDissipation ........................................ . . 1.0 W
Output Current, into Outputs (LOW) ................. . 20 mA

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C470-15 } \\ & \text { 7C472-15 } \\ & 7 \mathrm{C} 474-15 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C470-20 } \\ & \text { 7C472-20 } \\ & \text { 7C474-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C470-25 } \\ & 7 \mathrm{C} 472-25 \\ & 7 \mathrm{C} 474-25 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C470-40 } \\ & \text { 7C472-40 } \\ & \text { 7C474-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { Output HIGH } \\ & \text { Voltage } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \end{aligned}$ |  | 2.4 |  | $2 . .4$ |  | $2 . .4$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l | 2.0 |  |  |  | 2.0 |  | 2.0 |  | V |
|  |  |  | Mil/Ind |  |  | 2.2 |  | 2.2 |  | 2.2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $-10$ | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH},} \\ & \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | -10 | +10 | $-10$ | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | OperatingCurrent |  | Com'l ${ }^{3]}$ |  | 160 |  |  |  | 145 |  | 125 | mA |
|  |  |  | Mil ${ }^{[4] / \text { Ind }}$ |  |  |  | 165 |  | 165 |  | 145 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | $\begin{aligned} & \text { All Inputs = } \\ & \mathrm{V}_{\mathrm{IH}} \text { Min. } \end{aligned}$ | Com'l |  | 25 |  |  |  | 25 |  | 25 | mA |
|  |  |  | Mil/Ind |  |  |  | 30 |  | 30 |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Power-DownCurrent | $\begin{aligned} & \hline \text { All Inputs }= \\ & \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ | Com'l |  | 20 |  |  |  | 20 |  | 20 | mA |
|  |  |  | Mil/Ind |  |  |  | 25 |  | 25 |  | 25 |  |
| $\mathrm{I}_{0}{ }^{[5]}$ | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  |  | -90 |  | -90 |  | -90 |  | -90 | mA |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group $A$ subgroup testing information.
3. $\operatorname{Icc}($ commercial $)=125 \mathrm{~mA}+(\overline{\mathrm{f}}-20) \cdot 2.5 \mathrm{~mA} / \mathrm{MHz}$ for $\mathrm{f} \geq 20 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
4. $\mathrm{I}_{\mathrm{CC}}($ military $)=145 \mathrm{~mA}+(\overline{\mathrm{f}}-20) \cdot 2.5 \mathrm{~mA} / \mathrm{MHz}$ for $\mathrm{f} \geq 20 \mathrm{MHz}$
where $\bar{f}=$ the larger of the write or read operating frequency.
5. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.

## Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 7 | pF |

## AC Test Loads and Waveforms


(a)

(b)


Switching Characteristics Over the Operating Range ${ }^{[7,8]}$

| Parameters | Description | $\begin{aligned} & \text { 7C470-15 } \\ & \text { 7C472-15 } \\ & \text { 7C474-15 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C470-20 } \\ & \text { 7C472-20 } \\ & \text { 7C474-20 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C470-25 } \\ & \text { 7C472-25 } \\ & \text { 7C474-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C470-40 } \\ & \text { 7C472-40 } \\ & \text { 7C474-40 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CY}}$ | Cycle Time | 30 |  | 35 |  | 35 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{RV}}$ | Recovery Time | 15 |  | 15 |  | 10 |  | 10 |  | ns |
| tpw | Pulse Width | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {LZR }}$ | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {DVR }}{ }^{[9]}$ | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZR}}{ }^{[9]}$ | Read HIGH to High Z |  | 15 |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{HWZ}}$ | Write HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 11 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {EFD }}$ | $\overline{\mathrm{E}} / \overline{\mathbf{F}}$ Delay |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {EFL }}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ LOW |  | 30 |  | 35 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\text {HFD }}$ | $\overline{\mathrm{HF}}$ Delay |  | 30 |  | 35 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\text {AFED }}$ | $\overline{\text { PAFE }}$ Delay |  | 30 |  | 35 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\text {RAE }}$ | Effective Read from Write HIGH | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| twaF | Effective Write from Read HIGH | 15 |  | 20 |  | 25 |  | 40 |  | ns |

## Notes:

6. Tested initially and after any design or process changes that may affect these parameters.
7. Test conditions assume signal transmission time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance, as in part (a) of AC Test Load and Waveforms, unless otherwise specified.
8. See the last page of this specification for Group A subgroup testing information.
9. $t_{\text {HZR }}$ and $t_{\text {DVR }}$ use capacitance loading as in part (b) of AC Test Loads. $\mathrm{t}_{\mathrm{HZR}}$ transition is measured at +500 mV from $\mathrm{V}_{\mathrm{OL}}$ and -500 mV from $\mathrm{V}_{\mathrm{OH}} \cdot \mathrm{t}_{\mathrm{DVR}}$ transition is measured at the 1.5 V level. $\mathrm{t}_{\mathrm{HWZ}}$ and $\mathrm{t}_{\mathrm{LZR}}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.

## Switching Waveforms

Asynchronous Read and Write


Master Reset (No Write to Programmable Flag Register)


Master Reset (Write to Programmable Flag Register) ${ }^{[10]}$


7C470-9

[^46]Switching Waveforms (continued)
$\overline{\mathbf{E}} / \overline{\mathbf{F}}$ Flag (Last Write to First Read Full Flag)


HF LOW
$\overline{\mathbf{E}} / \mathbf{F}$ Flag (Last Read to First Write Empty Flag)

$\overline{\mathrm{HF}} \mathrm{HIGH}$

Half Full Flag


Switching Waveforms (continued)

## $\overline{\text { PAFE Flag (Almost Full) }}$



PAFE Flag (Almost Empty)


$$
\overline{\mathrm{HF}} \mathrm{HIGH}
$$

## Retransmit



## Switching Waveforms (continued)

## Mark



Empty Flag and Empty Boundary


## Switching Waveforms (continued)

## Full Flag and Full Boundary



## Architecture

TheCY7C470, CY7C472, and CY7C474FIFOs consist of an array of $8,192,16,384$, and 32,768 words of 9 bits each, respectively. The control consists of a read pointer, a write pointer, a retransmit pointer, control signals (i.e., write, read, mark, retransmit, and master reset), and flags (i.e., Empty/Full, Half Full, and Programmable Almost Full/Empty).

## Resetting the FIFO

Upon power up, the FIFO must be reset with a master reset ( $\overline{\mathrm{MR}}$ ) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag ( $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ ) being LOW, and both the Programmable Almost Full/Empty flag ( $\overline{\mathrm{PAFE}}$ ) and Half Full flag ( $\overline{\mathrm{HF}}$ ) being HIGH. The read pointer, write pointer, and retransmit pointer are reset to zero. For a valid reset, $\operatorname{read}(\overline{\mathrm{R}})$ and write $(\overline{\mathrm{W}})$ must be HIGH $\mathrm{t}_{\mathrm{RPW}} / \mathrm{t}_{\mathrm{WPW}}$ before the falling edge and $\mathrm{t}_{\mathrm{RMR}}$ after the rising edge of MR.

## Writing Data to the FIFO

Data can be written to the FIFO when it is not FULL ${ }^{[11]}$. A falling edge of $\overline{\mathrm{W}}$ initiates a write cycle. Data appearing at the inputs $\left(D_{0}-D_{8}\right) t_{S D}$ before and $t_{H D}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.

## Reading Data from the FIFO

Data can be read from the FIFO when it is not empty ${ }^{[12]}$. A falling edge of $\overline{\mathrm{R}}$ initiates a read cycle. Data outputs $\left(\mathrm{Q}_{0}-\mathrm{Q}_{8}\right)$ are in a high-impedance condition when the FIFO is empty and between read operations ( $\overline{\mathrm{R}}$ HIGH). The falling edge of $\overline{\mathrm{R}}$ during the last readcycle before the empty condition triggers a high-to-low transition of $\overline{\mathrm{E}} / \overline{\mathrm{F}}$, prohibiting any further read operations until $\mathrm{t}_{\mathrm{RFF}}$ after a valid write.

## Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and resent if necessary. Retransmission can start from anywhere in the FIFO and be repeated without limitation.
The retransmit methodology is as follows: mark the current value of the read pointer, after anerror in subsequent readoperations return to that location and resume reading. This effectively resends all of the data from the mark point. When MARK is LOW, the current value of the read pointer is stored. This operation marks the beginning of the packet to be resent. When RT is LOW, the read pointeris updated with the mark location. During each subsequent read cycle, data is read and the read pointer incremented.
Care must be taken when using the retransmit feature. Use the mark function such that the write pointer does not pass the mark pointer, because further write operations will overwrite data.

## Programmable Almost Full/Empty Flag

The CY7C470/2/4 offer a variable offset for the Almost Empty and the Almost Full condition. The offset is loaded into the programmableflag register (PFR) during a master reset cycle. While MR is LOW, the PFR can be loaded from $\mathrm{Q}_{8}-\mathrm{Q}_{0}$ by pulsing $\overline{\mathrm{R}}$ LOW or from $\mathrm{D}_{8}-\mathrm{D}_{0}$ by pulsing $\overline{\mathrm{W}}$ LOW. The offset options are listed in Table 2. See Table 1 for a description of the six FIFO states. If the PFR is not loaded during master reset ( $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ HIGH) the default offset will be 256 words from Full and Empty.

## Notes:

11. When the FIFO is less than half full, the flags make a LOW-to-HIGH transition on the rising edge of $\bar{W}$ and make the HIGH-to-LOW transition on the falling edge of $\bar{R}$. If the FIFO is more than half full, the flags make the LOW-to-HIGH transition on the rising edge of $\overline{\mathrm{R}}$ and HIGH-to-LOW transition on the falling edge of $\overline{\mathrm{W}}$. sition on the falling edge of $\bar{R}$. If the FIFO is more than half full, the

|  |  | ESS |  | PRELIMINARY |  | CY7C470 <br> CY7C472 <br> CY7C474 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Table 1. Flag Truth Table ${ }^{[13]}$ |  |  |  |  |  |  |
| $\overline{\mathbf{H F}}$ | $\overline{\mathbf{E}} / \overline{\mathbf{F}}$ | $\overline{\text { PAFE }}$ | State | CY77C470 (8K x 9) Number of Words in FIFO | CY77C472 (16K x 9) Number of Words in FIFO | CY77C474 $(32 \mathrm{Kx} \mathrm{9})$ Number of Words in FIFO |
| 1 | 0 | 0 | Empty | 0 | 0 | 0 |
| 1 | 1 | 0 | Almost Empty | $1 \rightarrow \mathrm{P}$ | $1 \rightarrow \mathrm{P}$ | $1 \rightarrow \mathrm{P}$ |
| 1 | 1 | 1 | Less than Half Full | $\mathrm{P}+1 \rightarrow 4096$ | $\mathrm{P}+1 \rightarrow 8192$ | $\mathrm{P}+1 \rightarrow 16384$ |
| 0 | 1 | 1 | Greater than Half Full | $4097 \rightarrow 8190-\mathrm{P}$ | $8193 \rightarrow 16382-\mathrm{P}$ | $16385 \rightarrow 32766-\mathrm{P}$ |
| 0 | 1 | 0 | Almost Full | $8191-\mathrm{P} \rightarrow 8191$ | $16383-\mathrm{P} \rightarrow 16383$ | 32767 - P $\rightarrow 32767$ |
| 0 | 0 | 0 | Full | 8192 | 16384 | 32768 |

Table 2. Programmable Almost Full/Empty Empty Options ${ }^{[14]}$

| D3 | D2 | D1 | D0 | PAFE Active when: | P |
| :---: | :---: | :---: | :---: | :--- | :---: |
| 0 | 0 | 0 | 0 | 256 or less locations from Empty/Full(default) | 256 |
| 0 | 0 | 0 | 1 | 16 or less locations from Empty/Full | 16 |
| 0 | 0 | 1 | 0 | 32 or less locations from Empty/Full | 32 |
| 0 | 0 | 1 | 1 | 64 or less locations from Empty/Full | 64 |
| 0 | 1 | 0 | 0 | 128 or less locations from Empty/Full | 128 |
| 0 | 1 | 0 | 1 | 256 or less locations from Empty/Full(default) | 256 |
| 0 | 1 | 1 | 0 | 512 or less locations from Empty/Full | 512 |
| 0 | 1 | 1 | 1 | 1024 or less locations from Empty/Full | 1024 |
| 1 | 0 | 0 | 0 | 2048 or less locations from Empty/Full | 2048 |
| 1 | 0 | 0 | 1 | 4098 or less locations from Empty/Full[15] | 4098 |
| 1 | 0 | 1 | 0 | 8192 or less locations from Empty/Full[16] | 8192 |

## Notes:

13. See Table 2 for P values.
14. Only for CY7C472 and CY7C474.
15. Almost flags default to 256 locations from Empty/Full.

Ordering Information

| Speed (ns) | Ordering Code | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 15 | CY77C470-15DC | D16 | Commercial |
|  | CY77C470-15JC | J65 |  |
|  | CY77C470-15LC | L55 |  |
|  | CY77C470-15PC | P15 |  |
|  | CY77C470-15DI | D16 | Industrial |
|  | CY77C470-15JI | J65 |  |
|  | CY77C470-15PI | P15 |  |
| 20 | CY77C470-20DMB | D16 | Military |
|  | CY77C470-20LMB | L55 |  |
| 25 | CY77C470-25DC | D16 | Commercial |
|  | CY77C470-25JC | J65 |  |
|  | CY77C470-25LC | L55 |  |
|  | CY77C470-25PC | P15 |  |
|  | CY77C470-25DI | D16 | Industrial |
|  | CY77C470-25JI | J65 |  |
|  | CY77C470-25PI | P15 |  |
|  | CY77C470-25DMB | D16 | Military |
|  | CY77C470-25LMB | L55 |  |
| 40 | CY77C470-40DC | D16 | Commercial |
|  | CY77C470-40JC | J65 |  |
|  | CY77C470-40LC | L55 |  |
|  | CY77C470-40PC | P15 |  |
|  | CY77C470-40DI | D16 | Industrial |
|  | CY77C470-40JI | J65 |  |
|  | CY77C470-40PI | P15 |  |
|  | CY77C470-40DMB | D16 | Military |
|  | CY77C470-40LMB | L55 |  |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY77C472-15DC | D16 | Commercial |
|  | CY77C472-15JC | J65 |  |
|  | CY77C472-15LC | L55 |  |
|  | CY77C472-15PC | P15 |  |
|  | CY77C472-15DI | D16 | Industrial |
|  | CY77C472-15JI | J65 |  |
|  | CY77C472-15PI | P15 |  |
| 20 | CY77C472-20DMB | D16 | Military |
|  | CY77C472-20LMB | L55 |  |
| 25 | CY77C472-25DC | D16 | Commercial |
|  | CY77C472-25JC | J65 |  |
|  | CY77C472-25LC | L55 |  |
|  | CY77C472-25PC | P15 |  |
|  | CY77C472-25DI | D16 | Industrial |
|  | CY77C472-25JI | J65 |  |
|  | CY77C472-25PI | P15 |  |
|  | CY77C472-25DMB | D16 | Military |
|  | CY77C472-25LMB | L55 |  |
| 40 | CY77C472-40DC | D16 | Commercial |
|  | CY77C472-40JC | J65 |  |
|  | CY77C472-40LC | L55 |  |
|  | CY77C472-40PC | P15 |  |
|  | CY77C472-40DI | D16 | Industrial |
|  | CY77C472-40JI | J65 |  |
|  | CY77C472-40PI | P15 |  |
|  | CY77C472-40DMB | D16 | Military |
|  | CY77C472-40LMB | L55 |  |

Ordering Information (continued)

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 15 | CY77C474-15DC | D16 | Commercial |
|  | CY77C474-15JC | J65 |  |
|  | CY77C474-15LC | L55 |  |
|  | CY77C474-15PC | P15 |  |
|  | CY77C474-15DI | D16 | Industrial |
|  | CY77C474-15JI | J65 |  |
|  | CY77C474-15PI | P15 |  |
| 20 | CY77C474-20DMB | D16 | Military |
|  | CY77C474-20LMB | L55 |  |
| 25 | CY77C474-25DC | D16 | Commercial |
|  | CY77C474-25JC | J65 |  |
|  | CY77C474-25LC | L55 |  |
|  | CY77C474-25PC | P15 |  |
|  | CY77C474-25DI | D16 | Industrial |
|  | CY77C474-25JI | J65 |  |
|  | CY77C474-25PI | P15 |  |
|  | CY77C474-25DMB | D16 | Military |
|  | CY77C474-25LMB | L55 |  |
| 40 | CY77C474-40DC | D16 | Commercial |
|  | CY77C474-40JC | J65 |  |
|  | CY77C474-40LC | L55 |  |
|  | CY77C474-40PC | P15 |  |
|  | CY77C474-40DI | D16 | Industrial |
|  | CY77C474-40JI | J65 |  |
|  | CY77C474-40PI | P15 |  |
|  | CY77C474-40DMB | D16 | Military |
|  | CY77C474-40LMB | L55 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |  |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{CY}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{A}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{RV}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{PW}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{LZR}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{DVR}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{HZR}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{HWZ}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{SD}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{HD}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{EFD}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{HFD}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{AFED}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{RAE}}$ | $9,10,11$ |  |  |
| $\mathrm{t}_{\mathrm{WAF}}$ | $9,10,11$ |  |  |
|  |  |  |  |

Document \#: 38-00142-B
.
INFO


SRAMs ..... 2
PROMs ..... 3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
СОММ ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

## LOGIC

Page Number
Device NumberCY2901CCY2909ACY2911ACY2910ACY7C510CY7C516CY7C517CY7C901CY7C909CY7C911CY7C910CY7C9101CY7C9115
CY7C9116
CY7C9117
Description
CMOS 4-Bit Slice ..... 6-1
CMOS Microprogram Sequencers ..... 6-8
CMOS Microprogram Sequencers ..... 6-8
CMOS Microprogram Controller ..... 6-12
$16 \times 16$ Multiplier Accumulator ..... 6-17
$16 \times 16$ Multipliers ..... 6-27
$16 \times 16$ Multipliers ..... 6-27
CMOS 4-Bit Slice ..... 6-38
CMOS Microprogram Sequencers ..... 6-52
CMOS Microprogram Sequencers ..... 6-52
CMOS Microprogram Controller ..... 6-62
CMOS 16-Bit Slice ..... 6-73
CMOS 16-Bit Microprogrammed ALU ..... 6-90
CMOS 16-Bit Microprogrammed ALU ..... 6-90
CMOS 16-Bit Microprogrammed ALU ..... 6-90


## Features

- Pin compatible and functional equivalent to Am2901C
- Low power
- $\mathbf{V}_{\mathbf{C C}}$ margin
$-5 \mathrm{~V} \pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- Performs eight operations on two 4-bit operands
- Infinitely expandable in 4-bit increments
- Four status flags: carry, overflow, negative, zero
- Capable of withstanding greater than 2001V static discharge voltage


## Functional Description

The CY2901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY2901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.
The CY2901, as illustrated in the block diagram, consists of a 16 -word by 4 -bit du-al-port RAM register file, a 4-bit ALU and the required data manipulation and control logic.

Theoperation performed is determined by nine input control lines ( $\mathrm{I}_{0}$ to $\mathrm{I}_{8}$ ) that are usually inputs from an instruction register. The CY2901 is expandable in 4-bit increments, has three-state data outputs as well as flag outputs, and can use either a full carry look-ahead or a ripple carry.
The CY2901 is a pin-compatible, function-allyequivalent,improved-performancereplacement for the AM2901.
The CY2901 is fabricated using an advanced 1.2 -micron CMOS process that eliminateslatch-up, provides ESD protection over 2001 V , and achieves superior performanceat low power dissipation.


Selection Guide See last page for ordering information.

| Read Modify-Write Cycle (Min.) in ns | Operating I $\mathbf{C C}_{\text {(Max.) in mA }}$ | Operating Range | Part Number |
| :---: | :---: | :---: | :---: |
| 31 | 140 | Commercial | CY2901C |
| 32 | 180 | Military | CY2901C |

## Maximum Ratings

(Above which the useful life may be impaired.)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Ambient Temperaturewith |  |
| PowerApplied . | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 10 to Pin 30) | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Output Current into Outputs (LOW) | 30 mA |

## Pin Definitions

| Signal <br> Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | I | These four address lines select one of the registers in the stack and output its contents on the (internal) A port. |
| $\mathrm{B}_{0}-\mathrm{B}_{3}$ | I | These four address lines select one of the registers in the sack and output its contents on the (internal) B port. This can also be the destination address when data is written back into the register file. |
| $\mathrm{I}_{0}-\mathrm{I}_{8}$ | I | These nine instruction lines select the ALU data sources ( $I_{0,1,2}$ ), the operation to be performed $\left(I_{3}, 4,5\right)$, and what data is to be written into either the $Q$ register or the register file $\left(I_{6,7,8}\right)$. |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | I | These are four data input lines that may be selected by the $\mathrm{I}_{0,1,2}$ lines as inputs to the ALU. |
| $Y_{0}-Y_{3}$ | O | These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the $\mathrm{I}_{6,7,8}$ lines. |
| $\overline{\mathrm{OE}}$ | I | Output Enable. This is an active LOW input that controls the $Y_{0}-Y_{3}$ outputs. When this signal is LOW the Y outputs are enabled and when it is HIGH they are in the high-impedance state. |
| CP | I | Clock Input. The LOW level of the clock writes data to the $16 \times 4$ RAM. The HIGH level of the clock writes data from the RAM to the A-port and B-port latches. The operation of the Q register is similar. Data is entered into the master latch on the LOW level of the clock and transferred from master to slave when the clock is HIGH. |
| Q3 <br> $\mathrm{RAM}_{3}$ | I/O | These two lines are bidirectional and are controlled by the $\mathrm{I}_{6,7,8}$ inputs. Electrically they are three-state output drivers connected to the TTL-compatible CMOS inputs. |


| Static Discharge Voltage . . . . . . . <br> (Per MIL-STD-883 Method 3015) | >2001V |
| :---: | :---: |
| Latch-UpCurrent (Outputs) | 200 mA |

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{Q}_{3}$ $\mathrm{RAM}_{3}$ (cont.) | I/O | Outputs: When the destination code on lines $\mathbf{I}_{6}$, 7,8 indicates a shift left (UP) operation the three-state outputs are enabled and the MSB of the Q register is output on the $\mathrm{Q}_{3}$ pin and the MSB of the ALU output ( $\mathrm{F}_{3}$ ) is output on the $\mathrm{RAM}_{3} \mathrm{pin}$. |
|  |  | Inputs: When the destination code indicates a shift right (DOWN) the pins are the data inputs to the MSB of the Q register and the MSB of the RAM. |
| $\mathrm{Q}_{0}$ $\mathrm{RAM}_{0}$ | I/O | These two lines are bidirectional and function in a manner similar to the $\mathrm{Q}_{3}$ and $\mathrm{RAM}_{3}$ lines, except that they are the LSB of the Q register and RAM. |
| $\mathrm{C}_{\mathrm{n}}$ | I | The carry-in to the internal ALU. |
| $\mathrm{C}_{\mathrm{n}+4}$ | 0 | The carry-out from the internal ALU. |
| $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | O | The carry generate and the carry propagate outputs of the ALU, which may be used to perform a carry look-ahead operation over the 4 bits of the ALU. |
| OVR | O | Overflow. This signal is logically the exclusiveOR of the carry-in and the carry-out of the MSB of the ALU. This pin indicates that the result of the ALU operation has exceeded the capacity of the machine. It is valid only for the sign bit and assumes two's complement coding for negative numbers. |
| $\mathrm{F}=0$ | O | Open collector output that goes HIGH if the data on the ALU outputs ( $\mathrm{F}_{0,1,2,3}$ ) are all LOW. It indicates that the result of an ALU operation is zero (positive logic). |
| $\mathrm{F}_{3}$ | O | The most significant bit of the ALU output. |

## Electrical Characteristics Over the Operating Range $\left(\mathrm{V}_{\mathrm{CC}} \mathrm{Min} .=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{Max} .=5.5 \mathrm{~V}\right)^{[2]}$



## Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |  |

Notes:
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. Tested initially and after any design or process changes that may affect these parameters.

## Output Loads used for AC Performance Characteristics



All outputs except open drain


Open drain ( $\mathbf{F}=\mathbf{0}$ )

Notes:

1. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitance.
2. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.
3. Loads shown above are for commercial $(20 \mathrm{~mA}) \mathrm{I}_{\text {OL }}$ specifications only.

|  | Commercial | Military |
| :---: | :---: | :---: |
| $\mathrm{R}_{1}$ | $203 \Omega$ | $252 \Omega$ |
| $\mathrm{R}_{2}$ | $148 \Omega$ | $174 \Omega$ |

## Cycle Time and Clock Characteristics

| CY2901- | C |
| :--- | :---: |
| Read-Modify-Write Cycle (from selection <br> of A, B registers to end of cycle) | 31 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I = 432 or 632) | 32 MHz |
| Minimum Clock LOW Time | 15 ns |
| Minimum Clock HIGH Time | 15 ns |
| Minimum Clock Period | 31 ns |

For faster performance see CY7C901-23 specification.

## CY2901C Guaranteed Commercial Range AC Performance Characteristics

The tables below specify the guaranteed ACperformance of these devices over the Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanosecondsand are measured between the 1.5 V signallevels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. Alloutputs have maximum DCcurrentloads. See previouspage for loading circuit information.
This data applies to parts with the following numbers:
CY2901CPC, CY2901CDC, CY2901CLC

Combinatorial Propagation Delays. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}^{[5]}$

| To Output | $\mathbf{Y}$ | $\mathbf{F}_{\mathbf{3}}$ | $\mathbf{C}_{\mathbf{n}+\mathbf{4}}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | $\mathbf{F}=\mathbf{0}$ | $\mathbf{O V R}$ | $\mathbf{R A M}_{\mathbf{0}}$ | $\mathbf{Q}_{\mathbf{0}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | $\mathbf{Y}$ | $\mathbf{F}_{\mathbf{3}}$ | $\mathbf{C}_{\mathbf{n}+\mathbf{4}}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | $\mathbf{F}=\mathbf{0}$ | $\mathbf{O V R}$ | $\mathbf{R A M}_{\mathbf{3}}$ | $\mathbf{Q}_{\mathbf{3}}$ |
| A, B Address | 40 | 40 | 40 | 37 | 40 | 40 | 40 | - |
| D | 30 | 30 | 30 | 30 | 38 | 30 | 30 | - |
| $\mathrm{C}_{\mathbf{n}}$ | 22 | 22 | 20 | - | 25 | 22 | 25 | - |
| $\mathrm{I}_{012}$ | 35 | 35 | 35 | 37 | 37 | 35 | 35 | - |
| $\mathrm{I}_{345}$ | 35 | 35 | 35 | 35 | 38 | 35 | 35 | - |
| $\mathrm{I}_{678}$ | 25 | - | - | - | - | - | 26 | 26 |
| A Bypass ALU (I =2XX) | 35 | - | - | - | - | - | - | - |
| Clock (LOW to HIGH) | 35 | 35 | 35 | 35 | 35 | 35 | 35 | 28 |

## Set-Up and Hold Times Relative to Clock (CP) Input ${ }^{[5, ~ 6]}$



## Output Enable/Disable Times

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY2901C | $\overline{\text { OE }}$ | Y | 23 | 23 |

## Notes:

5. A dash indicates a propagation delay path or set-up time constraint does not exist.
6. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change."
7. Source addresses must be stable prior to the clock H L transition to allow time to access the source data before the latchesclose. The A address may then be changed. The B address could be changed if it is not
a destination; i.e. if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
8. The set-up time prior to the clock $L>H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time form stable A and B addresses to the clock $\mathrm{L} \downarrow \mathrm{H}$ transition, regardless of when the clock $\mathrm{H} \downarrow \mathrm{L}$ transition occurs.

CYPRESS
SEMICONDUCTOR

Cycle Time and Clock Characteristics ${ }^{[2]}$

| CY2901- | C |
| :--- | :---: |
| Read-Modify-Write Cycle (from selection <br> of A, B registers to end of cycle) | 32 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I = 432 or 632) | 31 MHz |
| Minimum Clock LOW Time | 15 ns |
| Minimum Clock HIGH Time | 15 ns |
| Minimum Clock Period | 32 ns |

For faster performance see CY7C901-27 specification.

## CY2901C Guaranteed Military Range AC Performance Characteristics

The tables below specify the guaranteed ACperformance of these devicesover the Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operatingtemperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanosecondsand are measured between the 1.5 V signallevels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DCcurrent loads. See "Electrical Characteristics" of this data sheet for loading circuit information.
This data applies to parts with the following numbers:
CY2901CDMB

Combinatorial Propagation Delays. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}^{[2,5]}$

| To Output | $\mathbf{Y}$ | $\mathbf{F}_{\mathbf{3}}$ | $\mathbf{C}_{\mathbf{n}}+\mathbf{4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | $\mathbf{F}=\mathbf{0}$ | $\mathbf{O V R}$ | $\mathbf{R A M}_{\mathbf{3}}$ | $\mathbf{Q}_{\mathbf{3}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | $\mathbf{Y}$ | $\mathbf{F}_{\mathbf{3}}$ | $\mathbf{C}_{\mathbf{n}}+\mathbf{4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | $\mathbf{F}=\mathbf{0}$ | $\mathbf{O V R}$ | $\mathbf{R A M}_{\mathbf{0}}$ | $\mathbf{Q}_{\mathbf{0}}$ |
| A, B Address | 48 | 48 | 48 | 44 | 48 | 48 | 48 | - |
| D | 37 | 37 | 37 | 34 | 40 | 37 | 37 | - |
| $\mathrm{C}_{\mathbf{n}}$ | 25 | 25 | 21 | - | 28 | 25 | 28 | - |
| $\mathrm{I}_{012}$ | 40 | 40 | 40 | 44 | 44 | 40 | 35 | - |
| $\mathrm{I}_{345}$ | 40 | 40 | 40 | 40 | 40 | 40 | 40 | - |
| $\mathrm{I}_{678}$ | 29 | - | - | - | - | - | 29 | 29 |
| A Bypass ALU (I =2XX) | 40 | - | - | - | - | - | - | - |
| Clock (LOW to HIGH) | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 33 |

Set-Up and Hold Times Relative to Clock (CP) Input[ ${ }^{[5,6]}$

| Input | CP: <br> Set-Up Time Before H | Hold Time After $\mathbf{H}$ - L | Set-Up Time Before L H | Hold Time <br> After L |
| :---: | :---: | :---: | :---: | :---: |
| A, B Source Address | 15 | $\begin{gathered} 2 \\ (\text { Note } 7 \text { ) } \end{gathered}$ | $\begin{gathered} 30,15+t_{\text {pwL }} \\ (\text { Note } 8) \end{gathered}$ | 2 |
| B Destination Address | 15 | - Do | ange | 2 |
| D | - | - | 25 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | 20 | 0 |
| $\mathrm{I}_{012}$ | - | - | 30 | 0 |
| $\mathrm{I}_{345}$ | - | - | 30 | 0 |
| $\mathrm{I}_{678}$ | 10 | - Do Not Change |  | 0 |
| $\mathrm{RAM}_{0,3}, \mathrm{Q}_{0,3}$ | - | - | 12 | 0 |

## Output Enable/Disable Times

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY2901C | $\overline{\mathrm{OE}}$ | Y | 25 | 25 |

SEMICONDUCTOR

## Ordering Information

| Read <br> Modify- <br> Write Cycle <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 31 | CY2901CDC | D18 | Commercial |
|  | CY2901CPC | P17 |  |
| 32 | CY2901CDMB | D18 | Military |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Cycle Time and Clock Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| MinimumClock LOW Time | $7,8,9,10,11$ |
| Minimum Clock HIGH Time | $7,8,9,10,11$ |

## Combinational Propagation Delays

| Parameters | Subgroups |
| :--- | :--- |
| From A, B Address to Y | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{F}_{3}$ | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| From A, B Address to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{F}=0$ | $7,8,9,10,11$ |
| From A, B Address to OVR | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{RAM}_{0,3}$ | $7,8,9,10,11$ |
| From D to Y | $7,8,9,10,11$ |
| From D to $\mathrm{F}_{3}$ | $7,8,9,10,11$ |
| From D to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| From D to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | $7,8,9,10,11$ |
| From D to $\mathrm{F}=0$ | $7,8,9,10,11$ |
| From D to OVR | $7,8,9,10,11$ |
| From D to RAM | $\mathbf{0}, 3$ |

Combinational Propagation Delays (Continued)

| Parameters | Subgroups |
| :---: | :---: |
| From $\mathrm{C}_{\mathrm{n}}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}=0$ | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to OVR | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}_{3}$ | 7,8,9,10,11 |
| From $\mathrm{I}_{12}$ to $\mathrm{C}_{\mathrm{n}}+4$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}=0$ | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to OVR | 7,8,9,10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10,11 |
| From $\mathrm{I}_{345}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}_{3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}=0$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to OVR | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{678}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{678}$ to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{678}$ to $\mathrm{Q}_{0,3}$ | 7, 8, 9, 10, 11 |
| From A Bypass ALU to Y ( $\mathrm{I}=2 \mathrm{XX}$ ) | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to Y | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{F}_{3}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{C}_{\mathrm{n}+4}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to F $=0$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to OVR | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{Q}_{0,3}$ | 7, 8, 9, 10, 11 |

## Set-Up and Hold Times Relative to Clock (CP) Input

| Parameters | Subgroups |
| :---: | :---: |
| A, B Source Address <br> Set-Up Time Before H L | 7, 8, 9, 10, 11 |
| A, B Source Address Hold Time After H L | 7, 8, 9, 10, 11 |
| A, B Source Address Set-UpTime Before L H | 7, 8, 9, 10, 11 |
| A, B Source Address Hold Time After L H | 7, 8, 9, 10, 11 |
| BDestination Address Set-Up Time Before H ${ }^{\text {\& }}$ | 7, 8, 9, 10, 11 |
| B Destination Address <br> Hold Time After H \$ | 7, 8, 9, 10, 11 |
| B Destination Address Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| B Destination Address Hold Time After L H | 7, 8, 9, 10, 11 |
| D Set-Up Time Before L $\dagger$ H | 7, 8, 9, 10, 11 |
| D Hold Time After L $\downarrow$ | 7, 8, 9, 10, 11 |
| $\mathrm{C}_{\mathrm{n}}$ Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| $\mathrm{C}_{\mathrm{n}}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{012}$ Set-Up Time Before L $\dagger \mathrm{H}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{012}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{345}$ Set-Up Time Before L $\dagger \mathrm{H}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{345}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Set-Up Time Before H ${ }^{\text {L }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Hold Time After H ¢ L | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Set-Up Time Before L $\dagger \mathrm{H}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{RAM}_{0}, \mathrm{RAM}_{3}, \mathrm{Q}_{0}, \mathrm{Q}_{3}$ <br> Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| $\mathrm{RAM}_{0}$, RAM $_{3}, \mathrm{Q}_{0}, \mathrm{Q}_{3}$ Hold Time After L H | 7, 8, 9, 10, 11 |

Document \#: 38-00008-B

SEMICONDUCTOR

## Features

- Fast
- CY2909A/11A has a 40-ns (min.) clock-to-output cycle time (commercial)
- CY2909/11 has a 40-ns (min.) clock-to-output cycle time (military)
- Low power
$-I_{C C}($ max. $)=70 \mathrm{~mA}$ (commercial)
$-I_{C C}($ max. $)=90 \mathrm{~mA}$ (military)
- $\mathbf{V}_{\mathbf{C C}}$ margin
$-5 \mathrm{~V} \pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- Infinitely expandable in 4-bit increments
- Capable of withstanding $>2001 \mathrm{~V}$ static discharge voltage
- Pin compatible and functional equivalent to AMD AM2909A/AM2911A


## Functional Description

The CY2909A and CY2911A are highspeed, four-bit-wide address sequencers intended to control the sequence of execution of micro-instructions contained in microprogram memory. They may be connected in parallel to expand the address width in 4-bit increments. Both devices are implementedin high-performance CMOS for optimum speed and power.
The CY2909A can select an address from any of four sources. They are: (1) a set of

## CMOS Micro Program Sequencers

four external direct inputs $\left(D_{i}\right)$; (2) external data stored in an internal register ( $\mathrm{R}_{\mathrm{i}}$ ); (3) a four-word-deep push/pop stack; or (4) a program counter register (which usually contains the last address plus one). The push/pop stack includes control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs $\left(\mathrm{Y}_{\mathrm{i}}\right)$ can be ORed with an external input for conditional skip or branch instructions. A ZERO input line forces the outputs to all zeros. The outputs are tri-state, controlled by the output enable ( $\overline{\mathrm{OE}}$ ) input.
The CY2911A is an identical circuit to the CY2909A, except the four OR inputs are removed and the D and R inputs are tied together. The CY2911A is available in a 20 -pin, 300 -mil package. The CY2909A is available in a 28 -pin, $600-\mathrm{mil}$ package.


CY2909A
CY2911A

## Maximum Ratings

(Abovewhich the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . > 2001 V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$
Ambient Temperaturewith
PowerApplied . . . . . . . . . . . . . . . . . . . . . . . $\quad 55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Output Current, into Outputs (LOW) ................. 30 mA
Electrical Characteristics Over the Operating Rangee ${ }^{[2]}$


Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



|  | Commercial | Military |
| :---: | :---: | :---: |
| R1 | $254 \Omega$ | $258 \Omega$ |
| R2 | $187 \Omega$ | $216 \Omega$ |

Switching Characteristics Over the Operating Range ${ }^{[2]}$

|  | Commercial |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Clock LOW Time | 20 |  | 20 |  | ns |
| Minimum Clock HIGH Time | 20 |  | 20 |  | ns |
| MAXIMUMCOMBINATORIALPROPAGATIONDELAYS |  |  |  |  |  |
| From Input To: | Y | $\mathrm{C}_{\mathrm{n}+4}$ | Y | $\mathrm{C}_{\mathrm{n}+4}$ | ns |
| $\mathrm{D}_{\mathrm{i}}$ | 17 | 22 | 20 | 25 | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | 29 | 34 | 29 | 34 | ns |
| $\mathrm{OR}_{\mathrm{i}}(\mathrm{CY} 2909 \mathrm{~A})$ | 17 | 22 | 20 | 25 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | 14 | - | 16 | ns |
| $\overline{\text { ZERO }}$ | 29 | 34 | 30 | 35 | ns |
| $\overline{\mathrm{OE}}$ LOW to Output | 25 | - | 25 | - | ns |
| $\overline{\overline{O E}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[5]}$ | 25 | - | 25 | - | ns |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{LH}$ | 39 | 44 | 45 | 50 | ns |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ LL | 39 | 44 | 45 | 50 | ns |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=\mathrm{HL}$ | 44 | 49 | 53 | 58 | ns |
| MINIMUM SET-UPAND HOLD TIMES (All Times Relative to Clock LOW-to-HIGH Transition) |  |  |  |  |  |
| From Input | Set-Up | Hold | Set-Up | Hold |  |
| $\overline{\mathrm{RE}}$ | 19 | 4 | 19 | 5 | ns |
| $\mathrm{R}_{\mathrm{i}}{ }^{[6]}$ | 10 | 4 | 12 | 5 | ns |
| Push/Pop | 25 | 4 | 27 | 5 | ns |
| FE | 25 | 4 | 27 | 5 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 18 | 4 | 18 | 5 | ns |
| $\mathrm{D}_{\mathrm{i}}$ | 25 | 0 | 25 | 0 | ns |
| $\mathrm{OR}_{\mathrm{i}}(\mathrm{CY} 2909 \mathrm{~A})$ | 25 | 0 | 25 | 0 | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | 25 | 0 | 29 | 0 | ns |
| $\overline{\text { ZERO }}$ | 25 | 0 | 29 | 0 | ns |

Notes:
5. Output Loading as in part (b) of AC Test Loads and Waveforms.
6. $\mathrm{R}_{\mathrm{i}}$ and $\mathrm{D}_{\mathrm{i}}$ are internally connected on the CY2911A. Use $\mathrm{R}_{\mathrm{i}}$ set-up and hold times for $D_{i}$ inputs.
Switching Waveforms


## Ordering Information

| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY2909ADC | D16 |  |
| CY2909ALC | L64 |  |
| CY2909APC | P15 |  |
| CY2909ADMB | D16 |  |
| CY2909ALMB | L64 |  |


| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY2911ADC | D6 |  |
| CY2911ALC | L61 |  |
| CY2911APC | P5 |  |
| CY2911ADMB | D6 |  |
| CY2911ALMB | L61 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| Minimum Clock LOW Time | $7,8,9,10,11$ |
| Minimum Clock HIGH Time | $7,8,9,10,11$ |
| MAXIMUMCOMBINATORIALPROPAGATION DELAYS |  |
| $\mathrm{D}_{\mathrm{i}}$ to Y | $7,8,9,10,11$ |
| $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ to Y | $7,8,9,10,11$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ to $\mathrm{Cn}+4$ | $7,8,9,10,11$ |
| $\mathrm{OR}_{\mathrm{i}}(2909 \mathrm{~A})$ to Y | $7,8,9,10,11$ |
| $\mathrm{OR}_{\mathrm{i}}(2909 \mathrm{~A})$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| $\mathrm{ZERO}_{4}$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| Clock HIGH, $^{2}, \mathrm{~S}_{0}=$ LH to Y | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ LH to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ LL to Y | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ LL to $\mathrm{C}_{\mathrm{n}+4}$ | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ HL to Y | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ HL to $\mathrm{C}_{\mathrm{n}+4}$ | $7,8,9,10,11$ |


| Parameters | Subgroups |
| :--- | :---: |
| MINIMUMSET-UPAND HOLDTIMES |  |
| $\overline{\mathrm{RE}}$ Set-Up Time | $7,8,9,10,11$ |
| $\overline{\mathrm{RE}}$ Hold Time | $7,8,9,10,11$ |
| Push/Pop Set-Up Time | $7,8,9,10,11$ |
| Push/Pop Hold Time | $7,8,9,10,11$ |
| FE Set-Up Time | $7,8,9,10,11$ |
| FE Hold Time | $7,8,9,10,11$ |
| $\mathrm{C}_{\mathrm{n}}$ Set-Up Time | $7,8,9,10,11$ |
| $\mathrm{C}_{\mathrm{n}}$ Hold Time | $7,8,9,10,11$ |
| $\mathrm{D}_{\mathrm{i}}$ Set-Up Time | $7,8,9,10,11$ |
| $\mathrm{D}_{\mathrm{i}}$ Hold Time | $7,8,9,10,11$ |
| $\mathrm{OR}_{\mathrm{i}}(2909 \mathrm{~A})$ Set-Up Time | $7,8,9,10,11$ |
| $\mathrm{OR}_{\mathrm{i}}(2909 \mathrm{~A})$ Hold Time | $7,8,9,10,11$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ Set-Up Time | $7,8,9,10,11$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ Hold Time | $7,8,9,10,11$ |
| $\overline{\mathrm{ZERO}} \mathrm{Set-Up} \mathrm{Time}$ | $7,8,9,10,11$ |
| $\overline{\mathrm{ZERO} H o l d ~ T i m e ~}$ | $7,8,9,10,11$ |

Document \#: 38-00009-B

## CMOS Microprogram Controller

## Features

- Fast
- CY2910AC has a 50-ns (min.) clock cycle; commercial
- CY2910AM has a 51-ns (min.) clock cycle; military
- Low power
$-I_{C C}($ max. $)=\mathbf{1 7 0} \mathbf{~ m A}$
- $\mathrm{V}_{\mathrm{CC}}$ margin of $\mathbf{5 V} \pm \mathbf{1 0 \%}$ commercial and military
- Sixteen powerful micro-instructions
- Three output enable controls for three-way branch
- Twelve-bit address word
- Four sources for addresses: microprogram counter (MPC), branch address bus, 9 -word stack internal holding register
- Internal 9-word by 12 -bit stack can be used for subroutine return address or data storage
- 12-bit internal loop counter
- Capable of withstanding greater than 2001V static discharge voltage
- Pin compatible and functional equivalent to the Am2910A and Am29C10A


## Functional Description

The CY2910A is a standalone microprogram controller that selects, stores, retrieves, manipulates, and tests addresses that control the sequence of execution of instructionsstored in an external memory. All addresses are 12-bit binary values that designatean absolute memory location.
The CY2910A, as illustrated in the block diagram, consists of a 9 -word by 12 -bit LIFO (Last-In-First-Out) stack and SP (Stack Pointer), a 12-bit RC (Register/ Counter), a 12-bit MPC (MicroProgram

Counter) and incrementer, a 12-bit-wide by 4 -input multiplexer, and the required data manipulation and control logic.
Theoperation performed is determined by four input instructionlines $\left(\mathrm{I}_{0}\right.$ to $\left.\mathrm{I}_{3}\right)$ that in turn select the (internal) source of the next micro-instruction to be fetched. This address is output on the $\mathrm{Y}_{0}-\mathrm{Y}_{11}$ pins. Two additionalinputs ( $\overline{\mathrm{CC}}$ and $\overline{\mathrm{CCEN}}$ ) are provided that are examined during certain instructions and enable the user to make the execution of the instruction either unconditional or dependent upon an external test.
The CY2910A is a pin-compatible, func-tional-equivalent, improved-performance replacementfor the Am2910A.
The CY2910A is fabricated using an advanced 1.2-micron CMOS process that eliminateslatch-up, results in ESD protection over 2001 V , and achieves superior performanceand low-power dissipation.


## Selection Guide

| Minimum Clock Cycle (ns) | Stack Depth (words) | Operating Range | Part Number |
| :---: | :---: | :---: | :---: |
| 50 | 9 | Commercial | CY2910AC |
| 51 | 9 | Military | CY2910AM |

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 10 to Pin 30) ......................... $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High ZState ........................... $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Input Voltage
-3.0 V to +7.0 V

| Output Current into Outputs (LOW) ............... 30 mA |  |  |
| :---: | :---: | :---: |
| Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V (Per MIL-STD-883 Method 3015) |  |  |
| Latch-Up Curre | utputs) | $>200 \mathrm{~mA}$ |
| Operating Range |  |  |
| Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over Commercial and Military Operating Rangel ${ }^{[2,3]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | -10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | -1.6 |  | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | 8 |  | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ | -40 | +40 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | OutputShort Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | SupplyCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max. |  | 170 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Output Load for AC Performance Characteristics ${ }^{[6,7]}$



## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information
3. $\mathrm{V}_{\mathrm{CC}}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{Max} .=5.5 \mathrm{~V}$
4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

## Switching Waveforms


5. Tested initially and after any design or process changes that may affect these parameters.
6. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring, and stray capacitance.
7. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.

## Guaranteed AC Performance Characteristics

The tables below specify the guaranteed AC performance of the CY2910A over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and the military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature ranges with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels.
Theinputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DCcurrent loads.

Clock Requirements ${ }^{[2, ~ 8]}$

|  | Commercial | Military |
| :--- | :---: | :---: |
| Minimum Clock LOW | 20 | 25 |
| Minimum Clock HIGH | 20 | 25 |
| Minimum Clock Period I $=14$ | 50 | 51 |
| MinimumClock Period I $=8,9,15[9]$ | 50 | 50 |

Combinatorial Propagation Delays $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)^{[2,8]}$

| To Output | Commercial |  |  | Military |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Y | $\overline{\mathbf{P L}}, \overline{\mathbf{V E C T}}, \overline{\mathrm{MAP}}$ | $\overline{\text { FULL }}$ | Y | $\overline{\text { PL }}, \overline{\mathrm{VECT}}, \overline{\text { MAP }}$ | $\overline{\text { FULL }}$ |
| $\mathrm{D}_{0}-\mathrm{D}_{11}$ | 20 | - | - | 25 | - | - |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | 35 | 30 | - | 40 | 35 | - |
| CC | 30 | - | - | 36 | - | - |
| CCEN | 30 | - | - | 36 | - | - |
| $\begin{aligned} & \text { CPI }=8,9,15 \\ & \text { (Note9) } \end{aligned}$ | 40 | - | 31 | - | - | 35 |
| CP All Other I | 40 | - | 31 | 46 | - | 35 |
| $\overline{\mathrm{OE}}$ <br> (Note 10) | $\begin{aligned} & 25 \\ & 27 \end{aligned}$ | - | - | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | - | - |

Minimum Set-Up and Hold Times Relative to clock LOW-to-HIGH transition $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)^{[2]}$

|  | Commercial |  | Military |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Set-Up | Hold | Set-Up | Hold |
| DI RC | 16 | 0 | 16 | 0 |
| DI MPC | 30 | 0 | 30 | 0 |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | 35 | 0 | 38 | 0 |
| $\overline{\mathrm{CC}}$ | $\overline{\mathrm{CCEN}}$ | 24 | 0 | 35 |
| CI | 24 | 0 | 35 | 0 |
| $\overline{\text { RLD }}$ | 18 | 0 | 18 | 0 |

## Notes:

8. A dash indicates that a propagation delay path or set-up time does not exist.
9. These instructions are dependent upon the register/counter. Use the shorter delay times if the previous instruction either does not change
the register/counter or could only decrement it. Use the longer delay if the instruction prior to the clock was 4 or 12 or if RLD was LOW.
10. The enable/disable times are measured to a 0.5 V change on the output voltage level with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.

## Table of Instructions

| $\mathrm{I}_{3}-\mathrm{I}_{0}$ | Mnemonic | Name | REG/ <br> CNTR <br> Contents | Result |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\overline{\mathrm{CCEN}}=\mathrm{L} \text { and } \overline{\mathrm{CC}}=\mathrm{H}$ |  | $\overline{\text { Pass }} \overline{\mathrm{CCEN}}=\mathrm{H} \text { or } \overline{\mathrm{CC}}=\mathrm{L}$ |  | $\begin{aligned} & \text { REG/ } \\ & \text { CNTR } \end{aligned}$ | Enable |
|  |  |  |  | Y | STACK | Y | STACK |  |  |
| 0 | JZ | Jump Zero | X | 0 | Clear | 0 | Clear | Hold | PL |
| 1 | CJS | Cond JSB PL | X | PC | Hold | D | Push | Hold | PL |
| 2 | JMAP | Jump Map | X | D | Hold | D | Hold | Hold | Map |
| 3 | CJP | Cond Jump PL | X | PC | Hold | D | Hold | Hold | PL |
| 4 | PUSH | Push/Cond LDCNTR | X | PC | Push | PC | Push | (Note 11) | PL |
| 5 | JSPR | Cond JSB R/PL | X | R | Push | D | Push | Hold | PL |
| 6 | CJV | Cond Jump Vector | X | PC | Hold | D | Hold | Hold | Vect |
| 7 | JRP | Cond Jump R/PL | X | R | Hold | D | Hold | Hold | PL |
| 8 | RFCT | Repeat Loop, CNTR $\neq 0$ | $\neq 0$ | F | Hold | F | Hold | Dec | PL |
|  |  |  | $=0$ | PC | Pop | PC | Pop | Hold | PL |
| 9 | RPCT | $\begin{aligned} & \text { Repeat PL, } \\ & \text { CNTR } \neq 0 \end{aligned}$ | $\neq 0$ | D | Hold | D | Hold | Dec | PL |
|  |  |  | $=0$ | PC | Hold | PC | Hold | Hold | PL |
| 10 | CRTN | Cond RTN | X | PC | Hold | F | Pop | Hold | PL |
| 11 | CJPP | Cond Jump PL \& Pop | X | PC | Hold | D | Pop | Hold | PL |
| 12 | LDCT | LD Cntr \& Continue | X | PC | Hold | PC | Hold | Load | PL |
| 13 | LOOP | Test End Loop | X | F | Hold | PC | Pop | Hold | PL |
| 14 | CONT | Continue | X | PC | Hold | PC | Hold | Hold | PL |
| 15 | TWB | Three-Way Branch | $\neq 0$ | F | Hold | PC | Pop | Dec | PL |
|  |  |  | =0 | D | Pop | PC | Pop | Hold | PL |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
$\mathrm{X}=$ Don't Care
Note:
11. If $\overline{\mathrm{CCEN}}=\mathrm{L}$ and $\overline{\mathrm{CC}}=\mathrm{H}$, then hold; else load.

Ordering Information

| Clock Cycle <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 50 | CY2910A-DC | D18 | Commercial |
|  | CY2910A-JC | J 67 |  |
|  | CY2910A-LC | L67 |  |
|  | CY2910A-PC | P17 |  |
| 51 | CY2910A-DMB | D18 |  |
|  | CY2910A-LMB | L67 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Clock Requirements

| Parameters | Subgroups |
| :---: | :--- |
| MinimumClock LOW | $7,8,9,10,11$ |

Minimum Set-Up and Hold Times

| Parameters | Subgroups |
| :--- | :--- |
| DI RCSet-Up Time | $7,8,9,10,11$ |
| DI RCHold Time | $7,8,9,10,11$ |
| DI MPC Set-Up Time | $7,8,9,10,11$ |
| DI MPCHold Time | $7,8,9,10,11$ |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ Set-Up Time | $7,8,9,10,11$ |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ Hold Time | $7,8,9,10,11$ |
| $\overline{\text { CCSet-Up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { CC Hold Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { CCEN Set-Up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { CCEN Hold Time }}$ | $7,8,9,10,11$ |
| CI Set-Up Time | $7,8,9,10,11$ |
| CI Hold Time | $7,8,9,10,11$ |
| $\overline{\text { RLD Set-Up Time }}$ | $7,8,9,10,11$ |
| $\overline{\text { RLD }}$ Hold Time | $7,8,9,10,11$ |

## Combinational Propagation Delays

| Parameters | Subgroups |
| :--- | :--- |
| From $\mathrm{D}_{0}-\mathrm{D}_{11}$ to Y | $7,8,9,10,11$ |
| From $\mathrm{I}_{0}-\mathrm{I}_{3}$ to Y | $7,8,9,10,11$ |
| From $\mathrm{I}_{0}-\mathrm{I}_{3}$ to $\overline{\mathrm{PL}}, \overline{\mathrm{VECT}}, \overline{\mathrm{MAP}}$ | $7,8,9,10,11$ |
| From $\overline{\mathrm{CC}}$ to Y | $7,8,9,10,11$ |
| From $\overline{\mathrm{CCEN}}$ to Y | $7,8,9,10,11$ |
| From CP $(\mathrm{I}=8,9,15)$ to $\overline{\mathrm{FULL}}$ | $7,8,9,10,11$ |
| From CP (All Other I) to Y | $7,8,9,10,11$ |
| From $\mathrm{CP}($ All Other I) to $\overline{\mathrm{FULL}}$ | $7,8,9,10,11$ |

Document \#: 38-00010-B

## Features

- Fast
- CY7C510-45 has a 45-ns (max.) clock cycle (commercial)
- CY7C510-55 has a 55-ns (max.) clock cycle (military)
- Low power
$-I_{C C}($ max. at 10 MHz$)=100 \mathrm{~mA}$ (commercial)
$-I_{C C}(\max$. at 10 MHz$)=\mathbf{1 1 0} \mathbf{~ m A}$ (military)
- $\mathrm{V}_{\mathrm{CC}}$ margin $\mathbf{5 V} \pm \mathbf{1 0 \%}$
- All parameters guaranteed over commercial and military operating temperature range
- $16 \times 16$ bit parallel multiplication with accumulation to 35-bit result
- Two's complement or unsigned magnitude operation
- Capable of withstanding greater than 1001V static discharge voltage
- Pin compatible and functional equivalent to Am29510 and TMC2110


## Functional Description

The CY7C510 is a high-speed $16 \times 16$ parallel multiplier accumulator that operates with a 45 -ns clocked multiply accumulate (MAC) time ( $22-\mathrm{MHz}$ multiply accumulate rate). The operands may be specified as either two's complement or unsigned magnitude 16 -bit numbers. The accumulator functions include loading the accumu-
lator with the current product, adding or subtracting the accumulator contents and the current product, or preloading the accumulatorfrom the external world.
All inputs (data and instruction) and outputs are registered. These independently clocked registers are positive edge-triggered D-type flip-flops. The 35-bit accumulator/output register is divided into a 3 -bit extended product (XTP), a 16-bit most significant product (MSP), and a 16 -bit least significant product (LSP). The XTP and the MSP have dedicated ports for three-state output; the LSP is multiplexer with the Y-input. The 35 -bit accumulator/ output register may be preloaded through the bidirectional output ports.


## Selection Guide

|  |  | CY7C510-45 | CY7C510-55 | CY7C510-65 | CY7C510-75 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| MaximumMultiply- <br> Accumulate Time(ns) | Commercial | 45 | 55 | 65 | 75 |
|  | Military |  | 55 | 65 | 75 |

## Functional Description (continued)

TheCY7C510 incorporates a 16-bit parallel multiplier followed by a35-bit accumulator. All inputs (data and instruction) and outputs are registered. The 7C510 is divided into four sections: the input section, the $16 \times 16$ asynchronous multiplier array, the accumulator, and the output/preload section.
The input section has two 16-bit operand input registers for the $S$ and $Y$ operands, clocked by the rising edge of CLK $X$ and CLK Y, respectively. The four-bit instruction register (TC, RND, ACC, SUB) is clocked by the rising edge of the logical OR of CLK X and CLK Y.
The $16 \times 16$ asynchronous multiplier array produces the 32-bit product of the input operands. Either two's complement or unsigned magnitude operation is selected, based on instruction bit TC. If rounding is selected, (RND = 1), a " 1 " is added to the MSB of the LSP (position $\mathrm{P}_{15}$ ). The 32-bit product is zero-filled or signextendedas appropriate and passed as a 35 -bit number to the accumulatorsection.
The accumulator function is controlled by ACC, SUB, and PREL. Four functions may be selected: the accumulator may be loaded with the current product; the product may be added to the accumulator contents; the accumulator contents may be subtracted from the current product; or the accumulator may be preloaded from the bidirectional ports.
Theoutput/preloadsectioncontainsthe accumulator/output register and the bidirectional ports. This section is controlled by the signals PREL, $\overline{\text { OEX }}, \overline{\text { OEM, and }} \overline{\text { OEL. When PREL is HIGH, the }}$ output buffers are in high-impedance state. When the controls $\overline{\mathrm{OEX}}, \overline{\mathrm{OEM}}$, and $\overline{\mathrm{OEL}}$ are also HIGH, data present at the output pins will be preloaded into the appropriate accumulator register at the rising edge of CLK $P$. When PREL is LOW, the $\overline{O E X}, \overline{O E M}$, and OEL signals are enable controls for their respective threestate output ports.
Pin Configurations




## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## Accumulator Function Table

| PREL | ACC | SUB | P | Operation |
| :---: | :---: | :---: | :---: | :--- |
| L | L | X | Q | Load |
| L | H | L | Q | Add |
| L | H | H | Q | Subtract |
| H | X | X | PL | Preload |

## Pin Definitions

| Signal <br> Name | I/O | Description | Signal <br> Name | I/O | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}_{15}-\mathrm{X}_{0}$ | I | X-Input Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude. | $\overline{\overline{O E L}}$ | I | Output Enable Least. When LOW, the LSP bidirectional port is enabled for output. When HIGH, the output drivers are disabled |
| $\begin{aligned} & \mathrm{Y}_{15}-\mathrm{Y}_{0} \\ & \left(\mathrm{P}_{15}-\mathrm{P}_{0}\right) \end{aligned}$ | I/O | Y-Input Data/LSP Output Data. When this port is used to input a Y value, the 16-bit |  |  | (high impedance) and the MSP port may be used for preloading. See Preload Function Table. |
|  |  | ment or unsigned magnitude. This bidirectional port is multiplexed with the LSP output $\left(\mathrm{P}_{15}-\mathrm{P}_{0}\right)$, and can also be used to preload the LSP register. | PREL | I | Preload. When HIGH, the three bidirectional ports may be used to preload data into the accumulator register at the rising edge of CLK P. The three-state controls ( $\overline{\mathrm{OEX}}$, $\overline{\mathrm{OEM}}, \overline{\mathrm{OEL}}$ ) must be HIGH to preload data. |
| $\mathrm{P}_{34}-\mathrm{P}_{32}$ | I/O | Extended Product (XTP) Output Data. This port is bidirectional. The extended product emerges through this port. The XTP register may also be preloaded through this port. |  |  | When LOW, the accumulated product is loaded into the accumulator/output register at the rising edge of CLK P. The output drivers must be enabled ( $\overline{\mathrm{OEX}}, \overline{\mathrm{OEM}}, \overline{\mathrm{OEL}}$ must be LOW) for the accumulated product to be output. Ordinarily, PREL, $\overline{\mathrm{OEX}}$, $\overline{\mathrm{OEM}}$, and $\overline{\mathrm{OEL}}$ are tied together. See Accumulator Function Table. |
| $\mathrm{P}_{31}-\mathrm{P}_{16}$ | I/O | MSP Output Data. This port is bidirectional. The most significant product emerges through this port. The MSP register may also be preloaded through this port. |  |  |  |
| $\mathrm{P}_{15}-\mathrm{P}_{0}$ | I/O | LSP Output Data. This port is bidirectional. The least significant product emerges through this port. The LSP register may also be preloaded through this port. | TC | I | Two's Complement Control. When HIGH, the 7C510 is in two's complement mode, where the input and output data are interpreted as two's complement numbers. The device is in unsigned magnitude mode when TC is LOW. This control is loaded into the instruction register at the rising edge of CLK X + CLK Y. |
| CLK X | I | X-Register Clock. X-Input data are latched into the X -register at the rising edge of CLK X . |  |  |  |
| CLK Y | I | Y-Register Clock. Y-Input data are latched into the Y-register at the rising edge of CLK Y. | RND | I | Round Control. When HIGH, rounding is enabled and a " 1 " is added to the MSB of the |
| CLK P | I | Product Register Clock. XTP, MSP, and LSP are latched into their respective registers at the rising edge of CLK P. If preload is se- |  |  | LSP $\left(\mathrm{P}_{15}\right)$. When LOW, the product is unchanged. This control is loaded into the instruction register at the rising edge of CLK X + CLK Y. |
|  |  | lected, these registers are loaded with the preload data at the output pins via the bidirectional ports. If preload is not selected, these registers are loaded with the current accumulatedproduct. | ACC | I | AccumulateControl. When HIGH, the accumulator/output register contents are added to or subtracted from the current product (XY) and this result is stored back into the accumulator/output register. When LOW, |
| $\overline{\text { OEX }}$ | I | Output Enable Extended. When LOW, the extended product bidirectional port is enabled for output. When HIGH, the output drivers are disabled (high impedance) and the XTP port may be used for preloading. See Preload Function Table. |  |  | the product is loaded into the accumulator register, overwriting the current contents. This control is loaded into the instruction register at the rising edge of CLK X + CLK Y. |
| $\overline{\text { OEM }}$ | I | Output Enable Most. When LOW, the MSP bidirectional port is enabled for output. When HIGH, the output drivers are disabled (high impedance) and the MSP port may be used for preloading. See Preload Function Table. | SUB | I | Subtract Control. When both ACC and SUB are HIGH, the accumulator register contents are subtracted from the current product XY and this result is written back into the accumulator register. When ACC is HIGH and SUB is LOW, the accumulator register contents and current product are summed, then written back to the accumulator register. This control is loaded into the instruction register at the rising edge of CLK X + CLK Y. See Accumulator Function Table. |

## CY7C510 Input Formats

Fractional Two's Complement Input



Unsigned Fractional Input


Unsigned Integer Input


## CY7C510 Output Formats

Two's Complement Fractional Output


XTP MSP Two's Complement Integer Output

| 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $-2^{34}$ | $2^{33}$ | $2^{32}$ | $2^{31}$ | $2^{30}$ | $2^{29}$ | $2^{28}$ | $2^{27}$ | $2^{26}$ | $2^{25}$ | $2^{24}$ | $2^{23}$ | $2^{22}$ | $2^{21}$ | $2^{20}$ | $2^{19}$ | $2^{18}$ | $2^{17}$ | $2^{16}$ | $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ |
| $2^{1}$ | $2^{0}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | (Sign)

## Unsigned Fractional Output

| XTP | MSP |  |  |  |  |  |  |  |  | Unsigned Fractional Output |  |  |  |  |  |  |  |  |  |  |  | LSP |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{llll}34 & 33 & 32\end{array}$ | 3130 | 2928 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{array}{lll}2^{2} & 2^{1} & 2^{0}\end{array}$ | $2^{-1} 2-2$ | $2^{-3} 2^{-4}$ | -5 | 2-6 | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | -12 | $2^{-13}$ | 24 | $2^{-15}$ | 2-16 |  | $2^{-18}$ | $2^{-19}$ | $2^{-20}$ | 1 | $2-22$ |  | $2^{-24}$ |  | ${ }^{-26}$ |  | $2-2$ | $2-29$ | $2^{-30}$ |  |  |

## Unsigned Integer Output

XTP MSP

## LSP

| 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | $2^{34} 2^{33} 2^{32} 2^{31} 2^{30} 2^{29} 2^{28} 2^{27} 2^{26} 2^{25} 2^{24} 2^{23} 2^{22} 2^{21} 2^{20} 2^{19} 2^{18} 2^{17} 2^{16} 2^{15} 2^{14} 2^{13} 2^{12} 2^{11} 2^{10} 2^{9} 2^{8}$

Electrical Characteristics the Over Operating Range ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | Output HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | -0.4 |  | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {OL }}=0.4 \mathrm{~V}$ |  | 4.0 |  | mA |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1}$ | Input Current, Max. Input Voltage | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  | 10 | mA |
| $\mathrm{IOS}^{[3]}$ | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  | -3 | -30 | mA |
| IozL | Output OFF (High Z) Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |  |  | -25 | $\mu \mathrm{A}$ |
| IOZH | Output OFF (High Z) Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |  | 25 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)^{[4]}$ | Supply Current (Quiescent) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=$ [GND to $\mathrm{V}_{\text {IL }}$ ] or [ $\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{CC}}$ ] |  |  | 30 | mA |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)^{[4]}$ | Supply Current (Quiescent) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{IN}} \geq 3.85 \mathrm{~V}, \\ & 0.4 \mathrm{~V} \geq \mathrm{V}_{\mathrm{IN}} \geq \mathrm{GND} \end{aligned}$ | Commercial |  | 20 | mA |
|  |  |  | Military |  | 25 |  |
| $\mathrm{I}_{\mathrm{CC}}(\text { Max. })^{[4]}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{f}_{\text {CLK }}=10 \mathrm{MHz}$ | Commercial |  | 100 | mA |
|  |  |  | Military |  | 110 |  |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| C $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 10 | pF |  |

## Output Loads used for AC Performance Characteristics



Normal Load (Load 1)


Three-State Delay Load (Load 2)

Equivalent to: THÉVENIN EQUIVALENT


7C510-7

Notes:
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. For $\mathrm{I}_{\mathrm{CC}}$ measurements, the outputs are three-stated. Two quiescent figures are given for different input voltage ranges. To calculate $\mathrm{I}_{\mathrm{CC}}$ at
any given frequency, use $30 \mathrm{~mA}+\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})$ where $\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})=(7 \mathrm{~mA}$ / $\mathrm{MHz}) \times$ Clock Frequency for the commercial temperature range. $I_{C C}(A C)=(8 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for military temperature range.
5. Tested initially and after any design or process changes that may affect these parameters.

## Switching Characteristics Over Operating Range ${ }^{[2]}$

| Parameters | Description |  | 7C510-45 |  | 7C510-55 |  | 7C510-65 |  | 7C510-75 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {MA }}$ | Multiply Accumulate Time |  |  | 45 |  | 55 |  | 65 |  | 75 | ns |
| $\mathrm{ts}_{5}$ | Set-Up Time |  | 20 |  | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| trw | Clock Pulse Width |  | 25 |  | 25 |  | 30 |  | 30 |  | ns |
| tPDP | Output Clock to P |  |  | 30 |  | 30 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\text {PDY }}$ | Output Clock to Y |  |  | 30 |  | 30 |  | 35 |  | 35 | ns |
| $t_{\text {PHZ }}$ | OEX, OEM to P; <br> OEL to Y (Disable Time) | HIGH to Z |  | 25 |  | 25 |  | 30 |  | 30 | ns |
| $t_{\text {PLZ }}$ |  | LOW to Z |  | 25 |  | 25 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\text {PZH }}$ | OEX, OEM to P; OEL to Y (Enable Time) | Z to HIGH |  | 30 |  | 30 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\text {PZL }}$ |  | Z to LOW |  | 30 |  | 30 |  | 35 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HCL}}$ | Relative Hold Time |  | 0 |  | 0 |  | 0 |  |  |  | ns |

Test Waveforms

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| All tpd's | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{OH}} \longrightarrow 1.5 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{OL}} \longrightarrow \longrightarrow 1$ |
| tPHZ | 0.0 V |  |
| ${ }^{\text {tPLZ }}$ | 2.6 V | $\mathrm{V}_{\mathrm{OL}} \frac{0.5 \mathrm{~V} \frac{\downarrow}{4} /{ }_{\mathrm{t}}}{2.6 \mathrm{~V}}$ |
| ${ }^{\text {tPZH }}$ | 0.0 V | $0.0 \mathrm{~V} \longrightarrow-\frac{1.5 \mathrm{~V}}{} \mathrm{~V}_{\mathrm{OH}}$ |
| ${ }^{\text {t PZL }}$ | 2.6 V |  |

7C510-8

## Set-Up and Hold Time ${ }^{[6]}$



Notes:
6. Cross hatched area is don't care condition.

## Pulse Width ${ }^{[7]}$



[^47]
## CY7C510 Timing Diagram



## Preload Timing Diagram



7C510-12

## Three-State Timing Diagram



7C510-13

SEMICONDUCTOR

## Typical DC and AC Characteristics




NORMALIZED ICC vs. FREQUENCY


7C510-14 SEMICONDUCTOR

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 45 | CY7C510-45DC | D30 | Commercial |
|  | CY7C510-45GC | G68 |  |
|  | CY7C510-45JC | J81 |  |
|  | CY7C510-45LC | L81 |  |
|  | CY7C510-45PC | P29 |  |
| 55 | CY7C510-55DC | D30 | Commercial |
|  | CY7C510-55GC | G68 |  |
|  | CY7C510-55JC | J81 |  |
|  | CY7C510-55LC | L81 |  |
|  | CY7C510-55PC | P29 |  |
|  | CY7C510-55DMB | D30 | Military |
|  | CY7C510-55GMB | G68 |  |
|  | CY7C510-55LMB | L81 |  |
| 65 | CY7C510-65DC | D30 | Commercial |
|  | CY7C510-65GC | G68 |  |
|  | CY7C510-65JC | J81 |  |
|  | CY7C510-65LC | L81 |  |
|  | CY7C510-65PC | P29 |  |
|  | CY7C510-65DMB | D30 | Military |
|  | CY7C510-65GMB | G68 |  |
|  | CY7C510-65LMB | L81 |  |
| 75 | CY7C510-75DC | D30 | Commercial |
|  | CY7C510-75GC | G68 |  |
|  | CY7C510-75JC | J81 |  |
|  | CY7C510-75LC | L81 |  |
|  | CY7C510-75PC | P29 |  |
|  | CY7C510-75DMB | D30 | Military |
|  | CY7C510-75GMB | G68 |  |
|  | CY7C510-75LMB | L81 |  |

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{I}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}($ Max. $)$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{MA}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{S}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PW }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PDP }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PDY}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PHZ }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PLZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HCL}}$ | $7,8,9,10,11$ |

Document \#: 38-00014-C

## $16 \times 16$ Multipliers

## Features

- Fast
-38-ns clock cycle (commercial)
-42-ns clock cycle (military)
- Low power
$-I_{C C}($ max. at 10 MHz$)=100 \mathrm{~mA}$ (commercial)
$-\mathbf{I}_{\text {CC }}$ (max. at 10 MHz$)=110 \mathrm{~mA}$ (military)
- $\mathbf{V}_{\text {CC }}$ margin of $\mathbf{5 V} \pm \mathbf{1 0 \%}$
- All parameters guaranteed over commercial and military operating temperature range
- $16 \times 16$ bit parallel multiplication with full precision 32-bit product output
- Two's complement, unsigned magnitude, or mixed-mode multiplication
- CY7C516 is pin compatible and functionally equivalent to Am29516, MPY016K, MPY016H
- CY7C517 is pin compatible and functionally equivalent to Am29517


## Functional Description

The CY7C516/517 are high-speed $16 \times 16$ parallel multipliers that operate at $38-\mathrm{ns}$ clocked multiply times ( $26-\mathrm{MHz}$ multiplication rate). The two input operands may
be independently specified as either two's complement or unsigned magnitude numbers. Controls are provided for rounding and format adjustment of the full-precision 32-bit product.
On the 7C516, individually clocked input and output registers are provided to maximize throughput and to simplify bus interfacing. On the 7C517, a single clock (CLK) is provided, along with three register enables. This facilitates the use of the 7C517 in microprogrammed systems. The input andoutput registers arepositive-edge-triggered D-type flip-flops. The output register may be made transparent for asynchronous output.

## Logic Block Diagram

CY7C516


7C516-1

CY7C517


## Selection Guide

|  |  | 7C516-38 <br> 7C517-38 | 7C516-42 <br> 7C517-42 | 7C516-45 <br> 7C517-45 | 7C516-55 <br> 7C517-55 | 7C516-75 <br> 7C517-75 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| MaximumMultiply Time <br> Clocked/Unclocked(ns) | Commercial | $38 / 58$ |  | $45 / 65$ | $55 / 75$ | 75/100 |
|  | Military |  | $42 / 65$ |  | $55 / 75$ | $75 / 100$ |

## Notes:

1. 38 -ns version available in cerDIP, LCC, PLCC, and PGA packages only.

Functional Description (continued)
Two output modes may be selected by using the output multiplexer control, MSPSEL. Holding MSPSEL LOW causes the most significant product (MSP) to be available at the dedicated output port. The LSP is simultaneously available at the bidirectional port sharedwith the Y inputs.

The other mode of output involves toggling the MSPSEL control, to allow both the MSP and LSP to be available for output through the dedicated 16-bit output port.

## Pin Configurations



## Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[2]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Note:
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## CY7C516 Only

CLKX I X-Register Clock. X-input data and TCX are latched in at the rising edge of CLK X.
CLK Y I Y-Register Clock. Y-input data and TCY are latched in at the rising edge of CLK Y.

## CY7C517 Only

| Signal <br> Name | I/O | Description |
| :--- | :---: | :--- |

CLK M I MSP Register Clock. The most significant product (MSP) is latched in at the MSP Register at the rising edge of CLK M.
CLK L I LSP Register Clock. The least significant product (LSP) is latched in at the LSP Register at the rising edge of CLKL.

CLK I Clock. All enabled registers latch in their data at the rising edge of CLK
$\overline{\text { ENX }} \quad$ I $\quad \mathrm{X}$-RegisterEnable. When $\overline{\mathrm{ENX}}$ is LOW, the X register is enabled. X -input data and TCX will be latched in at the rising edge of CLK when the register is enabled. When ENX is HIGH, the X register is in hold mode.
$\overline{\text { ENY }} \quad$ I Y-RegisterEnable. $\overline{\text { ENY }}$ enables the Y register (see ENX).
$\overline{\mathrm{ENP}} \quad$ I Product Register Enable. $\overline{\mathrm{ENP}}$ enables the product register. Both the MSP and LSP sections are enabled by ENP (see ENX).

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)
Ambient Temperature UnderBias ....... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential........ -0.5 V to +7.0 V
DC Input Voltage ........................ -0.5 V to +7.0 V
DC Voltage Applied to Outputs . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ Max.
Output Current into Outputs (LOW) ................. 10 mA
Static Discharge Voltage .............................. $\quad>1000 \mathrm{~V}$
(Per MIL-STD-883 Method 3015)
Pin Definitions

| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{X}_{15}-\mathrm{X}_{0}$ | I | X-Input Data. This 16-bit number may be interpreted as two's complement or unsignedmagnitude. |
| $\begin{aligned} & \mathrm{Y}_{15}-\mathrm{Y}_{0} \\ & \left(\mathrm{P}_{15}-\mathrm{P}_{0}\right) \end{aligned}$ | $\begin{aligned} & \mathrm{I} \\ & \mathrm{O} \end{aligned}$ | Y-Input/LSP Output Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude. |
| $\begin{aligned} & \mathrm{P}_{31}-\mathrm{P}_{16} \\ & \left(\mathrm{P}_{15}-\mathrm{P}_{0}\right) \end{aligned}$ | O | MSP-Out/LSP-Out. This 16-bit port may carry either the MSP $\left(\mathrm{P}_{31}-\mathrm{P}_{16}\right)$ or the LSP ( $\mathrm{P}_{15}-\mathrm{P}_{0}$ ). |
| FT | I | The MSP and LSP registers are made transparent (asynchronous operation) if FT is HIGH. |
| FA | I | Format Adjust Control. If FA is HIGH, a full 32-bit product is output. If FA is LOW, a left-shifted product is output, with the sign bit replicated in the LSP. FA must be HIGH for two's complement integer, unsigned magnitude, andmixed-modemultiplication. |
| $\overline{\text { MSPSEL }}$ | I | Output Multiplexer Control. When MSPSEL is LOW, the MSP is available for output at the MSP output port, and the LSP is available at the Y input/LSP output port. When MSPSEL is HIGH, the LSP is available at both ports (above) and the MSP is not available. |
| RND | I | Round Control. When RND is HIGH, a one is added to the MSB of the LSP. This position is dependent on the FA control; FA = HIGH means RND adds to the $2^{-15}$ bit $\left(\mathrm{P}_{15}\right)$, $\mathrm{FA}=$ LOW means RND adds to the $2^{-16}$ bit ( $\mathrm{P}_{14}$ ). |
| TCX | I | Two's Complement Control X. X-input data are interpreted as two's complement when TCX is HIGH. TCX LOW means the data are interpreted as unsigned magnitude. |
| TCY | I | Two's Complement Control Y. Y-input data are interpreted as two's complement when TCY is HIGH. TCY LOW means the data are interpreted as unsigned magnitude. |

## Input Formats (All Devices)

## Fractional Two's Complement Input Format



Input Formats (All Devices) (continued)
Integer Two's Complement Input Format
$\mathrm{TCX}, \mathrm{TCY}=1$


## Unsigned Fractional Input Format

$\mathrm{TCX}, \mathrm{TCY}=0$

| $\mathrm{X}_{\text {IN }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{Y}_{\text {IN }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ |  | $2^{-11}$ |  | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | 2-10 | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | 2-16 |

## Unsigned Integer Input Format

$\mathrm{TCX}, \mathrm{TCY}=0$


## Output Formats (All Devices)

Fractional Two's Complement (Shifted) Output ${ }^{[3]}$
$\mathrm{FA}=0$

| MSP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 30 | 2 | 2 | 2 | 7 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |  | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 2-2 | -2 | -27 |  |  |  |

## Fractional Two's Complement Output

$\mathrm{FA}=1$
MSP
LSP

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $-2^{1}$ | $2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ |

$$
\begin{array}{|cccccccccccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 2^{-15} & 2^{-16} & 2^{-17} & 2^{-18} & 2^{-19} & 2^{-20} & 2^{-21} & 2^{-22} & 2^{-23} & 2^{-24} & 2^{-25} & 2^{-26} & 2^{-27} & 2^{-28} & 2^{-29} & 2^{-30} \\
\hline
\end{array}
$$ (Sign)

## Integer Two's Complement Output

$\mathrm{FA}=1$

LSP

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

 (Sign)

## Unsigned Fractional Output

$\mathrm{FA}=1$
MSP

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ |

## Unsigned Integer Output

$\mathrm{FA}=1$
MSP

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{31}$ | $2^{30}$ | $2^{29}$ | $2^{28}$ | $2^{27}$ | $2^{26}$ | $2^{25}$ | $2^{24}$ | $2^{23}$ | $2^{22}$ | $2^{21}$ | $2^{20}$ | $2^{19}$ | $2^{18}$ | $2^{17}$ | $2^{16}$ |

$$
\begin{array}{|ccccccccccccccc|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
0 \\
2^{15} & 2^{14} & 2^{13} & 2^{12} & 2^{11} & 2^{10} & 2^{9} & 2^{8} & 2^{7} & 2^{6} & 2^{5} & 2^{4} & 2^{3} & 2^{2} & 2^{1} \\
2^{0}
\end{array}
$$

## Note:

3. In this format an overflow occurs in the attempted multiplication ofthe two'scomplementnumber $1.000 \ldots(-1)$ with itself, yielding a product of $1.000 \ldots$ or -1 .

Electrical Characteristics Over Operating Range ${ }^{[4]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{IOH}^{\text {a }}$ | Output HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | -0.4 |  | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 4.0 |  | mA |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}{ }^{[5]}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | -3 | -30 | mA |
| IOZL | Output OFF (Hi-Z) Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |  |  | -25 | $\mu \mathrm{A}$ |
| IozH | Output OFF (Hi-Z) Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |  | 25 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)^{[6]}$ | Supply Current (Quiescent) | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}} \text { or } \\ & \mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} ; \text { OE }=\mathrm{HIGH} \end{aligned}$ | Commercial (-38) |  | 40 | mA |
|  |  |  | Military (-42) |  | 45 |  |
|  |  |  | All Others |  | 30 |  |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)^{[6]}$ | Supply Current (Quiescent) | $\begin{aligned} & \mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq 0.4 \mathrm{~V} \text { or } \\ & 3.85 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{OE}}=\mathrm{HIGH} \end{aligned}$ | Commercial |  | 20 | mA |
|  |  |  | Military |  | 25 |  |
| $\mathrm{I}_{\mathrm{CC}}(\text { Max. })^{[6]}$ | Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.,} \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz} ; \\ & \mathrm{OE}=\mathrm{HIGH} \end{aligned}$ | Commercial |  | 100 | mA |
|  |  |  | Military |  | 110 |  |

Capacitance ${ }^{[7]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| COUT | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |  |

## Output Loads Used for AC Performance Characteristics



Normal Load (Load 1)


Three-State Delay Load (Load 2)

Equivalent to: THÉVENIN EQUIVALENT


7C516-8

## Notes:

4. See the last page of this specification for Group A subgroup testing information.
5. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
6. Two quiescent figures are given for different input voltage ranges. To calculate $\mathrm{I}_{\mathrm{CC}}$ at any given clock frequency, use $30 \mathrm{~mA}+\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})$
where $\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})=(7 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for the commercial temperature range. $\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})=(8 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for military temperature range.
7. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over Operating Range ${ }^{[2]}$

| Parameters | Description |  | Test Conditions | $\begin{array}{\|c\|} \hline 7 \mathrm{C} 516-38 \\ \text { 7C517-38 } \end{array}$ |  | $\begin{aligned} & \text { 7C516-42 } \\ & \text { 7C517-42 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C516-45 } \\ & 7 \mathrm{C} 517-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {MUC }}$ | Unclocked Multiply Time |  |  | Load 1 |  | 58 |  | 65 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{MC}}$ | Clocked Multiply Time |  |  |  | 38 |  | 42 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | $\mathrm{X}_{\mathrm{i}}, \mathrm{Y}_{\mathrm{i}}, \mathrm{RND}, \mathrm{TCX}$, TCY Set-Up Time |  | 7 |  |  | 8 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | $\mathrm{X}_{\mathrm{i}}, \mathrm{Y}_{\mathrm{i}}$, RND, TCX, TCY Hold Time |  | 3 |  |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {SE }}$ | ENX, $\overline{\text { ENY }}$, $\overline{\text { ENP }}$ Set-Up Time (7C517 Only) |  | 10 |  |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HE}}$ | (̄NX, $\overline{\text { ENY }}$, $\overline{\mathrm{ENP}}$ Hold Time (7C517 Only) |  | 3 |  |  | 3 |  | 3 |  | ns |
| tpWH, $^{\text {, }}$ PWL | Clock Pulse Width (HIGH and LOW) |  | 10 |  |  | 10 |  | 20 |  | ns |
| tpdSEL | $\overline{\text { MSPSEL }}$ to Product Out |  |  |  | 18 |  | 21 |  | 25 | ns |
| tpDP | Output Clock to P |  |  |  | 25 |  | 30 |  | 30 | ns |
| tPDY | Output Clock to Y |  |  |  | 25 |  | 30 |  | 30 | ns |
| tPHZ | $\overline{\text { OEP }}$ Disable Time | HIGH to Z | Load 2 |  | 15 |  | 17 |  | 25 | ns |
| tpLZ |  | LOW to Z |  |  | 15 |  | 17 |  | 25 | ns |
| trZH | $\overline{\text { OEP Enable Time }}$ | Z to HIGH |  |  | 23 |  | 25 |  | 30 | ns |
| tpZL |  | Z to LOW |  |  | 23 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LHZ }}$ | $\overline{\text { OEL Disable Time }}$ | HIGH to Z |  |  | 15 |  | 17 |  | 25 | ns |
| $\mathrm{t}_{\text {LLZ }}$ |  | LOW to Z |  |  | 15 |  | 17 |  | 25 | ns |
| $\mathrm{t}_{\text {LZH }}$ | $\overline{\text { OEL Enable Time }}$ | Z to HIGH |  |  | 23 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZL }}$ |  | Z to LOW |  |  | 23 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{HCL}}$ | Clock LOW Hold Time CLK XY Relative to CLK ML ${ }^{[8]}$ |  | Load 1 | 0 |  | 0 |  | 0 |  | ns |


| Parameters | Description |  | Test Conditions | $\begin{aligned} & \text { 7C516-55 } \\ & 7 \mathrm{C} 517-55 \end{aligned}$ |  | $\begin{aligned} & \hline \text { 7C516-75 } \\ & \text { 7C517-75 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {MUC }}$ | Unclocked Multiply Time |  |  | Load 1 |  | 75 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{MC}}$ | Clocked Multiply Time |  |  |  | 55 |  | 75 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | $\mathrm{X}_{\mathrm{i}}, \mathrm{Y}_{\mathrm{i}}$, RND, TCX, TCY Set-Up Time |  | 20 |  |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | $\mathrm{X}_{\mathrm{i}}, \mathrm{Y}_{\mathrm{i}}$, RND, TCX, TCY Hold Time |  | 3 |  |  | 3 |  | ns |
| $\mathrm{t}_{\text {SE }}$ | $\overline{\text { ENX, }}$ ENY, $\overline{\text { ENP }}$ Set-Up Time (7C517 Only) |  | 20 |  |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HE}}$ | ENX, $\overline{\text { ENY }}$, $\overline{\text { ENP }}$ Hold Time (7C517 Only) |  | 3 |  |  | 3 |  | ns |
| $\mathrm{t}_{\text {PWH }}$, tPWL | Clock Pulse Width (HIGH and LOW) |  | 25 |  |  | 30 |  | ns |
| tpdSEL | $\overline{\text { MSPSEL }}$ to Product Out |  |  |  | 25 |  | 30 | ns |
| tpDP | Output Clock to P |  |  |  | 30 |  | 35 | ns |
| tPDY | Output Clock to Y |  |  |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {PHZ }}$ | $\overline{\mathrm{OEP}}$ Disable Time | HIGH to Z | Load 2 |  | 25 |  | 30 | ns |
| tpLZ |  | LOW to Z |  |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {PZH }}$ | $\overline{\mathrm{OEP}}$ Enable Time | Z to HIGH |  |  | 30 |  | 35 | ns |
| ${ }^{\text {t }}$ PZL |  | Z to LOW |  |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {LHZ }}$ | $\overline{\text { OEL }}$ Disable Time | HIGH to Z |  |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LLZ }}$ |  | LOW to Z |  |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZH }}$ | $\overline{\text { OEL Enable Time }}$ | Z to HIGH |  |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {LZL }}$ |  | Z to LOW |  |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{HCL}}$ | Clock LOW Hold Time CLK XY Relative toCLK ML |  | Load 1 | 0 |  | 0 |  | ns |

## Note:

8. To ensure that the correct product is entered in the output registers, new data may not be entered into the input registers before the output registers have been clocked.

## Test Waveforms

| Parameter | $\mathbf{V}_{\mathbf{X}}$ | Output Waveform-Measurement Level |
| :---: | :---: | :---: |
| All t ${ }_{\text {PD }}$ S | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{t}_{\text {PHZ }} \mathrm{t}_{\text {LHZ }}$ | 0.0 V |  |
| ${ }_{\text {t PLZ }}$, $\mathrm{t}_{\text {LLZ }}$ | 2.6 V |  |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {LZH }}$ | 0.0 V | $0.0 \mathrm{~V}$ |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\mathrm{LZL}}$ | 2.6 V |  |

Pulse Width ${ }^{[10]}$
7C516-9


## Three-State Timing Diagram



[^48]10. Diagram shown for HIGH data only. Output transition may be opposite sense.

## Timing Diagram 7C516



Timing Diagram 7C517


7C516-14

## Typical DC and AC Characteristics








7C516-15

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 38 | CY7C516-38DC | D30 |  |
|  | CY7C516-38GC | G68 |  |
|  | CY7C516-38JC | J81 |  |
|  | CY7C516-38LC | L81 |  |
| 42 | CY7C516-42DMB | D30 | Military |
|  | CY7C516-42GMB | G68 |  |
|  | CY7C516-42LMB | L81 |  |
| 45 | CY7C516-45DC | D30 | Commercial |
|  | CY7C516-45GC | G68 |  |
|  | CY7C516-45JC | J81 |  |
|  | CY7C516-45LC | L81 |  |
|  | CY7C516-45PC | P29 |  |
| 55 | CY7C516-55DC | D30 | Commercial |
|  | CY7C516-55GC | G68 |  |
|  | CY7C516-55JC | J81 |  |
|  | CY7C516-55LC | L81 |  |
|  | CY7C516-55PC | P29 |  |
|  | CY7C516-55DMB | D30 | Military |
|  | CY7C516-55GMB | G68 |  |
|  | CY7C516-55LMB | L81 |  |
| 75 | CY7C516-75DC | D30 | Commercial |
|  | CY7C516-75GC | G68 |  |
|  | CY7C516-75JC | J81 |  |
|  | CY7C516-75LC | L81 |  |
|  | CY7C516-75PC | P29 |  |
|  | CY7C516-75DMB | D30 | Military |
|  | CY7C516-75GMB | G68 |  |
|  | CY7C516-75LMB | L81 |  |


| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 38 | CY7C517-38DC | D30 |  |
|  | CY7C517-38GC | G68 |  |
|  | CY7C517-38JC | J81 |  |
|  | CY7C517-38LC | L81 |  |
| 42 | CY7C517-42DMB | D30 | Military |
|  | CY7C517-42GMB | G68 |  |
|  | CY7C517-42LMB | L81 |  |
| 45 | CY7C517-45DC | D30 | Commercial |
|  | CY7C517-45GC | G68 |  |
|  | CY7C517-45JC | J81 |  |
|  | CY7C517-45LC | L81 |  |
|  | CY7C517-45PC | P29 |  |
| 55 | CY7C517-55DC | D30 | Commercial |
|  | CY7C517-55GC | G68 |  |
|  | CY7C517-55JC | J81 |  |
|  | CY7C517-55LC | L81 |  |
|  | CY7C517-55PC | P29 |  |
|  | CY7C517-55DMB | D30 | Military |
|  | CY7C517-55GMB | G68 |  |
|  | CY7C517-55LMB | L81 |  |
| 75 | CY7C517-75DC | D30 | Commercial |
|  | CY7C517-75GC | G68 |  |
|  | CY7C517-75JC | J81 |  |
|  | CY7C517-75LC | L81 |  |
|  | CY7C517-75PC | P29 |  |
|  | CY7C517-75DMB | D30 | Military |
|  | CY7C517-75GMB | G68 |  |
|  | CY7C517-75LMB | L81 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}($ Max. $)$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{MUC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{MC}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{t}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{SE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HE}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PWH}}, \mathrm{t}_{\text {PWL }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PDSEL }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PDP }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PDY}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PHZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PLZ }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\text {PZH }}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LZL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LZH}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LLZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{LHZ}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{PZL}}$ | $7,8,9,10,11$ |
| $\mathrm{t}_{\mathrm{HCL}}$ | $7,8,9,10,11$ |

## Features

- Fast
- CY7C901-23 has a 23-ns read-mo-dify-write cycle; Commercial 25\% faster than "C" Spec 2901
- CY7C901-27 has a 27-ns read-mo-dify-write cycle; Military $\mathbf{1 5 \%}$ faster than "C" Spec 2901
- Low power
- 70 mA (commercial)
-90 mA (military)
- $\mathrm{V}_{\text {CC }}$ of $5 \mathrm{~V} \pm 10 \%$ (commercial and military)
- Eight-function ALU
- Infinitely expandable in 4-bit increments
- Four status flags: carry, overflow, negative, zero
- Capable of withstanding greater than 2000 V static discharge voltage
- Pin compatible and functional equivalent to Am2901B, C


## Functional Description

TheCY7C901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY7C901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.
The CY7C901, as illustrated in the block diagram, consists of a 16 -word by 4 -bit dual-port RAM register file, a 4-bit ALU, and the required data manipulation and controllogic.

## CMOS Four-Bit Slice

Theoperation performed is determined by nine input control lines ( $\mathrm{I}_{0}$ to $\mathrm{I}_{8}$ ) that are usually inputs from a micro-instruction register.
The CY7C901 is expandable in 4-bit increments, has three-state data outputs as well as flag outputs, and can use either a full look-aheadcarry or a ripple carry.
The CY7C901 is a pin-compatible, functionally equivalent, improved-performance replacement for the Am2901.
The CY7C901 is fabricated using an advanced 1.2 -micron CMOS process that eliminateslatch-up, provides ESD protection over 2000 V , and achieves superior performanceat low-power dissipation.


## Selection Guide

| Minimum Read-Modify-Write Cycle (ns) | Maximum Operating I $\mathbf{C C}^{(m A)}$ | Operating Range | Part Number |
| :---: | :---: | :---: | :---: |
| 23 | 80 | Commercial | CY7C901-23 |
| 27 | 90 | Military | CY7C901-27 |
| 31 | 70 | Commercial | CY7C901-31 |
| 32 | 90 | Military | CY7C901-32 |

Pin Configurations (continued)


Pin Definitions

| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | I | These four address lines select one of the registers in the stack and output its contents on the (internal) A port. |
| $\mathrm{B}_{0}-\mathrm{B}_{3}$ | I | These four address lines select one of the registers in the stack and output its contents on the (internal) B port. This can also be the destination address when data is written back into the register file. |
| $\mathrm{I}_{0}-\mathrm{I}_{8}$ | I | These nine instruction lines select the ALU data sources ( $\mathrm{I}_{0,1,2}$ ), the operation to be performed $\left(\mathrm{I}_{3}, 4,5\right)$, and what data is to be written into either the Q register or the register file ( $\mathrm{I}_{6,7,8}$ ). |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | I | These are four data input lines that may be selected by the $\mathrm{I}_{0,1,2}$ lines as inputs to the ALU. |
| $Y_{0}-Y_{3}$ | O | These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the $\mathrm{I}_{6,7,8}$ lines. |
| $\overline{\mathrm{OE}}$ | I | Output Enable. This is an active LOW input that controls the $\mathrm{Y}_{0}-\mathrm{Y}_{3}$ outputs. When this signal is LOW the Y outputs are enabled and when it is HIGH they are in the high-impedancestate. |

## Maximum Ratings

(Abovewhich the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature................$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 11 to Pin 33) ........................ -0.5 V to +7.0 V

DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . . \begin{gathered} \\ .\end{gathered} .0 \mathrm{~V}$ to +7.0 V
Output Current into Outputs (LOW) ................. 30 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(Per MIL-STD-883 Method 3015)
Latch-UpCurrent(Outputs) ..................... $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

| Signal <br> Name | I/O | Description |
| :--- | :---: | :--- |

Pin Definitions (continued)

| Signal <br> Name | I/O | Description |
| :---: | :---: | :--- |
| $\overline{\mathrm{G}, \overline{\mathrm{P}}}$ | O | The carry generate and the carry propagate <br> outputs of the ALU, which may be used to per- <br> form a carry look-ahead operation over the 4 <br> bits of the ALU. |
| OVR | O | Overflow. This signal is logically the exclusive- <br> OR of the carry-in and the carry-out of the <br> MSB of the ALU. This pin indicates that the <br> result of the ALU operation has exceeded the <br> capacity of the machine. It is valid only when <br> the sign bits of the operands are identical (add) <br> or opposite (substract). |
| $\mathrm{F}=0$ | O | Open collector output that goes HIGH if the <br> data on the ALU outputs ( $\mathrm{F}_{0,1,1,3,3}$ are all <br> LOW. It indicates that the result of an ALU <br> operation is zero. |
| $\mathrm{F}_{3}$ | O | The most significant bit of the ALU output. |

## Description of Architecture

## General Description

A block diagram of the CY7C901 is shown in Figure 1. The circuit is a 4-bit slice consisting of a register file ( $16 \times 4$ dual-port RAM), the ALU, the Q register, and the necessary control logic. It is expandable in 4-bit increments.

## RAM

The RAM is addressed by two 4-bit address fields ( $\mathrm{A}_{0}-\mathrm{A}_{3}, \mathrm{~B}_{0}-$ $B_{3}$ ) that cause the data to appear at the $A$ or $B$ (internal) ports. If the $A$ and $B$ addresses are the same, the data at the $A$ and $B$ ports will be identical.
New data is written into the RAM location specified by the B address when the RAM write enable (RAM EN) is active and clock input is LOW. Each of the four RAM inputs is driven by a 3 -input multiplexer that allows the outputs of the $\operatorname{ALU}\left(\mathrm{F}_{0}, 1,2,3\right)$ to be shifted one bit position to the left, the right, or not to be shifted. The other inputs to the multiplexer are from the $\mathrm{RAM}_{3}$ and $\mathrm{RAM}_{0}$ I/O pins.
For a shift left (up) operation, the RAM3 output buffer is enabled and the $\mathrm{RAM}_{0}$ multiplexer input is enabled. For a shift right (down) operation the $\mathrm{RAM}_{0}$ output buffer is enabled and the $\mathrm{RAM}_{3}$ multiplexer input is enabled.
The data to be written into the RAM is applied to the D inputs of the CY7C901 and is passed (unchanged) through the ALU to the RAM location addressed by the $B$ word address.
The outputs of the RAMA and B ports drive separate 4-bit latches that are enabled (follow the RAM data) when the clock is HIGH. The outputs of the A latches go to three multiplexers whose outputs drive the two inputs to the $\operatorname{ALU}\left(\mathrm{R}_{0,1,2,3}\right)$ and $\left(\mathrm{S}_{0,1}, 2,3\right)$ and the ( $\mathrm{Y}_{0,1}, 2,3$ ) chip outputs.

## ALU (Arithmetic Logic Unit)

The ALU can perform three arithmetic and five logical operations on two 4 -bit input words, R and S . The R inputs are driven from four 2 -input multiplexers whose inputs are from either the
(RAM) A-port or the external data (D) inputs. The S inputs are driven from four 3-input multiplexers whose inputs are from the A-port, the B-port, or the Q register. Both multiplexers are controlled by the $\mathrm{I}_{0,1,2}$ inputs as shown in Table 1. This configuration of multiplexers on the ALU R and S inputs enables the user to select eight pairs of combinations of A, B, D, Q, and " 0 " (unselected) inputs as 4 -bit operands to the ALU. The logical and arithmetic operations performed by the ALU upon the data present at its R and S inputs are tabulated in Table 2. The ALU has a carry-in $\left(\mathrm{C}_{\mathrm{n}}\right)$ input, carry-propagate $(\overline{\mathrm{P}})$ output, carry-generate (G) output, carry-out ( $\mathrm{C}_{\mathrm{n}}+4$ ) and overflow (OVR) pins to enable the user to (1) speed up arithmetic operations by implementing carry look-ahead logic and (2) determine if an arithmetic overflow has occurred.
As shown in Table 3, the ALU data outputs ( $\mathrm{F}_{0,1,2,3 \text { ) are routed }}$ to the RAM, the Q register inputs, and the Y outputs under control of the $I_{6,7,8}$ control signal inputs. In addition, the MSB of the ALU is output as F3 so that the user can examine the sign bit without enabling the three-state outputs. The $F=0$ output, used for zero detection is HIGH when all bits of the F output are LOW. It is an open-drain output which may be wire ORed across multiple 7C901 processor slices.

## Q Register

The Q register functions as an accumulator or temporary storage register. Physically it is a 4-bit register implemented with masterslave latches. The inputs to the $Q$ register are driven by the outputs from four 3-input multiplexers under control of the $\mathrm{I}_{6,7,8}$ inputs. The $\mathrm{Q}_{0}$ and $\mathrm{Q}_{3} \mathrm{I} / \mathrm{O}$ pins function in a manner similar to the $\mathrm{RAM}_{0}$ and RAM 3 pins. The other inputs to the multiplexer enable the contents of the $Q$ register to be shifted up or down, or the outputs of the ALU to be entered into the master latches. Data is entered into the master latches when the clock is LOW and transferred from master to slave (output) when the clock changes from LOW to HIGH.

## ALU Source Operand and ALU Functions

The ALU source operands and ALU function matrix is summarized in Table 4 and separated by logic operation or arithmetic operation in Tables 5 and 6 , respectively. The $\mathrm{I}_{0,1,2}$ lines select eight pairs of source operands and the $I_{3,4,5}$ lines select the operation to be performed. The carry-in $\left(\mathrm{C}_{\mathrm{n}}\right)$ signal affects the arithmetic result and the internal flags; not the logical operations.

## Conventional Addition and Pass-Increment/Decrement

When the carry-in is HIGH and either a conventional addition or a pass operation is performed, one (1) is added to the result. If the decrement operation is performed when the carry-in is LOW, the value of the operand is reduced by one. However, when the same operation is performed when the carry-in is HIGH, it nullifies the decrement operation so that the result is equivalent to the pass operation.

## Subtraction

Recall that in two's complement integer coding - 1 is equal to all ones, and that in one's complement integer coding zero is equal to all ones. To convert a positive integer to its two's complement (negative) equivalent, invert (complement) the number and add 1 to it; i.e., $T W C=O N C+1$. In Table 6 the symbol - Q represents the two's complement of $Q$ so that the one's complement of $Q$ is then - Q - 1 .


Functional Tables
Table 1. ALU Source Operand Control

|  | Micro Code |  |  |  | ALU Source <br> Operands |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I $_{\mathbf{2}}$ | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{0}}$ | Octal <br> Code | R | S |  |
|  | L | L | L | 0 | A | Q |  |
| AB | L | L | H | 1 | A | B |  |
| ZQ | L | H | L | 2 | O | Q |  |
| ZB | L | H | H | 3 | O | B |  |
| ZA | H | L | L | 4 | O | A |  |
| DA | H | L | H | 5 | D | A |  |
| DQ | H | H | L | 6 | D | Q |  |
| DZ | H | H | H | 7 | D | O |  |

Table 2. ALU Function Control

| Mnemonic | Micro Code |  |  |  | ALU Function | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I5 | $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | Octal Code |  |  |
| ADD | L | L | L | 0 | R Plus S | $\mathrm{R}+\mathrm{S}$ |
| SUBR | L | L | H | 1 | S Minus R | $\mathbf{S}-\mathrm{R}$ |
| SUBS | L | H | L | 2 | R Minus S | R-S |
| OR | L | H | H | 3 | R OR S | $R \vee S$ |
| AND | H | L | L | 4 | R AND S | $R \wedge S$ |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | $\overline{\mathrm{R}} \wedge \mathrm{S}$ |
| XOR | H | H | L | 6 | R XOR S | $R \forall S$ |
| XNOR | H | H | H | 7 | R XNOR S | $\overline{\mathrm{R} \forall \mathrm{S}}$ |

Table 3. ALU Destination Control

| Mnemonic | Micro Code |  |  |  | RAM Function |  | Q-Reg. Function |  | $\underset{\text { Output }}{\mathbf{Y}}$ | RAM Shifter |  | Q Shifter |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{8}$ | $\mathrm{I}_{7}$ | $\mathrm{I}_{6}$ | Octal Code | Shift | Load | Shift | Load |  | $\mathbf{R A M}_{0}$ | $\mathrm{RAM}_{3}$ | Q0 | Q3 |
| QREG | L | L | L | 0 | X | None | None | F ¢ | F | X | X | X | X |
| NOP | L | L | H | 1 | X | None | X | None | F | X | X | X | X |
| RAMA | L | H | L | 2 | None | F ${ }^{\text {B }}$ | X | None | A | X | X | X | X |
| RAMF | L | H | H | 3 | None | F B | X | None | F | X | X | X | X |
| RAMQD | H | L | L | 4 | DOWN | F/2 B | DOWN | Q/2 ${ }^{\text {Q }}$ | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{3}$ | $\mathrm{Q}_{0}$ | $\mathrm{IN}_{3}$ |
| RAMD | H | L | H | 5 | DOWN | F/2 B | X | None | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{3}$ | $\mathrm{Q}_{0}$ | X |
| RAMQU | H | H | L | 6 | UP | 2F B | UP | 2Q*Q | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{3}$ | $\mathrm{IN}_{0}$ | $\mathrm{Q}_{3}$ |
| RAMU | H | H | H | 7 | UP | 2F-B | X | None | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{3}$ | X | $\mathrm{Q}_{3}$ |

$\mathrm{X}=$ Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output that is in the high-impedance state.
$\mathrm{A}=$ Register addressed by A inputs.
$B=$ Register addressed by $B$ inputs.
UP is toward MSB, DOWN is toward LSB.
Table 4. Source Operand and ALU Function Matrix

|  | $\mathrm{I}_{210}$ Octal | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c} \text { Octal } \\ \mathbf{I}_{543} \\ \hline \end{array}$ | ALU Source |  |  |  |  |  |  |  |  |
|  | ALU Function | A, Q | A, B | O, Q | O, B | O, A | D, A | D, Q | D, 0 |
| 0 | $\mathrm{C}_{\mathrm{n}}=\mathrm{L}$ Rplus $S$ $\mathrm{C}_{\mathrm{n}}=\mathrm{H}$ | $\begin{gathered} A+Q \\ A+Q+1 \end{gathered}$ | $\begin{gathered} \mathrm{A}+\mathrm{B} \\ \mathrm{~A}+\mathrm{B}+1 \end{gathered}$ | $\begin{gathered} \mathrm{Q} \\ \mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ \mathrm{~B}+1 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ \mathrm{~A}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D}+\mathrm{A} \\ \mathrm{D}+\mathrm{A}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D}+\mathrm{Q} \\ \mathrm{D}+\mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{D}+1 \end{gathered}$ |
| 1 | $\begin{array}{\|l} \hline C_{n}=L \\ S_{\text {minus }} R \\ \mathbf{C}_{n}=H \end{array}$ | $\begin{gathered} \mathrm{Q}-\mathrm{A}-1 \\ \mathrm{Q}-\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathrm{B}-\mathrm{A}-1 \\ \mathrm{~B}-\mathrm{A} \end{gathered}$ | $\begin{gathered} \hline \mathrm{Q}-1 \\ \mathrm{Q} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{B}-1 \\ \mathrm{~B} \end{gathered}$ | $\begin{gathered} \mathrm{A}-1 \\ \mathrm{~A} \end{gathered}$ | $\begin{gathered} A-D-1 \\ A-D \end{gathered}$ | $\begin{gathered} \mathrm{Q}-\mathrm{D}-1 \\ \mathrm{Q}-\mathrm{D} \end{gathered}$ | $\begin{gathered} -\mathrm{D}-1 \\ -\mathrm{D} \end{gathered}$ |
| 2 | $\begin{aligned} & \hline \mathbf{C}_{\mathrm{n}}=\mathbf{L} \\ & \mathrm{R}_{\text {minus }} \mathrm{S} \\ & \mathbf{C}_{\mathrm{n}}=\mathbf{H} \\ & \hline \end{aligned}$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} \hline-Q-1 \\ -Q \end{gathered}$ | $\begin{gathered} \hline-\mathrm{B}-1 \\ -\mathrm{B} \\ \hline \end{gathered}$ | $\begin{gathered} -\mathrm{A}-1 \\ -\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathrm{D}-\mathrm{A}-1 \\ \mathrm{D}-\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathrm{D}-\mathrm{Q}-1 \\ \mathrm{D}-\mathrm{Q} \end{gathered}$ | $\begin{gathered} \mathrm{D}-1 \\ \mathrm{D} \end{gathered}$ |
| 3 | RORS | $A \vee Q$ | A $\vee B$ | Q | B | A | D V A | D $\vee \mathrm{Q}$ | D |
| 4 | RAND S | $A \wedge Q$ | $A \wedge B$ | 0 | 0 | 0 | $\mathrm{D} \wedge \mathrm{A}$ | $\mathrm{D} \wedge \mathrm{Q}$ | 0 |
| 5 | $\overline{\mathbf{R}}$ AND S | $\overline{\mathrm{A}} \wedge \mathrm{Q}$ | $\overline{\mathrm{A}} \wedge \mathrm{B}$ | Q | B | A | $\overline{\mathrm{D}} \wedge \mathrm{A}$ | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | R XOR S | $A \forall Q$ | $A \forall B$ | Q | B | A | $D \forall A$ | $D \forall Q$ | D |
| 7 | RXNORS | $\overline{\mathrm{A} \forall \mathrm{Q}}$ | $\overline{\mathrm{A} \forall \mathrm{B}}$ | $\overline{\mathrm{Q}}$ | $\overline{\text { B }}$ | $\overline{\mathrm{A}}$ | $\overline{\mathrm{D} \forall \mathrm{A}}$ | $\overline{\mathrm{D} \forall \mathrm{Q}}$ | $\overline{\mathrm{D}}$ |

[^49]Table 5. ALU Logic Mode Functions

| $\begin{gathered} \text { Octal } \\ \mathbf{I}_{543}, \mathbf{I}_{210} \end{gathered}$ | Group | Function |
| :---: | :---: | :---: |
| 40 | AND | $\mathrm{A} \wedge \mathrm{Q}$ |
| 41 |  | $A \wedge B$ |
| 45 |  | $\mathrm{D} \wedge \mathrm{A}$ |
| 46 |  | $\mathrm{D} \wedge \mathrm{Q}$ |
| 30 | OR | $A \vee Q$ |
| 31 |  | $A \vee B$ |
| 35 |  | D $\vee \mathrm{A}$ |
| 36 |  | $\mathrm{D} \vee \mathrm{Q}$ |
| 60 | XOR | $A \forall Q$ |
| 61 |  | $A \forall B$ |
| 65 |  | D $\forall \mathrm{A}$ |
| 66 |  | D $\forall \mathrm{Q}$ |
| 70 | XNOR | $\overline{\mathrm{A} \forall \mathrm{Q}}$ |
| 71 |  | $\overline{\mathrm{A} \forall \mathrm{B}}$ |
| 75 |  | $\overline{\mathrm{D} \forall \mathrm{A}}$ |
| 76 |  | $\overline{\mathrm{D} \forall \mathrm{Q}}$ |
| 72 | INVERT | $\overline{\mathrm{Q}}$ |
| 73 |  | $\bar{B}$ |
| 74 |  | $\overline{\mathrm{A}}$ |
| 77 |  | $\overline{\mathrm{D}}$ |
| 62 | PASS | Q |
| 63 |  | B |
| 64 |  | A |
| 67 |  | D |
| 32 | PASS | Q |
| 33 |  | B |
| 34 |  | A |
| 37 |  | D |
| 42 | "ZERO" | 0 |
| 43 |  | 0 |
| 44 |  | 0 |
| 47 |  | 0 |
| 50 | MASK | $\overline{\mathrm{A}} \wedge \mathrm{Q}$ |
| 51 |  | $\overline{\mathrm{A}} \wedge \mathrm{B}$ |
| 55 |  | $\overline{\mathrm{D}} \wedge \mathrm{A}$ |
| 56 |  | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ |

Table 6. ALU Arithmetic Mode Functions

| $\begin{aligned} & \text { Octal } \\ & \mathbf{I}_{543}, \\ & \mathbf{I}_{210} \end{aligned}$ | $\mathrm{C}_{\mathrm{n}}=0$ (LOW) |  | $\mathrm{C}_{\mathrm{n}}=1$ (HIGH) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Group | Function | Group | Function |
| 00 | ADD | A + Q | ADD plus | A + Q + 1 |
| 01 |  | $\mathrm{A}+\mathrm{B}$ | one | $\mathbf{A}+\mathbf{B}+1$ |
| 05 |  | $\mathrm{D}+\mathrm{A}$ |  | D $+\mathrm{A}+1$ |
| 06 |  | $\mathrm{D}+\mathrm{Q}$ |  | $\mathrm{D}+\mathrm{Q}+1$ |
| 02 | PASS | Q | Increment | Q + 1 |
| 03 |  | B |  | B + 1 |
| 04 |  | A |  | A +1 |
| 07 |  | D |  | D +1 |
| 12 | Decrement | Q-1 | PASS | Q |
| 13 |  | B-1 |  | B |
| 14 |  | A -1 |  | A |
| 27 |  | D - 1 |  | D |
| 22 | 1's Comp. | - Q - 1 | 2's Comp. | -Q |
| 23 |  | - B-1 | (Negate) | -B |
| 24 |  | - A - 1 |  | - A |
| 17 |  | - D-1 |  | - D |
| 10 | Subtract | Q-A-1 | Subtract | Q-A |
| 11 | (1's Comp.) | B $-\mathrm{A}-1$ | (2's Comp.) | B - A |
| 15 |  | A - D - 1 |  | A - D |
| 16 |  | $\mathrm{Q}-\mathrm{D}-1$ |  | Q - D |
| 20 |  | A - $\mathrm{Q}-1$ |  | A-Q |
| 21 |  | A-B-1 |  | A-B |
| 25 |  | D-A - 1 |  | D - A |
| 26 |  | D - Q - 1 |  | D - Q |

## Logic Functions for $\overline{\mathbf{G}}, \overline{\mathbf{P}}, \mathbf{C}_{\mathbf{n}}+4$, and $\mathbf{O V R}$

The four signals $\overline{\mathrm{G}}, \overline{\mathrm{P}}, \mathrm{C}_{\mathrm{n}}+4$, and OVR are designed to indicate carry and overflow conditions when the CY7C901 is in the add or subtract mode. Table 7 indicates the logic equations for these four signalsfor each of the eight ALU functions. The R and S inputs are the two inputs selected according to Table 1.

Definitions ( $+=\mathbf{O R}$ )

| $\mathrm{P}_{0}=\mathrm{R}_{0}+\mathrm{S}_{0}$ | $\mathrm{G}_{0}=\mathrm{R}_{0} \mathrm{~S}_{0}$ |
| :--- | :--- |
| $\mathrm{P}_{1}=\mathrm{R}_{1}+\mathrm{S}_{1}$ | $\mathrm{G}_{1}=\mathrm{R}_{1} \mathrm{~S}_{1}$ |
| $\mathrm{P}_{2}=\mathrm{R}_{2}+\mathrm{S}_{2}$ | $\mathrm{G}_{2}=\mathrm{R}_{2} \mathrm{~S}_{2}$ |
| $\mathrm{P}_{3}=\mathrm{R}_{3}+\mathrm{S}_{3}$ | $\mathrm{G}_{3}=\mathrm{R}_{3} \mathrm{~S}_{3}$ |
| $\mathrm{C}_{4}=\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{0}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{\mathrm{n}}$ |  |
| $\mathrm{C}_{3}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{\mathrm{n}}$ |  |

Table 7. $\overline{\mathbf{G}}, \overline{\mathbf{P}}, \mathbf{C}_{\mathbf{n}+\boldsymbol{p}}$ and OVR Logic Functions

| $\mathrm{I}_{543}$ | Function | $\overline{\mathbf{P}}$ | $\overline{\mathbf{G}}$ | $\mathrm{C}_{\mathrm{n}+4}$ | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{R}+\mathrm{S}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | $\overline{\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3} \forall \mathrm{C}_{4}$ |
| 1 | S-R | Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{R}_{\mathrm{i}}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions |  |  |  |
| 2 | R-S | Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{S}_{\mathrm{i}}}$ for $\mathrm{S}_{\mathrm{i}}$ in definitions |  |  |  |
| 3 | $\mathrm{R} \vee \mathrm{S}$ | LOW | $\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}+\mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}+\mathrm{C}_{\mathrm{n}}$ |
| 4 | $\mathrm{R} \wedge \mathrm{S}$ | LOW | $\overline{G_{3}+G_{2}+G_{1}+G_{0}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}$ |
| 5 | $\overline{\mathrm{R}} \wedge \mathrm{S}$ | LOW | Same as $\mathrm{R} \wedge$ S equations, but substitute $\overline{\mathrm{R}}_{\mathrm{i}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions |  |  |
| 6 | $\mathrm{R} \forall \mathrm{S}$ | Same as $\overline{\mathrm{R} \forall \mathrm{S}}$, but substitute $\overline{\mathrm{R}}_{\mathrm{i}}$ for $\mathrm{R}_{\mathrm{i}}$ in |  |  | nitions |
| 7 | $\overline{\mathrm{R} \forall \mathrm{S}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}$ | $\frac{\overline{\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}}}{+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}\left(\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}\right)}$ | Note 2 |

Notes:
2. $\left[\mathrm{P}_{2}+\mathrm{G}_{2} \mathrm{P}_{1}+\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{P}}_{0}+\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{G}}_{0} \mathrm{C}_{\mathrm{n}}\right] \forall\left[\overline{\mathrm{P}}_{3}+\overline{\mathrm{G}}_{3} \overline{\mathrm{P}}_{2}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{P}}_{1}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{P}}_{0}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{G}}_{0} \mathrm{C}_{\mathrm{n}}\right]$ $+=\mathrm{OR}$

Electrical Characteristics Over Commercial and Military Operating Range ${ }^{[3,4]}$


Capacitance ${ }^{[6]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | VutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Output Loads used for AC Performance Characteristics ${ }^{[77,8,9]}$


## All outputs except open drain

## Notes:

3. See the last page of this specification for Group A subgroup testing information.
4. $\quad \mathrm{V}_{\mathrm{CC}} \mathrm{Min} .=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ Max. $=5.5 \mathrm{~V}$
5. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
6. Tested initially and after any design or process changes that may affect these parameters.


Open drain $(\mathbf{F}=\mathbf{0})$
7. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitance.
8. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.
9. Loads shown above are for commercial $(20 \mathrm{~mA}) \mathrm{I}_{\mathrm{OL}}$ specifications only.

## CY7C901-23 Commercial and CY7C901-27 Military AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" for loading circuit information.
This data applies to parts with the following numbers:

Cycle Time and Clock Characteristics ${ }^{[2]}$

| CY7C901 | $\mathbf{- 2 3}$ | -27 |
| :--- | :---: | :---: |
| Read-Modify-Write Cycle (from selection <br> of A, B registers to end of cycle) | 23 ns | 27 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I = 432 or 632) | 43 MHz | 37 MHz |
| Minimum Clock LOW Time | 13 ns | 15 ns |
| Minimum Clock HIGH Time | 10 ns | 12 ns |
| Minimum Clock Period | 23 ns | 27 ns |

CY7C901-27JC CY7C901-27DMB CY7C901-27LMB
Combinatorial Propagation Delays ( $\left.\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)^{[3,10]}$

| To Output | Y |  | $\mathrm{F}_{3}$ |  | $\mathrm{C}_{\mathrm{n}+4}$ |  | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\mathrm{RAM}_{0}$ |  | Q |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Y |  | $\mathrm{F}_{3}$ |  | $\mathrm{C}_{\mathrm{n}+4}$ |  | $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\mathrm{RAM}_{3}$ |  | Q3 |  |
| Speed (ns) | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 |
| A, B Address | 30 | 33 | 30 | 33 | 30 | 33 | 28 | 33 | 30 | 33 | 30 | 33 | 30 | 33 | - | - |
| D | 21 | 24 | 20 | 23 | 20 | 23 | 20 | 21 | 24 | 25 | 21 | 24 | 22 | 25 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 17 | 18 | 16 | 17 | 14 | 14 | - | - | 18 | 19 | 16 | 17 | 18 | 19 | - | - |
| $\mathrm{I}_{0,1,2}$ | 26 | 28 | 25 | 27 | 24 | 26 | 24 | 28 | 25 | 29 | 24 | 27 | 25 | 27 | - | - |
| $\mathrm{I}_{3,4,5}$ | 26 | 27 | 24 | 27 | 24 | 26 | 24 | 26 | 26 | 27 | 24 | 26 | 26 | 27 | - | - |
| $\mathrm{I}_{6,7,8}$ | 16 | 18 | - | - | - | - | - | - | - | - | - | - | 21 | 21 | 21 | 21 |
| A Bypass ALU ( $\mathrm{I}=2 \mathrm{XX}$ ) | 24 | 26 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Clock (LOW to HIGH) | 24 | 27 | 23 | 26 | 23 | 26 | 23 | 25 | 24 | 27 | 24 | 26 | 24 | 27 | 19 | 20 |

## Set-Up and Hold Times Relative to Clock (CP) Input ${ }^{[3,10,11]}$

|  | $\left\lvert\, \begin{aligned} & \text { CP: } \\ & \text { Set-Up Time } \\ & \text { Before H } \$ \quad \text { L } \end{aligned}\right.$ |  | Hold Time After H 》 L |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Speed (ns) | 23 | 27 | 23 | 27 | 23 | 27 | 23 | 27 |
| A, B Source Address | 10 | 12 | 0 (Note 12) |  | 21,10 + tpWL (Note 13) |  | 0 |  |
| B Destination Address | 10 | 12 | 1 Do Not Change |  |  | - |  |  |
| Data | - | - | - |  | 16 |  |  |  |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - |  | 13 |  |  |  |
| $\mathrm{I}_{012}$ | - | - | - |  | 19 |  |  |  |
| $\mathrm{I}_{345}$ | - | - | - |  | 19 |  |  |  |
| $\mathrm{I}_{678}$ | 7 | 9 | D Do Not Change |  |  | - |  |  |
| $\mathrm{RAM}_{0,3}, \mathrm{Q}_{0,3}$ | - | - | - |  | 9 |  |  |  |

## Output Enable/Disable Times ${ }^{[2]}$

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

Notes:
10. A dash indicates a propagation delay path or set-up time constraint does not exist.
11. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change."
12. Source addresses must be stable prior to the clock $\mathrm{H} \|$ Lransition to allow time to access the source data before the latches close. The A address may then be changed. The $B$ address can be changed if it is not

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY7C901-23 | $\overline{\mathrm{OE}}$ | Y | 14 | 16 |
| CY7C901-27 | $\overline{\mathrm{OE}}$ | Y | 16 | 18 |

a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
13. The set-up time prior to the clock $L \backsim H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $\mathbf{A}$ and $\mathbf{B}$ addresses to the clock $L \not H$ transition, regardless of when the clock $H \quad L$ transition occurs.

## Cycle Time and Clock Characteristics ${ }^{[2]}$

| CY7C901 | $\mathbf{- 3 1}$ | $\mathbf{- 3 2}$ |
| :--- | :---: | :---: |
| Read-Modify-Write Cycle (from selection <br> of A, B registers to end of cycle) | 31 ns | 32 ns |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I = 432 or 632) | 32 MHz | 31 MHz |
| Minimum Clock LOW Time | 16 ns | 17 ns |
| Minimum Clock HIGH Time | 15 ns | 15 ns |
| Minimum Clock Period | 31 ns | 32 ns |

For faster performance see CY7C901-23 specification on page 9.

## CY7C901-31 Commercial and CY7C901-32

 Military AC Performance CharacteristicsThe tables below specify the guaranteed AC performance of these devices over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" for loading circuit information.
This data applies to parts with the following numbers:

$$
\begin{array}{lll}
\text { CY7C901-31PC } & \text { CY7C901-31DC } & \text { CY7C901-31LC } \\
\text { CY7C901-31JC } & \text { CY7C901-32DMB } & \text { CY7C901-32LMB }
\end{array}
$$

Combinatorial Propagation Delays $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)^{[3,10]}$

| To Output | Y |  | $\mathrm{F}_{3}$ |  | $\mathrm{C}_{\mathrm{n}+4}$ |  | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\mathrm{RAM}_{0}$ |  | $\mathbf{Q}_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Y |  | $F_{3}$ |  | C $\mathrm{n}+4$ |  | $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\mathrm{RAM}_{3}$ |  | Q3 |  |
| Speed (ns) | 31 | 32 | 31 | 32 | 31 | 32 | 31 | 32 | 31 | 32 | 31 | 32 | 31 | 32 | 31 | 32 |
| A, B Address | 40 | 48 | 40 | 48 | 40 | 48 | 37 | 44 | 40 | 48 | 40 | 48 | 40 | 48 | - | - |
| D | 30 | 37 | 30 | 37 | 30 | 37 | 30 | 34 | 38 | 40 | 30 | 37 | 30 | 37 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 22 | 25 | 22 | 25 | 20 | 21 | - | - | 25 | 28 | 22 | 25 | 25 | 28 | - | - |
| $\mathrm{I}_{012}$ | 35 | 40 | 35 | 40 | 35 | 40 | 37 | 44 | 37 | 44 | 35 | 40 | 35 | 40 | - | - |
| $\mathrm{I}_{345}$ | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 38 | 40 | 35 | 40 | 35 | 40 | - | - |
| $\mathrm{I}_{678}$ | 25 | 29 | - | - | - | - | - | - | - | - | - | - | 26 | 29 | 26 | 29 |
| A Bypass ALU ( $\mathrm{I}=2 \mathrm{XX}$ ) | 35 | 40 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Clock (LOW to HIGH) | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 28 | 33 |

## Set-Up and Hold Times Relative to Clock (CP) Input ${ }^{[3,10,11]}$

|  | CP: $\qquad$ <br> Set-Up Time <br> Before H | Hold Time After $\mathrm{H} \boldsymbol{\mathrm { L }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Set-Up Time Before $L$ \$ | Hold Time After L $\dagger \mathbf{H}$ |
| A, B Source Address | 15 | $\begin{gathered} 0 \\ \text { (Note 12) } \end{gathered}$ | $\begin{gathered} 30,15+\text { tpwL } \\ (\text { Note } 13) \end{gathered}$ | 0 |
| B Destination Address | 15 | - Do | ange | 0 |
| D | - | - | 25 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | 20 | 0 |
| $\mathrm{I}_{012}$ | - | - | 30 | 0 |
| $\mathrm{I}_{345}$ | - | - | 30 | 0 |
| $\mathrm{I}_{678}$ | 10 | - Do | ange | 0 |
| $\mathrm{RAM}_{0,3}, \mathrm{Q}_{0,3}$ | - | - | 12 | 0 |

## Output Enable/Disable Times ${ }^{[2]}$

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to
0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY7C901-31 | $\overline{\mathrm{OE}}$ | Y | 23 | 23 |
| CY7C901-32 | $\overline{\mathrm{OE}}$ | Y | 25 | 25 |

## Minimum Cycle Time Calculations for 16-Bit Systems

Speedused in calculations for parts other than CY7C901 are representative for MSI parts.


Pipelined System, Add without Simultaneous Shift

| Data Loop |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| CY7C245 | Clock to Output | 12 | CY7C245 | Control Loop <br> Clock to Output |
| CY7C901 | A, B to $\overline{\mathrm{G}, \overline{\mathrm{P}}}$ | 28 | MUX | Select to Output |



Pipelined System, Simultaneous Add and Shift Down (RIGHT)

| Data Loop |  |  | Control Loop |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C245 | Clock to Output | 12 | CY7C245 | Clock to Output | 12 |
| CY7C901 | A, B to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 28 | MUX | Select to Output | 12 |
| Carry Logic | $\overline{\mathrm{G}}_{0}, \overline{\mathrm{P}}_{0}$ to $\mathrm{C}_{\mathrm{n}}+\mathrm{Z}$ | 9 | CY7C901 | CC to Output | 22 |
| CY7C901 | $\mathrm{C}_{\mathrm{n}}$ to Worst Case | 18 | CY7C245 | Access Time | 20 |
| XOR and MUX | Prop. Delay, Select to Output | 20 |  |  | $\overline{66} \mathrm{~ns}$ |
| CY7C901 | $\mathrm{RAM}_{3}$ Setup | $\frac{9}{96}$ |  |  |  |

## Typical DC and AC Characteristics




## Ordering Information

| Read-ModifyWrite Cycle (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 23 | CY7C901-23DC | D18 | Commercial |
|  | CY7C901-23JC | J67 |  |
|  | CY7C901-23LC | L67 |  |
|  | CY7C901-23PC | P17 |  |
| 27 | CY7C901-27DMB | D18 | Military |
|  | CY7C901-27LMB | L67 |  |
| 31 | CY7C901-31DC | D18 | Commercial |
|  | CY7C901-31JC | J67 |  |
|  | CY7C901-31LC | L67 |  |
|  | CY7C901-31PC | P17 |  |
| 32 | CY7C901-32DMB | D18 | Military |
|  | CY7C901-32LMB | L67 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Cycle Time and Clock Characteristics

| Parameters | Subgrcups |
| :---: | :---: |
| Minimum Clock LOW Time | $7,8,9,10,11$ |
| Minimum Clock HIGH Time | $7,8,9,10,11$ |

## Combinational Propagation Delays

| Parameters | Subgroups |
| :---: | :---: |
| From A, B Address to Y | 7, 8, 9, 10, 11 |
| From A, B Address to $\mathrm{F}_{3}$ | 7, 8, 9, 10, 11 |
| From A, B Address to $\mathrm{C}_{\mathrm{n}}+4$ | 7, 8, 9, 10, 11 |
| From A, B Address to $\overline{\mathrm{G}}, \overline{\overline{\mathrm{P}}}$ | 7, 8, 9, 10, 11 |
| From A, B Address to F $=0$ | 7, 8, 9, 10, 11 |
| From A, B Address to OVR | 7, 8, 9, 10, 11 |
| From A, B Address to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From D to Y | 7, 8, 9, 10, 11 |
| From D to F ${ }_{3}$ | 7, 8, 9, 10, 11 |
| From D to $\mathrm{C}_{\mathrm{n}+4}$ | 7, 8, 9, 10, 11 |
| From D to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7, 8, 9, 10, 11 |
| From D to F $=0$ | 7, 8, 9, 10, 11 |
| From D to OVR | 7, 8, 9, 10, 11 |
| From D to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}+4}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}=0$ | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to OVR | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}_{3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to $\mathrm{C}_{\mathrm{n}}+4$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7, 8, 9, 10,11 |
| From $\mathrm{I}_{012}$ to $\mathrm{F}=0$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to OVR | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{012}$ to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |

CYPRESS
CY7C901
SEMICONDUCTOR

## Combinational Propagation Delays(continued)

| Parameters | Subgroups |
| :---: | :---: |
| From $\mathrm{I}_{345}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}_{3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\mathrm{C}_{\mathrm{n}}+4$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\mathrm{F}=0$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to OVR | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{345}$ to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{678}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{678}$ to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{678}$ to $\mathrm{Q}_{0,3}$ | 7, 8, 9, 10, 11 |
| From A Bypass ALU to Y ( $\mathrm{I}=2 \mathrm{XX}$ ) | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to Y | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{F}_{3}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{C}_{\mathrm{n}}+4$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7, 8, 9, 10,11 |
| From Clock LOW to HIGH to F $=0$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to OVR | 7, 8, 9, 10,11 |
| From Clock LOW to HIGH to $\mathrm{RAM}_{0,3}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{Q}_{0,3}$ | 7, 8, 9, 10, 11 |

## Set-Up and Hold Times Relative to Clock (CP) Input

| Parameters | Subgroups |
| :---: | :---: |
| A, B Source Address Set-Up Time Before H L | 7, 8, 9, 10, 11 |
| A, B Source Address Hold Time After H L | 7, 8, 9, 10, 11 |
| A, B Source Address <br> Set-UpTime Before L H | 7, 8, 9, 10, 11 |
| A, B Source Address Hold Time After L H | 7, 8, 9, 10, 11 |
| B Destination Address Set-UpTime Before H L | 7, 8, 9, 10, 11 |
| B Destination Address Hold Time After H L | 7, 8, 9, 10, 11 |
| B Destination Address Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| BDestination Address Hold Time After L H | 7, 8, 9, 10, 11 |
| D Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| D Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{C}_{\mathrm{n}}$ Set-Up Time Before L $\mathrm{H}^{\text {d }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{C}_{\mathrm{n}}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{012}$ Set-Up Time Before L $\dagger \mathrm{H}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{012}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{345}$ Set-Up Time Before L $\downarrow$ H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{345}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Set-Up Time Before H $\downarrow$ L | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Hold Time After H L | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Set-Up Time Before L $\mathrm{H}^{\text {d }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| RAM $_{0}$, RAM $_{3}, \mathrm{Q}_{0}, \mathrm{Q}_{3}$ <br> Set-Up Time Before L $\$$ | 7, 8, 9, 10, 11 |
| $\mathrm{RAM}_{0}, \mathrm{RAM}_{3}, \mathrm{Q}_{0}, \mathrm{Q}_{3}$ Hold Time After L H | 7, 8, 9, 10, 11 |

## CMOS Micro Program Sequencers

## Features

- Fast
- CY7C909/11 has a 30-ns (min.) clock-to-output cycle time (commercial and military)
- Low power
$-\mathrm{I}_{\mathrm{CC}}($ max. $)=55 \mathrm{~mA}$ (commercial and military)
- $\mathbf{V}_{\mathbf{C C}}$ margin
$-\mathbf{5 V} \pm \mathbf{1 0 \%}$
-All parameters guaranteed over commercial and military operating temperature range
- Infinitely expandable in 4-bit increments
- Capable of withstanding $\mathbf{>} \mathbf{2 0 0 1 V}$ static discharge voltage
- Pin compatible and functionally equivalent to Am2909A/Am2911A


## Functional Description

The CY7C909 and CY7C911 are highspeed, four-bit-wide address sequencers intended to control the sequence of execution of micro-instructions contained in microprogram memory. They may be connected in parallel to expand the address width in 4-bit increments. Both devices are implementedin high-performance CMOS for optimum speed and power.
The CY7C909 can select an address from any of four sources. They are: (1) a set of four external direct inputs ( $\mathrm{D}_{\mathrm{i}}$ ); (2) exter-
nal data stored in an internal register $\left(\mathrm{R}_{\mathrm{i}}\right)$;
(3) a four-word-deep push/pop stack; or
(4) a program counter register (which usually contains the last addressplusone). The push/pop stack includes control lines so that it can efficiently execute nested subroutine linkages. In the CY7C909, each of the four outputs $\left(\mathrm{Y}_{\mathrm{i}}\right)$ can be ORed with an external input for conditional skip or branch instructions. A $\overline{\mathrm{ZERO}}$ input line forces the outputs to all zeros. The outputs are three-state, controlled by the output enable ( $\overline{\mathrm{OE}})$ input.
The CY7C911 is an identical circuit to the CY7C909, except the four OR inputs are removed and the D and R inputs are tied together. The CY7C911 is available in a 20-pin, 300-mil package.

## Logic Block Diagram



Pin Configurations


C909-2


PLCC/LCC Top View




C909-5

| (Above which the useful life may be impaired. Foruserguidelines, not tested.) | Static Discharge Voltage . . . . . . . . (per MIL-STD-883, Method 3015) |  | $\begin{array}{r} >2001 \mathrm{~V} \\ > \\ >200 \mathrm{~mA} \end{array}$ |
| :---: | :---: | :---: | :---: |
| Storage Temperature ................. - $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Latch-UpCurr |  |  |
| Ambient Temperaturewith <br> Power Applied . . . . . . . . . . . . . . . . . . . . . . $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Operating Range |  |  |
| Supply Voltage to Ground Potential....... -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| DC Voltage Applied to Outputs <br> in High Z State ............................ -0.5 V to +7.0 V | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| DC Input Voltage . ................... . -3.0 V to +7.0 V | Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$

## Operating Range

## Maximum Ratings

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.

## AC Test Loads and Waveforms


(a)

(b) C909-6

|  | Commercial | Military |
| :---: | :---: | :---: |
| R1 | $254 \Omega$ | $258 \Omega$ |
| R2 | $187 \Omega$ | $216 \Omega$ |

3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

Electrical Characteristics Over the Operating Rangel ${ }^{[2]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ | Commercial | 2.4 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | Military | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOL}=16.0 \mathrm{~mA}$ |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -2.0 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -20 | +20 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | -30 | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Commercial |  | 55 | mA |
|  |  |  | Military |  | 55 |  |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IH}} \geq 3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V} \end{aligned}$ | Commercial |  | 35 | mA |
|  |  |  | Military |  | 35 |  |

Switching Characteristics Over the Operating Range ${ }^{[2,5]}$

|  | CY7C909-30, CY7C911-30 |  |  |  | CY7C909-40, CY7C911-40 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Commercial |  | Military |  | Commercial |  | Military |  |  |
| Minimum Clock LOW Time ${ }^{[6]}$ | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| Minimum Clock HIGH Time ${ }^{[6]}$ | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| MAXIMUMCOMBINATORIALPROPAGATION DELAYS |  |  |  |  |  |  |  |  |  |
| From Input To: | Y | $\mathrm{C}_{\mathrm{n}+4}$ | Y | $\mathrm{C}_{\mathrm{n}+4}$ | Y | $\mathrm{C}_{\mathrm{n}}+4$ | Y | $\mathrm{C}_{\mathrm{n}+4}$ | ns |
| $\mathrm{D}_{\mathrm{i}}$ | 17 | 18 | 18 | 19 | 17 | 22 | 20 | 25 | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | 18 | 18 | 20 | 20 | 29 | 34 | 29 | 34 | ns |
| $\mathrm{OR}_{\mathrm{i}}(\mathrm{CY} 7 \mathrm{C} 909)$ | 16 | 16 | 17 | 17 | 17 | 22 | 20 | 25 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | 13 | - | 15 | - | 14 | - | 16 | ns |
| $\overline{\text { ZERO }}$ | 18 | 18 | 20 | 20 | 29 | 34 | 30 | 35 | ns |
| $\overline{\text { OE LOW to Output }}$ | 16 | - | 18 | - | 25 | - | 25 | - | ns |
| $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[5]}$ | 16 | - | 18 | - | 25 | - | 25 | - | ns |
| Clock HIGH, $\mathrm{S}_{1}, \mathrm{~S}_{0}=\mathrm{LH}$ | 20 | 20 | 22 | 22 | 39 | 44 | 45 | 50 | ns |
| Clock HIGH, $\mathrm{S}_{1}, \mathrm{~S}_{0}=\mathrm{LL}$ | 20 | 20 | 22 | 22 | 39 | 44 | 45 | 50 | ns |
| Clock HIGH, $\mathrm{S}_{1} \mathrm{~S}_{0}$, $=$ HL | 20 | 20 | 22 | 22 | 44 | 49 | 53 | 58 | ns |
| MINIMUM SET-UP AND HOLD TIMES (All Times Relative to Clock LOW-to-HIGH Transition) |  |  |  |  |  |  |  |  |  |
| From Input | Set-Up | Hold | Set-Up | Hold | Set-Up | Hold | Set-Up | Hold |  |
| $\overline{\mathrm{RE}}$ | 11 | 0 | 12 | 0 | 19 | 0 | 19 | 0 | ns |
| $\mathrm{Ri}^{[7]}$ | 10 | 0 | 11 | 0 | 10 | 0 | 12 | 0 | ns |
| Push/Pop | 12 | 0 | 13 | 0 | 25 | 0 | 27 | 0 | ns |
| FE | 12 | 0 | 13 | 0 | 25 | 0 | 27 | 0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 10 | 0 | 11 | 0 | 18 | 0 | 18 | 0 | ns |
| $\mathrm{D}_{\mathrm{i}}$ | 14 | 0 | 16 | 0 | 25 | 0 | 25 | 0 | ns |
| $\mathrm{OR}_{\mathrm{i}}(\mathrm{CY} 7 \mathrm{C} 909)$ | 12 | 0 | 14 | 0 | 25 | 0 | 25 | 0 | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | 14 | 0 | 16 | 0 | 25 | 0 | 29 | 0 | ns |
| $\overline{\text { ZERO }}$ | 12 | 0 | 13 | 0 | 25 | 0 | 29 | 0 | ns |

Notes:
5. Output loading as in part (b) of AC Test Loads and Waveforms.
6. System clock cycle time (Clock LOW Time and Clock HIGH Time) cannot be less than maximum propagation delay.
7. $\mathrm{R}_{\mathrm{i}}$ and $\mathrm{D}_{\mathrm{i}}$ are internally connected on the CY7C911. Use $\mathrm{R}_{\mathrm{i}}$ set-up and hold times for $\mathrm{D}_{\mathrm{i}}$ inputs.

## Switching Waveforms



Functional Description(continued)

The tables below define the control logic of the 7C909/911. Table 1 contains the multiplexer control logic, which selects the address source to appear on the outputs.

Table 1. Address Source Selection

| Octal | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | Source for Y Outputs |
| :---: | :---: | :---: | :--- |
| 0 | L | L | Microprogram Counter $(\mu$ PC $)$ |
| 1 | L | H | Address/Holding Register $(\mathrm{AR})$ |
| 2 | H | L | Push-Pop Stack $($ STK $)$ |
| $\square$ | H | H | Direct inputs $\left(\mathrm{D}_{\mathrm{i}}\right)$ |

Control of the Push/Pop Stack is contained in Table 2. File enable ( $\overline{\mathrm{FE}}$ ) enables stack operations, while Push/Pop (PUP) controls the stack.

Table 2. Synchronous Stack Control

| $\overline{\mathbf{F E}}$ | PUP | Push-Pop Stack Change |
| :---: | :---: | :--- |
| H | X | Nochange |
| L | H | Push current PCinto stack, increment stack <br> pointer |
| L | L | Popstack, decrement stack pointer |

Table 3 illustrates the output control logic of the 7C909/911. The ZERO control forces the outputs to zero. The OR inputs are ORed with the output of the multiplexer.

Table 3. Output Control

| $\mathbf{O R}_{\mathbf{i}}$ | $\overline{\mathbf{Z E R O}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{Y}_{\mathbf{i}}$ |
| :---: | :---: | :---: | :---: |
| $X$ | X | H | High Z |
| X | L | L | L |
| $H$ | H | L | H |
| $\mathbf{L}$ | H | L | Source selected by $\mathrm{S}_{0} \mathrm{~S}_{1}$ |

Table 4 defines the effect of $\mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{FE}}$, and PUP control signals on the 7C909. It illustrates the address source on the outputs and the contents of the internal registers for every combination of these signals. The internal register contents are illustrated before and after the clock LOW-to-HIGH edge.

Table 4. Output Control

| Cycle | $\mathrm{S}_{\mathbf{1}}, \mathrm{S}_{\mathbf{0}}, \overline{\mathrm{FE}}, \mathbf{P U P}$ | $\mu \mathrm{PC}$ | REG | STK0 | STK1 | STK2 | STK3 | $\mathbf{Y}_{\text {OUT }}$ | Comment | $\begin{aligned} & \text { Principle } \\ & \text { Use } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | 0000 | J | K | Ra | Rb | Rc | Rd | J | Pop Stack | End Loop |
| $\mathrm{N}+1$ | - | $\mathrm{J}+1$ | K | Rb | Rc | Rd | Ra | - |  |  |
| N | 0001 | J | K | Ra | Rb | Rc | Rd | J | Push $\mu \mathrm{PC}$ | Set-Up |
| $\mathrm{N}+1$ | - | $\mathrm{J}+1$ | K | J | Ra | Rb | Rc | - |  | Loop |
| N | 001 X | J | K | Ra | Rb | Rc | Rd | J | Continue | Continue |
| $\mathrm{N}+1$ | - | $\mathrm{J}+1$ | K | Ra | Rb | Rc | Rd | - |  |  |
| N | 0100 | J | K | Ra | Rb | Rc | Rd | K | Use AR for Address; Pop Stack | End Loop |
| $\mathrm{N}+1$ | - | K + 1 | K | Rb | Rc | Rd | Ra | - |  |  |
| N | 0101 | J | K | Ra | Rb | Rc | Rd | K | Jump to Address in AR; Push $\mu$ PC | JSR AR |
| $\mathrm{N}+1$ | - | K + 1 | K | J | Ra | Rb | Rc | - |  |  |
| N | 011 X | J | K | Ra | Rb | Rc | Rd | K | Jump to Address in AR | JMP AR |
| $\mathrm{N}+1$ | - | K + 1 | K | Ra | Rb | Rc | Rd | - |  |  |
| N | 1000 | J | K | Ra | Rb | Rc | Rd | Ra | Jump to Address in STK0; Pop Stack | RTS |
| $\mathrm{N}+1$ | - | $\mathrm{Ra}+1$ | K | Rb | Rc | Rd | Ra | - |  |  |
| N | 1001 | J | K | Ra | Rb | Rc | Rd | Ra | Jump to Address in STK0; Push $\mu \mathrm{PC}$ |  |
| $\mathrm{N}+1$ | - | $\mathrm{Ra}+1$ | K | J | Ra | Rb | Rc | - |  |  |
| N | 101 X | J | K | Ra | Rb | Rc | Rd | Ra | Jump to Address in STK0 | Stack Ref (Loop) |
| $\mathrm{N}+1$ | - | $\mathrm{Ra}+1$ | K | Ra | Rb | Rc | Rd | - |  |  |
| N | 1100 | J | K | Ra | Rb | Rc | Rd | D | $\begin{aligned} & \text { Jump to Address on D; } \\ & \text { Pop Stack } \end{aligned}$ | End Loop |
| $\mathrm{N}+1$ | - | D +1 | K | Rb | Rc | Rd | Ra | - |  |  |
| N | 1101 | J | K | Ra | Rb | Rc | Rd | D | Jump to Address on D; Push $\mu$ PC | JSR D |
| $\mathrm{N}+1$ | - | $\mathrm{D}+1$ | K | J | Ra | Rb | Rc | - |  |  |
| N | 111 X | J | K | Ra | Rb | Rc | Rd | D | Jump to Address on D | JMP D |
| $\mathrm{N}+1$ | - | $\mathrm{D}+1$ | K | Ra | Rb | Rc | Rd | - |  |  |

$J=$ Contents of microprogram counter; $K=$ Contents of address register; $R_{a}, R_{b}, R_{c}, R_{d}=$ Contents in stack


Tables 5 shows the sequence of micro-instructions to be executed. At address $\mathrm{J}+2$, the sequence control portion of the microinstruction contains the command "Jump to subroutine at A." At the time $\mathrm{T}_{2}$, the 7C909 inputs are set up to execute the jump and save the return address. The subroutine address $A$ is applied to the D inputs and appears on the $Y$ outputs. On the next clock transition, the return address $\mathrm{J}+3$ is pushed onto the stack. The return instruction is executed at $\mathrm{T}_{5}$. Tables 6 has a similar timing chart showing one subroutine linking to a second, with the latter consisting of only one micro-instruction.

Table 5. Subroutine Execution ${ }^{[8]}$

| Execute Cycle |  | $\mathrm{T}_{\mathbf{0}}$ | $\mathrm{T}_{\mathbf{1}}$ | $\mathrm{T}_{\mathbf{2}}$ | $\mathrm{T}_{\mathbf{3}}$ | $\mathrm{T}_{\mathbf{4}}$ | $\mathrm{T}_{\mathbf{5}}$ | $\mathrm{T}_{\mathbf{6}}$ | $\mathrm{T}_{\mathbf{7}}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signals |  | Clock |  |  |  |  |  |  |  |  |

Table 6. Two Nested Subroutines, Routine B is Only One Instruction ${ }^{[8]}$

| Execute Cycle |  | T0 | $\mathrm{T}_{1}$ | T2 | T3 | T 4 | T5 | T6 | T 7 | $\mathrm{T}_{8}$ | T9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signals | Clock |  |  |  |  |  |  |  |  |  |  |
| Inputs (from $\mu \mathrm{WR}$ ) | $\begin{gathered} \mathrm{S}_{\mathrm{f}, \mathrm{~S}_{0}}^{\mathrm{FE}} \\ \text { PUP } \\ \mathrm{D} \end{gathered}$ | 0 H X X | 3 L H A | O H $\mathbf{X}$ X | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 3 \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~B} \end{aligned}$ | O H X X | 2 L L X | O H X X | 2 L L X | O H $\mathbf{X}$ $\mathbf{X}$ |
| Internal Registers | $\begin{aligned} & \hline \mu \text { PC } \\ & \text { STK0 } \\ & \text { STK1 } \\ & \text { STK2 } \\ & \text { STK3 } \end{aligned}$ | $\begin{gathered} \mathrm{J}+2 \\ - \\ = \end{gathered}$ | $\begin{gathered} \mathrm{J}+2 \\ - \\ = \end{gathered}$ | A + $\mathrm{J}+2$ $=$ - | A + 2 $\mathrm{~J}+2$ $=-$ $=$ | A + 3 $\mathrm{J}+2$ - $=$ | B + $\mathrm{A}+3$ $\mathrm{~J}+2$ - | B + A +3 $\mathrm{~J}+2$ - | A + 4 $\mathrm{~J}+2$ - - | A + 5 $J+2$ - $=$ | J + 3 - - - |
| Output | Y | $\mathrm{J}+1$ | A | A + 1 | A + 2 | B | B +1 | A + 3 | A + 4 | $\mathrm{J}+3$ | $\mathrm{J}+4$ |
| Instruction being executed |  | Continue | JSR A | Continue | Continue | JSR B | Continue | RTS | Continue | RTS | Continue |

Note:
8. $\mathrm{C}_{\mathrm{n}}=\mathrm{HIGH}$


## Functional Description (continued)

## Ảrchitecture

The CY7C909 and CY7C911 are CMOS microprogram sequencers for use in high-speed processor applications. They are cascadable in 4-bit increments. Two devices can address 256 words of microprogram, three can address up to 4 K words, and so on. The architecture of the CY7C909/911 is illustrated in the iogic diagram in Figure 1. The various blocks are described below.

## Multiplexer

The multiplexer is controlled by the $S_{0}$ and $S_{1}$ inputs to select the address source. It selects either the direct inputs $\left(D_{i}\right)$, the address register (AR), the microprogram counter ( $\mu \mathrm{PC}$ ), or the stack $(\mathrm{SP})$ as the source of the next micro-instruction address.

## Direct Inputs

The direct inputs $\left(\mathrm{D}_{\mathrm{i}}\right)$ allow addresses from an external source to be output on the Y outputs. On the CY7C911, the direct inputs are also inputs to the address register.

## Address Register

The address register (AR) consists of four D-type, edge-triggered, flip-flops that are controlled by the register enable (RE) input. When register enable is LOW, new data is entered into the register on the LOW-to-HIGH clock transition.

## Microprogram Counter

The microprogram counter ( $\mu \mathrm{PC}$ ) is composed of a 4-bit incrementer followed by a 4 -bit register. The incrementer has a carry in $\left(C_{n}\right)$ input and a carry out ( $C_{n}+4$ ) output to facilitate cascading. The carry in input controls the microprogram counter. When carry in is HIGH the incrementer counts sequentially. The counter register is loaded with the current Y output plus one ( $\mathrm{Y}+1$ 1 $\mu \mathrm{PC}$ ) on the next clock cycle. When carry in is LOW the incrementer does not count. The microprogram counter register is loaded with the same Y output ( $\mathrm{Y} \psi \mu \mathrm{PC}$ ) on the next clock cycle.

## Stack

The Stack consists of a $4 \times 4$ memory array and a built-in stack pointer (SP), which always points to the last word written. The stack is used to store return addresses when executing microsubroutines.
The stack pointer is an up/down counter controlled by file enable (FE) and Push/Pop (PUP) inputs. The file enable input allows stack operations only when it is LOW. The Push/Pop input controls the stack pointer position.
The PUSH operation is initiated at the beginning of a microsubroutine. Push/Pop is set HIGH while file enable is kept LOW. The stack pointer is incremented and the memory array is written with the micro-instruction address following the subroutine jump that initiated the push.
The POP operation is initiated at the end of a microsubroutine to obtain the return address. Both Push/Pop and file enable are set LOW. The return address is already available to the multiplexer. The stack pointer is decremented on the next LOW-to-HIGH clock transition, effectively removing old information from the top of the stack. The stack is configured so that data will roll-over if more than four POPs are performed, thus preventing data from being lost.
The contents of the memory position pointed to by the stack pointer is always available to the multiplexer. Stack reference operations can thus be performed without a push or a pop. Since the stack is four words deep, up to four microsubroutines can be nested.
The ZERO input resets the four $Y$ outputs to a binary zero state. The OR inputs (7C909 only) are connected to the Y outputs such that any output can be set to a logical one.
The output enable (OE) input controls the Y outputs. A HIGH on output enable sets the outputs into a high-impedance state.

## Definition of Terms

| Name | Description |
| :---: | :---: |
| INPUTS |  |
| $\mathrm{S}_{1}, \mathrm{~S}_{0}$ | Multiplexer Control Lines for Access Source Selection |
| FE | Fiie Enable, Enables Stack Operation, Active LOW |
| PUP | Push/Pop, Selects Stack Operation |
| RE | Register Enable, Enables Address Register Active LOW |
| ZERO | Forces Output to Logical Zero, Active LOW |
| OE | Output Enable, Controls Three-State Outputs Active LOW |
| $\mathrm{OR}_{\text {i }}$ | Logic Or Input to each Address Output Line (7C909 only) |
| $\mathrm{C}_{\mathrm{n}}$ | Carry In, Controls Microprogram Counter |
| $\mathrm{R}_{\mathrm{i}}$ | Inputs to the Internal Address Register (7C909 only) |
| $\mathrm{D}_{\mathrm{i}}$ | Direct Inputs to the Multiplexer |
| CP | Clock Input |
| OUTPUTS |  |
| $\mathrm{Y}_{\mathrm{i}}$ | Address Outputs |
| $\mathrm{C}_{\mathrm{n}+4}$ | Carry Out from Incrementer |

CY7C909
CY7C911

Definition of Terms (continued)

| Name | Description |
| :--- | :--- |
| INTERNALSIGNALS | Contents of the Microprogram Counter |
| $\mu$ PC | Contents of the Address Register |
| AR | Contents of the Push/Pop Stack |
| STK0 - STK3 | Contents of the Stack Pointer |
| SP |  |
| EXTERNALSIGNAL | Address to the Counter Memory |
| A |  |

## Typical DC and AC Characteristics



## Typical DC and AC Characteristics (continued)




Ordering Information

| Clock <br> Cycle <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 30 | CY7C909-30DC | D16 | Commercial |
|  | CY7C909-30JC | J64 |  |
|  | CY7C909-30PC | P15 |  |
|  | CY7C909-30DMB | D16 | Military |
| 40 | CY7C909-40DC | D16 | Commercial |
|  | CY7C909-40JC | J64 |  |
|  | CY7C909-40LC | L64 |  |
|  | CY7C909-40PC | P15 |  |
|  | CY7C909-40DMB | D16 | Military |
|  | CY7C909-40LMB | L64 |  |


| Clock <br> Cycle <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :--- |
| 30 | CY7C911-30DC | D6 | Commercial |
|  | CY7C911-30JC | J61 |  |
|  | CY7C911-30PC | P5 |  |
|  | CY7C911-30DMB | D6 | Military |
| 40 | CY7C911-40DC | D6 | Commercial |
|  | CY7C911-40JC | J61 |  |
|  | CY7C911-40LC | L61 |  |
|  | CY7C911-40PC | P5 |  |
|  | CY7C911-40DMB | D6 | Military |
|  | CY7C911-40LMB | L61 |  |

CYPRESS
SEMICONDUCTOR

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :---: |
| MinimumClock LOW Time | $7,8,9,10,11$ |
| Minimum Clock HIGH Time | $7,8,9,10,11$ |
| MAXIMUMCOMBINATORIALPROPAGATION DELAYS |  |
| $\mathrm{D}_{\mathrm{i}}$ to Y | $7,8,9,10,11$ |
| $\mathrm{D}_{\mathrm{i}}$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ to Y | $7,8,9,10,11$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| $\mathrm{OR}_{\mathrm{i}}(7 \mathrm{C} 909)$ to Y | $7,8,9,10,11$ |
| $\mathrm{OR}_{\mathbf{i}}(7 \mathrm{C} 909)$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| $\mathrm{ZERO}_{4}$ to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ LH to Y | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ LH to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ LL to Y | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ LL to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ HL to Y | $7,8,9,10,11$ |
| Clock HIGH, $\mathrm{S}_{0}, \mathrm{~S}_{1}=$ HL to $\mathrm{C}_{\mathrm{n}}+4$ | $7,8,9,10,11$ |


| Parameters | Subgroups |
| :--- | ---: |
| MINIMUM SET-UPAND HOLD TIMES |  |
| $\overline{\mathrm{RE}}$ Set-Up Time | $7,8,9,10,11$ |
| $\overline{\mathrm{RE}}$ Hold Time | $7,8,9,10,11$ |
| Push/Pop Set-Up Time | $7,8,9,10,11$ |
| Push/Pop Hold Time | $7,8,9,10,11$ |
| FE Set-Up Time | $7,8,9,10,11$ |
| FE Hold Time | $7,8,9,10,11$ |
| $\mathrm{C}_{\mathrm{n}}$ Set-Up Time | $7,8,9,10,11$ |
| $\mathrm{C}_{\mathrm{n}}$ Hold Time | $7,8,9,10,11$ |
| $\mathrm{D}_{\mathrm{i}}$ Set-Up Time | $7,8,9,10,11$ |
| $\mathrm{D}_{\mathrm{i}}$ Hold Time | $7,8,9,10,11$ |
| $\mathrm{OR}_{\mathrm{i}}(7 \mathrm{C} 909)$ Set-Up Time | $7,8,9,10,11$ |
| OR $_{\mathrm{i}}(7 \mathrm{C} 909)$ Hold Time | $7,8,9,10,11$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ Set-Up Time | $7,8,9,10,11$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ Hold Time | $7,8,9,10,11$ |
| $\overline{\mathrm{ZERO}_{0}}$ Set-Up Time | $7,8,9,10,11$ |
| $\overline{\mathrm{ZERO} H o l d ~ T i m e ~}$ | $7,8,9,10,11$ |

## Features

- Fast
-CY7C910-40 has a 40-ns (min.) clock cycle; commercial
- CY7C910-46 has a 46-ns (min.) clock cycle; military
- Low power
$-I_{C C}($ max. $)=70 \mathrm{~mA}$
- $V_{C C}$ margin of $5 \mathrm{~V} \pm 10 \%$ commercial and military
- Sixteen powerful microinstructions
- Three output enable controls for three-way branch
- Twelve-bit address word
- Four sources for addresses: microprogram counter (MPC), stack, branch address bus, internal holding register
- 12-bit internal loop counter
- Internal 17-word by 12 -bit stack can be used for subroutine return address or data storage
- Capable of withstanding greater than 2001V static discharge voltage
- Pin compatible and functional equivalent to Am2910A


## Functional Description

The CY7C910 is a standalone microprogram controller that selects, stores, retrieves, manipulates, and tests addresses that control the sequence of execution of instructions stored in an external memory. All addresses are 12-bit binary values that designate an absolute memory location.
The CY7C910, as illustrated in the block diagram, consists of a 17 -word by 12 -bit LIFO (Last-In-First-Out) stack and SP (Stack Pointer), a 12-bit RC (Register/ Counter), a 12 -bit MPC (Micro Program Counter) and incrementer, a 12 -bit-wide by 4 -input multiplexer, and the required data manipulation and control logic.

## CMOS Microprogram Controller

The operation performed is determined by four input instruction lines ( $\mathrm{I}_{0}-\mathrm{I}_{3}$ ) that in turn select the (internal) source of the next micro-instruction to be fetched. This address is output on the $\mathrm{Y}_{0}-\mathrm{Y}_{11}$ pins. Two additional inputs ( $\overline{\mathrm{CC}}$ and CCEN) are provided that are examined during certain instructions and enable the user to make the execution of the instruction either unconditional or dependent upon an external test.
The CY7C910 is a pin-compatible, func-tional-equivalent, improved-performance replacement for the Am2910A.
The CY7C910 is fabricated using an advanced 1.2-micron CMOS process that eliminates latch-up, results in ESD protection over 2000 volts, and achieves superior performance and low power dissipation.


## Pin Configurations

> PLCC
> Top View


Selection Guide

| Minimum Clock Cycle (ns) | Stack Depth (words) | Operating Range | Part Number |
| :---: | :---: | :---: | :---: |
| 40 | 17 | Commercial | CY7C910-40 |
| 46 | 17 | Military | CY7C910-46 |
| 50 | 17 | Commercial | CY7C910-50 |
| 51 | 17 | Military | CY7C910-51 |
| 93 | 17 | Commercial | CY7C910-93 |
| 99 | 17 | Military | CY7C910-99 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied .......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 10 to Pin 30) . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State .......................... $\quad-0.5 \mathrm{~V}$ to +7.0 V

Output Current into Outputs (LOW) 30 mA
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . > 2001 V
(Per MIL-STD-883 Method 3015)

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Note:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## Pin Definitions

| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{11}$ | I | Direct inputs to the RC (Register/Counter) and multiplexer. $D_{0}$ is LSB and $D_{11}$ is MSB |
| $\overline{\text { RLD }}$ | I | Register load. Control input to RC that, when LOW, loads data on the $\mathrm{D}_{0}-\mathrm{D}_{11}$ pins into RC on the LOW-to-HIGH clock (CP) transition. |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | I | Instruction inputs that select one of sixteen instructions to be performed by the CY7C910. |
| $\overline{\mathrm{CC}}$ | I | Control input that, when LOW, signifies that a test has passed. |
| CCEN | I | Enable for $\overline{\mathrm{CC}}$ input. When HIGH $\overline{\mathrm{CC}}$ is ignored and a pass is forced. When LOW the state of $\overline{\mathrm{CC}}$ is examined. |
| CP | I | Clock input. All internal states are changed on the LOW-to-HIGH clock transitions. |


| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| CI | I | Carry input to the LSB of the incrementer for the MPC. |
| $\overline{\mathrm{OE}}$ | I | Control for $\mathrm{Y}_{0}-\mathrm{Y}_{11}$ outputs. LOW to enable; HIGH to disable. |
| $\mathrm{Y}_{0}-\mathrm{Y}_{11}$ | O | Address output to microprogram memory. $Y_{0}$ is LSB and $Y_{11}$ is MSB. |
| $\overline{\text { FULL }}$ | 0 | When LOW indicates the stack is full. |
| $\overline{\text { PL }}$ | O | When LOW, this indicates the pipeline register has been selected as the direct input ( $\mathrm{D}_{0}$ $-\mathrm{D}_{11}$ ) source. |
| $\overline{\text { MAP }}$ | O | When LOW, this indicates the mapping PROM (or PLA) has been selected as the direct input $\left(\mathrm{D}_{0}-\mathrm{D}_{11}\right)$ source. |
| $\overline{\text { VECT }}$ | O | When LOW, this indicates the Interrupt Vector has been selected as the direct input ( $\mathrm{D}_{0}$ $-D_{11}$ source. |

mits reference to the data on the top of the stack without having to perform a Popoperation.
The SP operates as an up/down counter that is incremented when a Push operation (instructions 1,4 , or 5 ) is performed or decremented when a Popoperation (instructions $8,10,11,13$, or 15 ) is performed.The Push operation writes the return address on the stack and the Pop operation effectively removes it. The actual operation occurs on the LOW-to-HIGH clock transition following the instruction.
The stack is initialized by executing instruction zero (JUMP TO LOCATION 0 or RESET). Every time a "jump to subroutine" instruction (1,5) or a loop instruction (4) is executed, the return address is Pushed onto the stack; and every time a "return from subroutine (or loop)" instruction is executed, the return address is Popped off the stack.
When one subroutine calls another or a loop occurs within a loop (or a combination), which is called nesting, the logical depth of the stack increases. The physical stack depth is 17 words. When this depth occurs, the FULL signal goes LOW on the next LOW-toHIGH clock transition. Any further Push operations on a full stack will cause the data at that location to be overwritten, but will not increment the SP. Similarly, performing a Pop operation on a emptystack will not decrement the SP and may resultin non-meaningful data being available at the Y outputs.

## The Microprocessor Counter: MPC

The MPC consists of a 12 -bit incrementer followed by a 12 -bit register. The register usually holds the address of the instruction being fetched. When sequential instructions are fetched, the carry input (CI) to the incrementer is HIGH and one is added to the Y outputs of the multiplexer, which is loaded into the MPC on the next LOW-to-HIGH clock transition. When the CI input is LOW, the Y outputs of the multiplexer are loaded directly into the MPC so that the same instruction is fetched and executed.

Electrical Characteristics Over Commercial and Military Operating Range, $\mathrm{V}_{\mathrm{CC}} \mathrm{Min} .=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{Max} .=5.5 \mathrm{~V}^{[2]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ |  | -1.6 |  | mA |
| $\mathrm{I}_{\text {OL }}$ | Output LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 12 |  | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }} / \mathrm{V}_{\mathrm{CC}}$ |  | -40 | +40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. | Commercial |  | 70 | mA |
|  |  |  | Military |  | 90 |  |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current | $\mathrm{V}_{\mathrm{IH}} \geq 3.85 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V}$ | Commercial |  | 35 | mA |
|  |  |  | Military |  | 50 |  |

Capacitance ${ }^{[4]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Output Loads for AC Performance Characteristics ${ }^{[5,6]}$



All Outputs

Switching Waveforms


Notes:
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. Tested initially and after any design or process changes that may affect these parameters.
5. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring, and stray capacitance.
6. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.

## Guaranteed AC Performance Characteristics

The tables below specify the guaranteed AC performance of the CY7C910 over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and the military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature ranges with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels.

The inputs switch between 0 V and 3 V with signal transition rates of 1 volt per nanosecond. All outputs have maximum DC current loads.

## Clock Requirements ${ }^{[2]}$

|  | Commercial |  |  | Military |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Speed(ns) | 40 | 50 | 93 | 46 | 51 | 99 |
| Minimum Clock LOW | 20 | 20 | 50 | 23 | 25 | 58 |
| Minimum Clock HIGH | 20 | 20 | 35 | 23 | 25 | 42 |
| Minimum Clock Period I $=14$ | 40 | 50 | 93 | 46 | 51 | 100 |
| Minimum Clock Period I $=8,9,15$ | 40 | 50 | 113 | 46 | 51 | 114 |

Combinatorial Propagation Delays $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)^{[2,7]}$

|  | Commercial |  |  |  |  |  |  |  |  | Military |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Y |  |  | $\overline{\mathbf{P L}}, \overline{\mathrm{VECT}}, \overline{\text { MAP }}$ |  |  | $\overline{\text { FULL }}$ |  |  | Y |  |  | $\overline{\mathbf{P L}}, \overline{\mathrm{VECT}}, \overline{\text { MAP }}$ |  |  | FULL |  |  |
| Speed(ns) | 40 | 50 | 93 | 40 | 50 | 93 | 40 | 50 | 93 | 46 | 51 | 99 | 46 | 51 | 99 | 46 | 51 | 99 |
| $\mathrm{D}_{0}-\mathrm{D}_{11}$ | 17 | 20 | 20 | - | - | - | - | - | - | 21 | 25 | 25 | - | - | - | - | - | - |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | 25 | 35 | 50 | 20 | 30 | 51 | - | - | - | 30 | 40 | 54 | 25 | 35 | 58 | - | - | - |
| CC | 22 | 30 | 30 | - | - | - | - | - | - | 27 | 36 | 35 | - | - | - | - | - | - |
| CCEN | 22 | 30 | 30 | - | - | - | - | - | - | 27 | 36 | 37 | - | - | - | - | - | - |
| CP I $=8,9,15{ }^{[8]}$ | 30 | 40 | 75 | - | - | - | 25 | 31 | 60 | 35 | 46 | 77 | - | - | - | 30 | 35 | 67 |
| CP All Other I | 30 | 40 | 55 | - | - | - | 25 | 31 | 60 | 35 | 46 | 61 | - | - | - | 30 | 35 | 67 |
| $\overline{\mathrm{OE}}{ }^{[8]}$ | $\begin{array}{\|l\|} \hline 21 \\ 21 \end{array}$ | $\begin{aligned} & 25 \\ & 27 \end{aligned}$ | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | - | - | - | - | - | - | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | $\begin{aligned} & 40 \\ & 30 \\ & \hline \end{aligned}$ | - | - | - | - | - | - |

Minimum Set-Up and Hold Times Relative to clock LOW-to-HIGH Transition $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)^{[2]}$

|  | Commercial |  |  |  |  |  | Military |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Set-Up |  |  | Hold |  |  | Set-Up |  |  | Hold |  |  |
| Speed(ns) | 40 | 50 | 93 | 40 | 50 | 93 | 46 | 51 | 99 | 46 | 51 | 99 |
| DI R R | 13 | 16 | 24 | 0 | 0 | 0 | 13 | 16 | 28 | 0 | 0 | 0 |
| DI MPC | 20 | 30 | 58 | 0 | 0 | 0 | 20 | 30 | 62 | 0 | 0 | 0 |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ | 25 | 35 | 75 | 0 | 0 | 0 | 27 | 38 | 81 | 0 | 0 | 0 |
| $\overline{\overline{C C}}$ | 20 | 24 | 63 | 0 | 0 | 0 | 25 | 35 | 65 | 0 | 0 | 0 |
| $\overline{\text { CCEN }}$ | 20 | 24 | 63 | 0 | 0 | 0 | 25 | 35 | 63 | 0 | 0 | 0 |
| CI | 15 | 18 | 46 | 0 | 0 | 0 | 15 | 18 | 58 | 0 | 0 | 0 |
| $\overline{\text { RLD }}$ | 15 | 19 | 36 | 0 | 0 | 0 | 15 | 20 | 42 | 0 | 0 | 0 |

## Notes:

7. A dash indicates that a propagation delay path or set-up time does not exist.
8. The enable/disable times are measured to a 0.5 Volt change on the output voltage level with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.

CY7C910

## $\pm$

Table of Instructions

| $\mathrm{I}_{3}-\mathrm{I}_{0}$ | Mnemonic | Name | Reg/Cntr Contents | Result |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\overline{\mathrm{CCEN}}=\mathrm{L} \text { and } \overline{\mathrm{CC}}=\mathrm{H}$ |  | $\overline{\text { Pass }} \overline{\mathrm{CCEN}}=\underset{\mathrm{H} \text { or }}{\mathrm{CC}}=\mathrm{L}$ |  | Reg/Cntr | Enable |
|  |  |  |  | Y | Stack | Y | Stack |  |  |
| 0 | JZ | Jump Zero | X | 0 | Clear | 0 | Clear | Hold | PL |
| 1 | CJS | Cond JSB PL | X | PC | Hold | D | Push | Hold | PL |
| 2 | JMAP | Jump Map | X | D | Hold | D | Hold | Hold | Map |
| 3 | CJP | Cond Jump PL | X | PC | Hold | D | Hold | Hold | PL |
| 4 | Push | Push/Cond LD CNTR | X | PC | Push | PC | Push | (Note 9) | PL |
| 5 | JSPR | Cond JSB R/PL | X | R | Push | D | Push | Hold | PL |
| 6 | CJV | Cond Jump Vector | X | PC | Hold | D | Hold | Hold | Vect |
| 7 | JRP | Cond Jump R/PL | X | R | Hold | D | Hold | Hold | PL |
| 8 | RFCT | $\begin{aligned} & \text { Repeat Loop, } \\ & \text { CNTR } \neq 0 \end{aligned}$ | $\neq 0$ | F | Hold | F | Hold | Dec | PL |
|  |  |  | $=0$ | PC | Pop | PC | Pop | Hold | PL |
| 9 | RPCT | $\begin{aligned} & \text { Repeat PL, } \\ & \text { CNTR } \neq 0 \end{aligned}$ | $\neq 0$ | D | Hold | D | Hold | Dec | PL |
|  |  |  | $=0$ | PC | Hold | PC | Hold | Hold | PL |
| 10 | CRTN | Cond RTN | X | PC | Hold | F | Pop | Hoid | PL |
| 11 | CJPP | Cond Jump PL \& Pop | X | PC | Hold | D | Pop | Hold | PL |
| 12 | LDCT | LD Cntr \& Continue | X | PC | Hold | PC | Hold | Load | PL |
| 13 | LOOP | Test End Loop | X | F | Hold | PC | Pop | Hold | PL |
| 14 | CONT | Continue | X | PC | Hold | PC | Hold | Hold | PL |
| 15 | TWB | Three-Way Branch | $\neq 0$ | F | Hold | PC | Pop | Dec | PL |
|  |  |  | $=0$ | D | Pop | PC | Pop | Hold | PL |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
$\mathrm{X}=$ Don't Care
Notes:
9. If $\overline{\mathrm{CCEN}}=\mathrm{L}$ and $\overline{\mathrm{CC}}=\mathrm{H}$, then hold; else load.

CY7C910 Flow Diagrams
 SEMICONDUCTOR

One-Level Pipeline-Based Architecture (recommended)


7C910-8

SEMICONDUCTOR

## Typical DC and AC Characteristics




OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE



NORMALIZED FREQUENCY vs. AMBIENT TEMPERATURE


OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE




7C910-9

## Ordering Information

| Clock Cycle (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 40 | CY7C910-40DC | D18 | Commercial |
|  | CY7C910-40JC | J67 |  |
|  | CY7C910-40LC | L67 |  |
|  | CY7C910-40PC | P17 |  |
| 46 | CY7C910-46DMB | D18 | Military |
|  | CY7C910-46LMB | L67 |  |
| 50 | CY7C910-50DC | D18 | Commercial |
|  | CY7C910-50JC | J67 |  |
|  | CY7C910-50LC | L67 |  |
|  | CY7C910-50PC | P17 |  |
| 51 | CY7C910-51DMB | D18 | Military |
|  | CY7C910-51LMB | L67 |  |
| 93 | CY7C910-93DC | D18 | Commercial |
|  | CY7C910-93JC | J67 |  |
|  | CY7C910-93LC | L67 |  |
|  | CY7C910-93PC | P17 |  |
| 99 | CY7C910-99DMB | D18 | Military |
|  | CY7C910-99LMB | L67 |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $1,2,3$ |

## Clock Requirements

| Parameters | Subgroups |
| :---: | :---: |
| MinimumClock LOW | $7,8,9,10,11$ |

## Combinational Propagation Delays

| Parameters | Subgroups |
| :--- | :--- |
| From $\mathrm{D}_{0}-\mathrm{D}_{11}$ to Y | $7,8,9,10,11$ |
| From $\mathrm{I}_{0}-\mathrm{I}_{3}$ to Y | $7,8,9,10,11$ |
| From $\mathrm{I}_{0}-\mathrm{I}_{3}$ to $\overline{\mathrm{PL}}, \overline{\mathrm{VECT}}, \overline{\mathrm{MAP}}$ | $7,8,9,10,11$ |
| From $\overline{\mathrm{CC}}$ to Y | $7,8,9,10,11$ |
| From $\overline{\mathrm{CCEN}}$ to Y | $7,8,9,10,11$ |
| From $\mathrm{CP}(\mathrm{I}=8,9,15)$ to $\overline{\mathrm{FULL}}$ | $7,8,9,10,11$ |
| From CP $(\mathrm{All}$ Other I) to Y | $7,8,9,10,11$ |
| From $\mathrm{CP}(\mathrm{All}$ Other I) to $\overline{\mathrm{FULL}}$ | $7,8,9,10,11$ |

Document \#: 38-00016-B

## Minimum Set-Up and Hold Times

| Parameters | Subgroups |
| :---: | :---: |
| DI* RCSet-Up Time | 7, 8, 9, 10, 11 |
| DI RC Hold Time | 7, 8, 9, 10, 11 |
| DI MPC Set-Up Time | 7, 8, 9, 10, 11 |
| DI MPC Hold Time | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ Set-Up Time | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ Hold Time | 7, 8, 9, 10, 11 |
| $\overline{\text { CCS }}$ S-Up Time | 7, 8, 9, 10, 11 |
| $\overline{\text { CC Hold Time }}$ | 7, 8, 9, 10, 11 |
| CCEN Set-Up Time | 7, 8, 9, 10, 11 |
| CCEN Hold Time | 7, 8, 9, 10, 11 |
| CI Set-Up Time | 7, 8, 9, 10, 11 |
| CI Hold Time | 7, 8, 9, 10, 11 |
| RLD Set-Up Time | 7, 8, 9, 10, 11 |
| $\overline{\mathrm{RLD}}$ Hold Time | 7, 8, 9, 10, 11 |

## Features

- Fast
- CY7C9101-30 has a 30-ns (max.) clock cycle (commercial)
- CY7C9101-35 has a 35-ns (max.) clock cycle (military)
- Low power
-ICC (max. at 10 MHz$)=\mathbf{6 0} \mathrm{mA}$ (commercial)
$-I_{\text {CC }}$ (max. at 10 MHz$)=85 \mathrm{~mA}$ (military)
- VCC margin of $5 \mathrm{~V} \pm \mathbf{1 0 \%}$
- All parameters guaranteed over commercial and military operating temperature range
- Replaces four 2901s with carry lookahead logic
- Eight-function ALU performs three arithmetic and five logical operations on two 16-bit operands
- Infinitely expandable in 16́bit increments
- Four status flags: carry, overflow, negative, zero
- Capable of withstanding greater than 2001 V static discharge voltage
- Pin compatible and functional equivalent to AM29C101


## Functional Description

The CY7C9101 is a high-speed, expandable, 16 -bit-wide ALU slice that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY7C9101 is basic, yet so versatile that it can emulate the ALU of almost any digital computer.
The CY7C9101, as shown in the logic block diagram, consists of a 16 -word by 16-bit dual-port RAM register file, a 16-bit

## CMOS 16-Bit Slice

ALU, and the necessary data manipulation and control logic.
The function performed is determined by 9 -bit instruction word ( $\mathrm{I}_{8}$ to $\mathrm{I}_{0}$ ), which is usually input via a micro-instruction register.
The CY7C9101 is expandable in 16-bit increments, has three-state data outputs as well as flag outputs, and can implement either a full look-ahead carry or a ripple carry.
The CY7C9101 is a pin-compatible, functional equivalent for the Am29C101 with improved performance. The 7C9101 replaces four 2901s and includes on-chip carry look-ahead logic.
Fabricated in an advanced 1.2 -micron CMOS process, the CY7C9101 eliminates latch-up, has ESD protection greater than 2000 V , and achieves superior performance with low power dissipation.


Pin Configuration(continued)

|  | PGA Top View |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{Y}_{1}{ }^{51}$ | $\begin{gathered} 50 \\ Y_{2} \end{gathered}$ | $\begin{aligned} & 48 \\ & Y_{4} \end{aligned}$ | $\begin{gathered} 46 \\ Y_{6} \end{gathered}$ | $\frac{44}{\mathrm{OE}}$ | $\begin{gathered} 42 \\ \mathrm{NC} \end{gathered}$ | $\mathrm{Y}_{8}{ }^{40}$ | 38 $Y_{10}$ | 36 <br> $Y_{12}$ |  |
| $\begin{array}{r} 53 \\ \mathrm{~F}=0 \end{array}$ | $\begin{aligned} & 52 \\ & Y_{0} \end{aligned}$ | $\begin{aligned} & 49 \\ & Y_{3} \end{aligned}$ | $Y_{5}^{47}$ | $\begin{gathered} 45 \\ Y_{7} \end{gathered}$ | $\begin{array}{r} 43 \\ \mathrm{~V}_{\mathrm{SS}} \end{array}$ | $\begin{array}{\|r\|} \hline 41 \\ \mathrm{~V}_{\mathrm{ss}} \end{array}$ | $\begin{aligned} & 39 \\ & Y_{9} \end{aligned}$ | $\begin{gathered} 37 \\ \gamma_{11} \end{gathered}$ | $\begin{array}{r} 35 \\ \mathrm{Y}_{13} \end{array}$ | $\begin{gathered} 34 \\ Y_{14} \end{gathered}$ |
| $\begin{aligned} & 55 \\ & \mathrm{l}_{2} \end{aligned}$ | $\begin{gathered} 54 \\ C_{n} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 32 \\ F_{15} \end{gathered}$ | $\begin{gathered} 33 \\ Y_{15} \end{gathered}$ |
| ${ }^{57}$ | $\begin{gathered} 56 \\ \mathrm{t}_{1} \end{gathered}$ |  |  |  |  |  |  |  | 30 $\mathrm{C}_{\mathrm{n}}+16$ | 31 OVR |
| $\begin{gathered} 59 \\ 1_{7} \end{gathered}$ | $\begin{aligned} & 58 \\ & i_{8} \end{aligned}$ |  |  |  |  |  |  |  | ${ }^{\text {P }}{ }^{\mathbf{P}}$ | 29 $\overline{\mathrm{G}}$ |
| $\begin{aligned} & 61 \\ & Q_{0} \end{aligned}$ | $\begin{aligned} & 60 \\ & I_{6} \end{aligned}$ |  |  |  |  |  |  |  | ${ }_{14}^{26}$ | ${ }_{15}^{27}$ |
| ${ }_{\mathrm{CP}}^{63}$ | $\begin{array}{r} 62 \\ \text { RAM }_{0} \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{r} 24 \\ Q_{15} \end{array}$ | $\begin{gathered} 25 \\ 1 / 3 \end{gathered}$ |
| $\begin{gathered} 65 \\ B_{2} \end{gathered}$ | $\begin{gathered} 64 \\ B_{3} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 22 \\ \mathrm{~A}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 23 \\ \text { RAM }_{15} \\ \hline \end{gathered}$ |
| $\begin{gathered} 67 \\ B_{0} \end{gathered}$ | $\begin{array}{r} 66 \\ \mathbf{B}_{1} \end{array}$ |  |  |  |  |  |  |  | $\begin{gathered} 20 \\ A_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 21 \\ A_{2} \end{gathered}$ |
| $\begin{gathered} { }^{68} \\ D_{0} \end{gathered}$ | $\begin{gathered} 33 \\ \mathrm{D}_{1} \end{gathered}$ | $\begin{gathered} 35 \\ \mathrm{D}_{3} \end{gathered}$ | $\begin{gathered} \quad 37 \\ D_{5} \end{gathered}$ | $\begin{gathered} 39 \\ \mathrm{D}_{7} \end{gathered}$ | $\begin{gathered} \hline 41 \\ \mathrm{NC} \\ \hline \end{gathered}$ | $\begin{gathered} 43 \\ \mathrm{D}_{8} \end{gathered}$ | $\begin{array}{r} 45 \\ \mathrm{D}_{10} \end{array}$ | $\begin{gathered} 47 \\ \mathrm{D}_{12} \end{gathered}$ | $\begin{array}{r} 18 \\ \mathrm{D}_{15} \\ \hline \end{array}$ | $\begin{gathered} 19 \\ A_{0} \\ \hline \end{gathered}$ |
|  | $\begin{gathered} 34 \\ \mathrm{D}_{2} \end{gathered}$ | $\begin{gathered} 36 \\ \mathrm{D}_{4} \end{gathered}$ | $\begin{gathered} 38 \\ D_{6} \end{gathered}$ | $\begin{array}{r} 40 \\ v_{\mathrm{Cc}} \end{array}$ | $\begin{gathered} 42 \\ \mathrm{~V}_{\mathrm{cc}} \end{gathered}$ | $\begin{gathered} 44 \\ \mathrm{D}_{9} \end{gathered}$ | $\begin{gathered} 46 \\ \mathrm{D}_{11} \end{gathered}$ | $\begin{gathered} 48 \\ \mathrm{D}_{13} \end{gathered}$ | $\begin{array}{r} 17 \\ \mathrm{D}_{14} \\ \hline \end{array}$ |  |

7C9101-3


Selection Guide

|  |  | CY7C9101-30 | CY7C9101-40 <br> CY7C9101-45 |
| :--- | :--- | :---: | :---: |
| Minimum Clock Cycle (ns) | Commercial | 30 | 40 |
|  | Military | 35 | 45 |
| Maximum OperatingCurrent <br> at 10 MHz (mA) | Commercial | 60 | 60 |
|  | Military | 85 | 85 |


| Maximum Ratings |  |
| :---: | :---: |
| (Abovewhich the useful life may be impaired. Foruserguidelines, not tested.) |  |
| Storage Temperature | $5^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Temperaturewith |  |
| Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potenti | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| Input Voltage | -3.0 V to +7.0 V |
| utput Current into Outputs ( |  |

## Pin Definitions

| Signal Name | I/O | Description | Signal <br> Name | 1/0 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{3}-\mathrm{A}_{0}$ | I | RAM Address A. This 4-bit address word selects one of the 16 registers in the register file for output on the (internal) A port. | Q 15 RAM $_{15}$ (cont.) | I/O | Output Mode: When the destination code on lines $\mathrm{I}_{6,7,8}$ indicates a left shift (UP) operation, the three-state outputs are enabled and |
| $\mathrm{B}_{3}-\mathrm{B}_{0}$ | I |  |  |  | the MSB of the Q register is output on the $\mathrm{Q}_{15}$ pin and likewise, the MSB of the ALU output ( $\mathrm{F}_{15}$ ) is output on the $\mathrm{RAM}_{15}$ pin. |
|  |  |  |  |  | Input Mode: When the destination code indicates a right shift (DOWN), the pins are the data inputs to the MSB of the Q register and the MSB of the RAM, respectively. |
| $\mathrm{I}_{8}-\mathrm{I}_{0}$ | I | Instruction Word. This 9-bit word is decoded to determine the ALU data sources ( $\mathrm{I}_{0,1,2}$ ), the |  |  |  |
|  |  | ALU operation ( $\mathrm{I}_{3,4}, 5$ ) , and the data to be written to the Q register or register file ( $\mathrm{I}_{6,7,8}$ ). | $\mathrm{Q}_{0}$ <br> $\mathrm{RAM}_{0}$ | I/O | These two lines are bidirectional and function similarly to the $\mathrm{Q}_{15}$ and $\mathrm{RAM}_{15}$ lines. The $\mathrm{Q}_{0}$ and $R A M_{0}$ lines are the LSB of the Q register and the RAM. |
| $\mathrm{D}_{15}-\mathrm{D}_{0}$ | I | Direct Data Input. This 16-bit data word may be selected by the $\mathrm{I}_{0,1,2}$ lines as an input to the ALU. | $\mathrm{C}_{\mathrm{n}}$ |  |  |
| $\mathrm{Y}_{15}-\mathrm{Y}_{0}$ | O | Data Output. These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latch, as determined by the code on the $\mathrm{I}_{6,7,8}$ lines. | $\mathrm{C}_{\mathrm{n}}+16$ | O | Carry Out. The carry out from the internal ALU. |
|  |  |  | $\overline{\mathrm{G}}, \overline{\mathbf{P}}$ | 0 | Carry Generate, Carry Propagate. Outputs from the ALU that may be used to perform a |
| $\overline{\mathrm{OE}}$ | I | Output Enable. This is an active LOW input that controls the $\mathrm{Y}_{15}-\mathrm{Y}_{0}$ outputs. A HIGH level on this signal places the output drivers at thehigh-impedancestate. |  |  | carry look-ahead operation over the 16 bits of the ALU. |
|  |  |  | OVR | O | Overflow. This signal is the logical exclusiveOR of the carry in and the carry out of the |
| CP | I | Clock. The LOW level of CP is used to write data to the RAM register file. A HIGH level of CP writes data from the dual-port RAM to the $A$ and $B$ latches. The operation of the $Q$ |  |  | MSB of the ALU. This indicates when the result of the ALU operation has exceeded the capacity of the ALU's two's complement number range. |
|  |  | register is similar; data is entered into the master latch on the LOW level of CP and transferred from master to slave during $\mathrm{CP}=$ HIGH. | $\mathrm{F}=0$ | O | Zero Detect. Open drain output that goes HIGH when the data on outputs $\left(\mathrm{F}_{15}-\mathrm{F}_{0}\right)$ are all LOW. It indicates that the result of an ALU operation is zero (positive logic assumed). |
| $\begin{aligned} & \mathrm{Q}_{15} \\ & \mathrm{RAM}_{15} \end{aligned}$ | I/O | These two lines are bidirectional and are controlled by $\mathrm{I}_{6,7,8}$. They are three-state output drivers connected to the TTL-compatible CMOSinputs. | $\mathrm{F}_{15}$ | O | Sign. The MSB of the ALU output. |

Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . >2001V
(Per MIL-STD-883 Method 3015)
Latch-UpCurrent(Outputs) ...................... $>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

CY7C9101

## Description of Architecture

## General Description

The CY7C9101 general block diagram is shown on the first page of this datasheet, in the Logic Block Diagram section. Detailed block diagrams (Figures 1 through 3) show the operation of specific sections as described below. The device is a 16 -bit slice consisting of a register file (16-word by 16 -bit dual-port RAM), the ALU, the Q register, and the necessary control logic. It is expandable in 16-bit increments.

## Register File

The dual-port RAM is addressed by two 4-bit address fields ( $\mathrm{A}_{3}$ $\mathrm{A}_{0}, \mathrm{~B}_{3}-\mathrm{B}_{0}$ ) that cause the data to simultaneously appear at the A or B (internal) ports. If the A and B addresses are the same, the data at the $A$ and $B$ ports will be identical.
Data to be written to RAM is applied to the Dinputs of the 7C9101 and is passed (unchanged) through the ALU to the RAMlocation
specifiedby the B-address word. New data is written into the RAM by specifying a $B$ address while RAM write enable (RAM EN) is active and the clock input is LOW. RAM EN is an internal signal decoded from the signals $\mathrm{I}_{6,7,8}$. As shown in Figure 1, each of the 16 RAM inputs is driven by a three-input multiplexer that allows the ALU output $\left(\mathrm{F}_{15}-\mathrm{F}_{0}\right)$ to be shifted one bit position to the left or right, or not shifted at all. The $\mathrm{RAM}_{15}$ and $\mathrm{RAM}_{0} \mathrm{I} / \mathrm{O}$ pins are also inputs to the 16-bit, 3 -input multiplexer.
During the left-shift (upshift) operation, the RAM $_{15}$ outputbuffer and $\mathrm{RAM}_{0}$ input multiplexer are enabled. For the right-shift (downshift) operation, the $\mathrm{RAM}_{0}$ output buffer and the RAM $_{15}$ input multiplexer are enabled.
The A and B outputs of the RAM drive separate 16 -bit latches that are enabled when the clock is HIGH. The outputs of the A latch go to the three multiplexers that feed the two ALU inputs $\left(\mathrm{R}_{15}-\mathrm{R}_{0}\right.$ and $\left.\mathrm{S}_{15}-\mathrm{S}_{0}\right)$ and the chip output $\left(\mathrm{Y}_{15}-\mathrm{Y}_{0}\right)$. The B latch outputs are directed to the multiplexer that feeds the S input to the ALU.


Figure 1. Register File

## Description of Architecture (continued)

## Q Register

The Q register is mainly intended for use as a separate working register for multiplication and division routines. It may also function as an accumulator or temporary storage register. Sixteen master-slave latches are used to implement the Q register. As shown in Figure 2, the Q-register inputs are driven by the outputs of the Q shifter (sixteen 3 -input multiplexers, under the control of $\mathrm{I}_{6,7,8}$ ). The function of the Q register input multiplexers is to allow the Q register to be shifted either left or right, or loaded with the ALU output ( $\mathrm{F}_{15}-\mathrm{F}_{0}$ ). The $\mathrm{Q}_{15}$ and $\mathrm{Q}_{0}$ pins (I/O) function similarly to the $\mathrm{RAM}_{15}$ and $\mathrm{RAM}_{0}$ pins described earlier. Data is entered into the master latches when the clock is LOW and is transferred to the slave (output) at the clock LOW-to-HIGH transition.

## ALU (Arithmetic Logic Unit)

The ALU can perform three arithmetic and five logical operations on the two 16 -bit input operands, R and S . The R input multiplexer selects between data from the RAM A port and data at the external data input, $D_{15}-D_{0}$. The $S$ input multiplexer selects between data from the RAM A port, the RAM B port, and the Q register. The R and S multiplexers are controlled by the $\mathrm{I}_{0}$, 1,2 inputs as shown in Table 1. The R and S input multiplexers each have an "inhibit capability," offering a state where no data is
passed. This is equivalent to a source operand consisting of all zeros. The R and S ALU source multiplexers are configured to allow eight pairs of combinations of $A, B, D, Q$, and " 0 " to be selected as ALU input operands.
The ALU input functions, which are controlled by $\mathrm{I}_{3,4}, 5$, are shown in Table 2. Carry look-ahead logic is resident on the 7C9101, using the ALU carry in ( $\mathrm{C}_{\mathrm{n}}$ ) input and the ALU carry propagate ( P ), carry generate $(\mathrm{G})$, carry out ( $\mathrm{C}_{\mathrm{n}}+16$ ), and overflow outputs to implement carry look-ahead arithmetic and determine if arithmetic overflow has occurred. Note that the carry in ( $\mathrm{C}_{\mathrm{n}}$ ) signal affects the arithmetic result and internal flags only; it has no effect on the logical operations.
Control signals $\mathrm{I}_{6,7,8}$ route the ALU data output ( $\mathrm{F}_{15}-\mathrm{F}_{0}$ ) to the RAM, the $\mathbf{Q}$ register inputs, and the $Y$ outputs as shown in Table 3. The ALU result MSB ( $\mathrm{F}_{15}$ ) is output so the user may examine the sign bit without needing to enable the three-state outputs. The $\mathrm{F}=0$ output, used for zero detection, is HIGH when all bits of the F output are LOW. It is an open drain output that may be wire ORed across multiple 7C9101 processor slices. Figure 3 shows a block diagram of the ALU.
The ALU source operands and ALU function matrix are summarized in Table 4 and separated by logic operation or arithmetic operation in Tables 5 and 6, respectively. The $\mathrm{I}_{0,1,2}$ lines select eight pairs of source operands and the $\mathrm{I}_{3}, 4,5$ lines select the operation to be performed.


Figure 2. Q Register

## Description of Architecture (continued)

## Conventional Addition and Pass-Increment/Decrement

When the carry in is HIGH and either a conventional addition or a PASS operation is performed, one (1) is added to the result. If the DECREMENT operation is performed when the carry in is LOW, the value of the operand is reduced by one. However, when the sameoperation is performed when the carry in is HIGH, itnullifies the DECREMENT operation so that the result isequivalent to the PASS operation. In logical operations, the carry in $\left(\mathrm{C}_{\mathrm{n}}\right)$ will not affect the ALU output.

## Subtraction

Recall that in two's complement integer coding - 1 is equal to all ones, and that in one's complement integer coding zero is equal to all ones. To convert a positive integer to its two'scomplement (negative) equivalent, invert (complement) the number and add 1 to it; i.e., TWC $=\mathrm{ONC}+1$. In Table 6 the symbol -Q represents the two's complement of $Q$, so the one's complement of $Q$ is then - $Q$ -1 .

Table 1. ALU Source Operand Control

| Mnemonic | Micro Code |  |  |  | ALU Source <br> Operands |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{I}_{\mathbf{2}}$ | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{0}}$ | Octal <br> Code | R | S |  |
|  | L | L | L | 0 | A | Q |  |
| AB | L | L | H | 1 | A | B |  |
| ZQ | L | H | L | 2 | O | Q |  |
| ZB | L | H | H | 3 | O | B |  |
| ZA | H | L | L | 4 | O | A |  |
| DA | H | L | H | 5 | D | A |  |
| DQ | H | H | L | 6 | D | Q |  |
| DZ | H | H | H | 7 | D | O |  |

Table 2. ALU Function Control

| Mnemonic | Micro Code |  |  |  | ALU <br> Function | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{5}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | Octal Code |  |  |
| ADD | L | L | L | 0 | R Plus S | R + S |
| SUBR | L | L | H | 1 | S Minus R | S-R |
| SUBS | L | H | L | 2 | R Minus S | $\mathrm{R}-\mathrm{S}$ |
| OR | L | H | H | 3 | R OR S | $R \vee S$ |
| AND | H | L | L | 4 | R AND S | $R \wedge S$ |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | $\overline{\mathrm{R}} \wedge \mathrm{S}$ |
| XOR | H | H | L | 6 | R XOR S | $R \forall S$ |
| XNOR | H | H | H | 7 | R XNOR S | $\overline{\mathrm{R} \forall \mathrm{S}}$ |

Table 3. ALU Destination Control

| Mnemonic | Micro Code |  |  |  | RAM Function |  | Q-Reg. Function |  | $\underset{\text { Output }}{\mathbf{Y}}$ | RAM Shifter |  | Q Shifter |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{8}$ | $\mathrm{I}_{7}$ | $\mathrm{I}_{6}$ | Octal Code | Shift | Load | Shift | Load |  | $\mathrm{RAM}_{0}$ | $\mathrm{RAM}_{15}$ | Q0 | Q15 |
| QREG | L | L | L | 0 | X | None | None | F \$ | F | X | X | X | X |
| NOP | L | L | H | 1 | X | None | X | None | F | X | X | X | X |
| RAMA | L | H | L | 2 | None | F B | X | None | A | X | X | X | X |
| RAMF | L | H | H | 3 | None | $F$ B | X | None | F | X | X | X | X |
| RAMQD | H | L | L | 4 | DOWN | F/2 B | DOWN | Q/2 ${ }^{\text {Q }}$ | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $\mathrm{Q}_{0}$ | $\mathrm{IN}_{15}$ |
| RAMD | H | L | H | 5 | DOWN | F/2 B | X | None | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $\mathrm{Q}_{0}$ | X |
| RAMQU | H | H | L | 6 | UP | 2F-B | UP | 2Q*Q | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{15}$ | $\mathrm{IN}_{0}$ | $\mathrm{Q}_{15}$ |
| RAMU | H | H | H | 7 | UP | 2F*B | X | None | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{15}$ | X | $\mathrm{Q}_{15}$ |

$\mathrm{X}=$ Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output that is in the high-impedance state.
A = Register addressed by A inputs.
$B=$ Register addressed by $B$ inputs.
UP is toward MSB, DOWN is toward LSB.

Description of Architecture (continued)


Figure 3. ALU

Table 4. Source Operand and ALU Function Matrix

| $\begin{gathered} \text { Octal } \\ \mathbf{I}_{543} \end{gathered}$ | $\mathrm{I}_{210}$ Octal | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ALU Source | A | A | 0 | 0 | 0 | D | D | D |
|  | ALU Function | Q | B | Q | B | A | A | Q | 0 |
| 0 | $\begin{aligned} & \mathbf{C}_{\mathrm{n}}=\mathbf{L} \\ & \mathrm{R} \text { plus } \mathrm{S} \end{aligned}$ $C_{n}=H$ | $\begin{gathered} \mathrm{A}+\mathrm{Q} \\ \mathrm{~A}+\mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $\begin{gathered} \mathrm{Q} \\ \mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} B \\ B+1 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ \mathrm{~A}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D}+\mathrm{A} \\ \mathrm{D}+\mathrm{A}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D}+\mathrm{Q} \\ \mathrm{D}+\mathrm{Q}+1 \end{gathered}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{D}+1 \end{gathered}$ |
| 1 | $\begin{array}{\|l} \hline C_{n}=L \\ S_{\text {minus }} R \\ C_{n}=H \\ \hline \end{array}$ | $\begin{gathered} \mathrm{Q}-\mathrm{A}-1 \\ \mathrm{Q}-\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathrm{B}-\mathrm{A}-1 \\ \mathrm{~B}-\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathrm{Q}-1 \\ \mathrm{Q} \end{gathered}$ | $\begin{gathered} \mathrm{B}-1 \\ \mathrm{~B} \end{gathered}$ | $\begin{gathered} \mathrm{A}-1 \\ \mathrm{~A} \end{gathered}$ | $\begin{gathered} \mathrm{A}-\mathrm{D}-1 \\ \mathrm{~A}-\mathrm{D} \end{gathered}$ | $\begin{gathered} \mathrm{Q}-\mathrm{D}-1 \\ \mathrm{Q}-\mathrm{D} \end{gathered}$ | $\begin{gathered} -D-1 \\ -D \end{gathered}$ |
| 2 | $\begin{aligned} & \hline C_{n}=L \\ & R \text { minus } S \\ & \mathbf{C}_{n}=H \end{aligned}$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -\mathrm{Q}-1 \\ -\mathrm{Q} \end{gathered}$ | $\begin{gathered} -\mathrm{B}-1 \\ -\mathrm{B} \end{gathered}$ | $\begin{gathered} -\mathrm{A}-1 \\ -\mathrm{A} \end{gathered}$ | $\begin{gathered} \mathrm{D}-\mathrm{A}-1 \\ \mathrm{D}-\mathrm{A} \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | $\begin{gathered} \mathrm{D}-1 \\ \mathrm{D} \end{gathered}$ |
| 3 | RORS | $A \vee Q$ | A V B | Q | B | A | D V A | $\mathrm{D} \vee \mathrm{Q}$ | D |
| 4 | R AND S | $A \wedge Q$ | $A \wedge B$ | 0 | 0 | 0 | D $\wedge$ A | $\mathrm{D} \wedge \mathrm{Q}$ | 0 |
| 5 | $\overline{\mathbf{R}}$ AND S | $\bar{A} \wedge Q$ | $\overline{\mathrm{A}} \wedge \mathrm{B}$ | Q | B | A | $\overline{\mathrm{D}} \wedge \mathrm{A}$ | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | R EX-OR S | $A \forall Q$ | $A \forall B$ | Q | B | A | D $\forall \mathrm{A}$ | $D \forall Q$ | D |
| 7 | REX-NOR S | $\overline{\mathrm{A} \forall \mathrm{Q}}$ | $\overline{\mathrm{A} \forall \mathrm{B}}$ | $\overline{\mathrm{Q}}$ | $\overline{\mathrm{B}}$ | $\overline{\mathrm{A}}$ | $\overline{\mathrm{D} \forall \mathrm{A}}$ | $\overline{\bar{D} \forall Q}$ | $\overline{\text { D }}$ |

[^50]Description of Architecture (continued)
Table 5. ALU Logic Mode Functions

| $\begin{gathered} \text { Octal } \\ I_{543}, I_{210} \end{gathered}$ | Group | Function |
| :---: | :---: | :---: |
| 40 | AND | $\mathrm{A} \wedge \mathrm{Q}$ |
| 41 |  | $A \wedge B$ |
| 45 |  | $D \wedge A$ |
| 46 |  | $\mathrm{D} \wedge \mathrm{Q}$ |
| 30 | OR | $A \vee Q$ |
| 31 |  | $A \vee B$ |
| 35 |  | D $\vee \mathrm{A}$ |
| 36 |  | D $\vee \mathrm{Q}$ |
| 60 | XOR | $A \forall Q$ |
| 61 |  | $A \forall B$ |
| 65 |  | $D \forall A$ |
| 66 |  | $D \forall Q$ |
| 70 | XNOR | $\overline{\mathrm{A} \forall \mathrm{Q}}$ |
| 71 |  | $\overline{\mathrm{A} \forall \mathrm{B}}$ |
| 75 |  | $\overline{\mathrm{D} \forall \mathrm{A}}$ |
| 76 |  | $\overline{\mathrm{D} \forall \mathrm{Q}}$ |
| 72 | INVERT | $\overline{\mathbf{Q}}$ |
| 73 |  | $\overline{\mathrm{B}}$ |
| 74 |  | $\overline{\mathrm{A}}$ |
| 77 |  | $\overline{\mathrm{D}}$ |
| 62 | PASS | Q |
| 63 |  | B |
| 64 |  | A |
| 67 |  | D |
| 32 | PASS | Q |
| 33 |  | B |
| 34 |  | A |
| 37 |  | D |
| 42 | "ZERO" | 0 |
| 43 |  | 0 |
| 44 |  | 0 |
| 47 |  | 0 |
| 50 | MASK | $\overline{\mathrm{A}} \wedge \mathrm{Q}$ |
| 51 |  | $\overline{\mathrm{A}} \wedge \mathrm{B}$ |
| 55 |  | $\overline{\mathrm{D}} \wedge \mathrm{A}$ |
| 56 |  | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ |

Table 6. ALU Arithmetic Mode Functions

| $\begin{gathered} \text { Octal } \\ \mathbf{I}_{\mathbf{5 4 3}}, \mathbf{I}_{\mathbf{2 1 0}} \end{gathered}$ | $\mathrm{C}_{\mathrm{n}}=0$ (LOW) |  | $\mathrm{C}_{\mathrm{n}}=1$ (HIGH) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Group | Function | Group | Function |
| 00 | ADD | A + Q | ADD plus | A + Q + 1 |
| 01 |  | A + B | one | A $+\mathrm{B}+1$ |
| 05 |  | $\mathrm{D}+\mathrm{A}$ |  | D + A + 1 |
| 06 |  | $\mathrm{D}+\mathrm{Q}$ |  | $\mathrm{D}+\mathrm{Q}+1$ |
| 02 | PASS | Q | Increment | Q + 1 |
| 03 |  | B |  | $\mathrm{B}+1$ |
| 04 |  | A |  | A +1 |
| 07 |  | D |  | D +1 |
| 12 | Decrement | Q-1 | PASS | Q |
| 13 |  | B-1 |  | B |
| 14 |  | A - 1 |  | A |
| 27 |  | D-1 |  | D |
| 22 | 1's Comp. | - Q - 1 | 2's Comp. | - Q |
| 23 |  | - B-1 | (Negate) | - B |
| 24 |  | - A - 1 |  | - A |
| 17 |  | - D-1 |  | - D |
| 10 | Subtract | Q-A-1 | Subtract | Q - A |
| 11 | (1's Comp.) | B-A-1 | (2's Comp.) | B - A |
| 15 |  | A - D - 1 |  | A - D |
| 16 |  | Q - D - 1 |  | Q - D |
| 20 |  | A - $\mathrm{Q}-1$ |  | A-Q |
| 21 |  | A-B-1 |  | A-B |
| 25 |  | D - A - 1 |  | D-A |
| 26 |  | D - Q - 1 |  | D - Q |

Electrical Characteristics Over Commercial and Military Operating Range ${ }^{[2]}$
$\mathrm{V}_{\mathrm{CC}}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ Max. $=5.5 \mathrm{~V}$


Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Output Loads Used for AC Performance Characteristics ${ }^{[6,7]}$



All Outputs Except Open Drain


Open Drain ( $\mathbf{F}=\mathbf{0}$ )

7C9101-9

$$
f
$$

## Notes:

2. See the last page of this specification for Group A subgroup testing information.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. Two quiescent figures are given for different input voltage ranges. To calculate $\mathrm{I}_{\mathrm{CC}}$ at any given frequency, use $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)+\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})$ where $\operatorname{Icc}\left(\mathrm{Q}_{1}\right)$ is shown above and $\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})=(3 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Fre-
quency for the commercial temperature. $I_{C C}(A C)=(5 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for military temperature range.
5. Tested initially and after any design or process changes that may affect these parameters.
6. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring, and stray capacitance.
7. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.

Table 7. Logic Functions for CARRY and OVERFLOW Conditions

| I 543 | Function | $\overline{\mathbf{P}}$ | $\overline{\mathbf{G}}$ | $\mathrm{C}_{\mathrm{n}+16}$ | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{R}+\mathrm{S}$ | $\overline{\overline{P_{0}-P_{15}}}$ | $\overline{\mathrm{G}_{15}+\mathrm{P}_{15} \mathrm{G}_{14}+\mathrm{P}_{15} \mathrm{P}_{14} \mathrm{G}_{13}+\ldots+\mathrm{P}_{1}-\mathrm{P}_{15} \mathrm{G}_{0}}$ | $\mathrm{C}_{16}$ | $\mathrm{C}_{16} \forall \mathrm{C}_{15}$ |
| 1 | S-R | 4 | Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{R}}_{\mathrm{i}}$ | definitio |  |
| 2 | R-S | 4 | Same as R + S equations, but substitute $\overline{\mathrm{S}}_{\mathrm{i}}$ f | definitio |  |
| 3 | R V S | HIGH | HIGH | LOW | LOW |
| 4 | $\mathrm{R} \wedge \mathrm{S}$ |  |  |  |  |
| 5 | $\overline{\mathbf{R}} \wedge \mathbf{S}$ |  |  |  |  |
| 6 | $\overline{\mathrm{R} \forall \mathrm{S}}$ |  |  |  |  |
| 7 | R $\forall \mathrm{S}$ |  |  |  |  |

Definitions ( $+=\mathbf{O R}$ )
$\mathrm{P}_{0}-\mathrm{P}_{15}=\mathrm{P}_{15} \mathrm{P}_{14} \mathrm{P}_{13} \mathrm{P}_{12} \mathrm{P}_{11} \mathrm{P}_{10} \mathrm{P}_{9} \mathrm{P}_{8} \mathrm{P}_{7} \mathrm{P}_{6} \mathrm{P}_{5} \mathrm{P}_{4} \mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$
$\mathrm{P}_{0}=\mathrm{R}_{0}+\mathrm{S}_{0}$
$\mathrm{P}_{1}=\mathrm{R}_{1}+\mathrm{S}_{1}$
$\mathrm{P}_{2}=\mathrm{R}_{2}+\mathrm{S}_{2}$
$P_{3}=R_{3}+S_{3}$, etc.

## CY7C9101-30 and CY7C9101-40 Guaranteed Commercial Range AC Performance Characteristics

The tables below specify the guaranteed ACperformance of these devicesover the commercial ( $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) operatingtemperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V pernanosecond. All outputshave maximum DCcurrent loads. See the Electrical Characteristics section for loading circuit information.

This data applies to parts with the following numbers:
CY7C9101-30PC
CY7C9101-30DC
CY7C9101-30LC
CY7C9101-40PC
CY7C9101-40DC
CY7C9101-40LC

Combinatorial Propagation Delays $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)^{[8]}$

| To Output | Y |  |  |  | $\mathrm{C}_{\mathrm{n}+16}$ |  | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\mathrm{RAM}_{0}$ |  | Q |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Y |  | $\mathrm{F}_{15}$ |  | $\mathrm{C}_{\mathrm{n}+16}$ |  | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\mathrm{RAM}_{15}$ |  | $\mathrm{Q}_{15}$ |  |
| Speed(ns) | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 |
| A, B Address | 37 | 47 | 36 | 47 | 35 | 44 | 32 | 41 | 35 | 46 | 32 | 42 | 32 | 40 | - | - |
| D | 29 | 34 | 28 | 34 | 25 | 32 | 25 | 30 | 29 | 36 | 21 | 26 | 27 | 33 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 22 | 27 | 22 | 27 | 20 | 25 | - | - | 22 | 26 | 22 | 26 | 24 | 30 | - | - |
| $\mathrm{I}_{012}$ | 32 | 40 | 32 | 40 | 30 | 38 | 28 | 36 | 34 | 42 | 26 | 32 | 27 | 35 | - | - |
| $\mathrm{I}_{345}$ | 34 | 43 | 33 | 42 | 33 | 42 | 27 | 35 | 34 | 40 | 32 | 42 | 29 | 38 | - | - |
| $\mathrm{I}_{678}$ | 19 | 22 | - | - | - | - | - | - | - | - | - | - | 22 | 26 | 22 | 26 |
| A Bypass ALU ( $\mathrm{I}=2 \mathrm{XX}$ ) | 25 | 30 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Clock (LOW to HIGH) | 31 | 40 | 30 | 39 | 30 | 38 | 27 | 34 | 28 | 37 | 34 | 34 | 27 | 35 | 20 | 23 |

Note:
8. A dash indicates a propagation delay path or set-up time constraint does not exist.

## Set-Up and Hold Times Relative to Clock (CP) Input ${ }^{[8]}$

|  | CP: <br> Set-Up Time Before H |  | Hold Time After H;L |  | Set-Up Time Before L H |  | Hold Time After $L \notin$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Speed(ns) | 30 | 40 | 30 | 40 | 30 | 40 | 30 | 40 |
| A, B Source Address | 10 | 15 | $3{ }^{[9]}$ | $3{ }^{[9]}$ | $30^{[10]}$ | $40^{[10]}$ | 0 | 0 |
| B Destination Address | 10 | 15 | - | Do | ge ${ }^{[11]}$ | - | 0 | 0 |
| Data | - | - | - | - | 22 | 28 | 0 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 16 | 22 | 0 | 0 |
| $\mathrm{I}_{0,1,2}$ | - | - | - | - | 26 | 35 | 0 | 0 |
| I $3,4,5$ | - | - | - | - | 29 | 37 | 0 | 0 |
| $\mathrm{I}_{6}, 7,8$ | 10 | 12 | 4 | Do No | $\mathrm{e}^{[11]}$ | - | 0 | 0 |
| $\mathrm{RAM}_{0,} \mathrm{RAM}_{15}, \mathrm{Q}_{0}, \mathrm{Q}_{15}$ | - | - | - | - | 11 | 14 | 0 | 0 |

## Output Enable/Disable Times

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY7C9101-30 | $\overline{\mathrm{OE}}$ | Y | 18 | 16 |
| CY7C9101-40 | $\overline{\mathrm{OE}}$ | Y | 22 | 19 |

## Notes:

9. Source addresses must be stable prior to the clock HIGH-to-LOW transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
10. The set-up time prior to the clock LOW-to-HIGH transition is to allow time for data to be accessed, passed through the ALU, and returned to
the RAM. It includes all the time from stable A and B addresses to the clock LOW-to-HIGH transition, regardless of when the clock HIGH-to-LOW transition occurs.
11. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change."

## Cycle Time and Clock Characteristics ${ }^{[2]}$

## CY7C9101-35 and CY7C9101-45 Guaranteed Military Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operating temperature range with $\mathrm{V}_{\mathrm{CC}}$ varying from 4.5 V to 5.5 V . All times are in nanoseconds and are measured between the 1.5 V signal levels. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads. See the Electrical Characteristics section for loading circuit information.
This data applies to parts with the following numbers:
CY7C9101-35DMB CY7C9101-35LMB CY7C9101-35GMB
CY7C9101-45DMB CY7C9101-45LMB CY7C9101-45GMB
Combinatorial Propagation Delays $\left(C_{L}=50 \mathrm{pF}\right)^{[2,8]}$

| To Output | Y |  |  |  | $\mathrm{C}_{\mathrm{n}+16}$ |  | $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\mathbf{R A M}_{0}$ |  | $\frac{\mathrm{Q}_{0}}{\mathrm{Q}_{15}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | Y |  | F15 |  | $\mathrm{C}_{\mathrm{n}+16}$ |  | $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\mathrm{RAM}_{15}$ |  |  |  |
| Speed (ns) | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 |
| A, B Address | 41 | 52 | 40 | 51 | 38 | 48 | 37 | 45 | 40 | 48 | 36 | 46 | 36 | 43 | - | - |
| D | 31 | 37 | 31 | 36 | 29 | 36 | 28 | 32 | 33 | 40 | 23 | 32 | 30 | 35 | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | 25 | 30 | 24 | 29 | 23 | 27 | - | - | 24 | 29 | 23 | 27 | 26 | 31 | - | - |
| $\mathrm{I}_{012}$ | 36 | 44 | 35 | 43 | 33 | 41 | 31 | 38 | 38 | 46 | 29 | 38 | 30 | 38 | - | - |
| $\mathrm{I}_{345}$ | 38 | 48 | 37 | 47 | 37 | 46 | 31 | 38 | 38 | 45 | 36 | 45 | 33 | 41 | - | - |
| $\mathrm{I}_{678}$ | 21 | 24 | - | - | - | - | - | - | - | - | - | - | 24 | 28 | 24 | 28 |
| A Bypass ALU ( $\mathrm{I}=2 \mathrm{XX}$ ) | 28 | 33 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Clock (LOW to HIGH) | 35 | 44 | 34 | 43 | 34 | 42 | 30 | 37 | 34 | 40 | 28 | 38 | 30 | 37 | 21 | 25 |

Set-Up and Hold Times Relative to Clock (CP) Input ${ }^{[2,8]}$

|  | CP: <br> Set-Up Time <br> Before H <br> L |  | Hold Time After H\$L |  | Set-Up Time Before L $\dagger$ H |  | Hold Time After L $>\mathbf{H}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Speed (ns) | 35 | 45 | 35 | 45 | 35 | 45 | 35 | 45 |
| A, B Source Address | 12 | 17 | $3[9]$ | $3{ }^{[9]}$ | $35[10]$ | 45[10] | 0 | 0 |
| B Destination Address | 12 | 17 |  | Do No | ange ${ }^{[11]}$ | - | 1 | 1 |
| D | - | - | - | - | 25 | 30 | 0 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 19 | 24 | 0 | 0 |
| $\mathrm{I}_{012}$ | - | - | - | - | 30 | 37 | 0 | 0 |
| $\mathrm{I}_{345}$ | - | - | - | - | 33 | 40 | 0 | 0 |
| $\mathrm{I}_{678}$ | 12 | 16 |  | Do No | nge ${ }^{[11]}$ | - | 0 | 0 |
| $\mathrm{RAM}_{0,} \mathrm{RAM}_{15}, \mathrm{Q}_{0}, \mathrm{Q}_{15}$ | - | - | - | - | 13 | 15 | 1 | 1 |

## Output Enable/Disable Times ${ }^{[2]}$

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| Device | Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: | :---: |
| CY7C9101-35 | $\overline{\mathrm{OE}}$ | Y | 20 | 17 |
| CY7C9101-45 | $\overline{\mathrm{OE}}$ | Y | 23 | 20 |

SEMICONDUCTOR

## Applications

## Minimum Cycle Time Calculations for 16-Bit Systems

Speed used in calculations for parts other than CY7C9101 and CY7C910 are representative for available MSI parts.


7C9101-10
Pipelined System, Add Without Simultaneous Shift

CY7C245
CY7C901
Register

| Data Loop |  | Control Loop <br> Clock to Output |  |  |
| :--- | :---: | :--- | :--- | :---: |
| A, B to Y, C $\mathrm{n}+16$, OVR | 12 | CY7C245 | Cock to Output | 12 |
| Set-Up | 37 | MUX | Select to Output | 12 |
|  | $\frac{4}{53} \mathrm{~ns}$ | CY7C910 | CC to Output | 22 |
|  |  | CY7C245 | Access Time | $\overline{20}$ |
|  | Minimum Clock Period $=66 \mathrm{~ns}$ |  |  |  |



7C9101-11
Pipelined System, Simultaneous Add and Shift Down (Right)


## Typical DC and AC Characteristics



TYPICAL OUTPUT DELAY
CHANGE vs. OUTPUT LOADING



7C9101-12

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 30 | CY7C9101-30DC | D30 | Commercial |
|  | CY7C9101-30GC | G68 |  |
|  | CY7C9101-30JC | J81 |  |
|  | CY7C9101-30LC | L81 |  |
|  | CY7C9101-30PC | P29 |  |
| 35 | CY7C9101-35DMB | D30 | Military |
|  | CY7C9101-35GMB | G68 |  |
|  | CY7C9101-35LMB | L81 |  |
| 40 | CY7C9101-40DC | D30 | Commercial |
|  | CY7C9101-40GC | G68 |  |
|  | CY7C9101-40JC | J81 |  |
|  | CY7C9101-40LC | L81 |  |
|  | CY7C9101-40PC | P29 |  |
| 45 | CY7C9101-45DMB | D30 | Military |
|  | CY7C9101-45GMB | G68 |  |
|  | CY7C9101-45LMB | L81 |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}($ Max. $)$ | $1,2,3$ |

Combinational Propagation Delays

| Parameters | Subgroups |
| :--- | :--- |
| From A, B Address to Y | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{F}_{15}$ | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{C}_{\mathrm{n}}+16$ | $7,8,9,10,11$ |
| From A, B Address to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | $7,8,9,10,11$ |
| From A, B Address to F $=0$ | $7,8,9,10,11$ |
| From A, B Address to OVR | $7,8,9,10,11$ |
| From A, B Address to $\mathrm{RAM}_{0,15}$ | $7,8,9,10,11$ |
| From D to Y | $7,8,9,10,11$ |
| From D to $\mathrm{F}_{15}$ | $7,8,9,10,11$ |
| From D to $\mathrm{C}_{\mathrm{n}}+16$ | $7,8,9,10,11$ |
| From D to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | $7,8,9,10,11$ |
| From D to $\mathrm{F}=0$ | $7,8,9,10,11$ |
| From D to OVR | $7,8,9,10,11$ |
| From D to RAM | , 15 |
| From $\mathrm{C}_{\mathrm{n}}$ to Y | $7,8,9,10,11$ |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}_{15}$ | $7,8,9,10,11$ |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}}+16$ | $7,8,9,10,11$ |

Combinational Propagation Delays (continued)

| Parameters | Subgroups |
| :---: | :---: |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{F}=0$ | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to OVR | 7, 8, 9, 10, 11 |
| From $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{RAM}_{0,15}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{0,1,2}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{0,1,2}$ to $\mathrm{F}_{15}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{0,1,2}$ to $\mathrm{C}_{\mathrm{n}}+16$ | 7,8, 9, 10, 11 |
| From $\mathrm{I}_{0,1,2}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7,8, 9, 10, 11 |
| From $\mathrm{I}_{0,1,2}$ to $\mathrm{F}=0$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{0,1,2}$ to OVR | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{0,1,2}$ to $\mathrm{RAM}_{0,15}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{3,4,5}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{3,4,5}$ to $\mathrm{F}_{15}$ | 7, 8, 9, 10, 11 |
| FromI ${ }_{3,4,5}$ to $\mathrm{C}_{\mathrm{n}}+16$ | 7, 8, 9, 10, 11 |
| From ${ }_{3,4,5}$ to $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{3,4,5}$ to $\mathrm{F}=0$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{3,4,5}$ to OVR | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{3,4,5}$ to $\mathrm{RAM}_{0,15}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{6,7,8}$ to Y | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{6,7,8}$ to $\mathrm{RAM}_{0,15}$ | 7, 8, 9, 10, 11 |
| From $\mathrm{I}_{6,7,8}$ to $\mathrm{Q}_{0,15}$ | 7, 8, 9, 10, 11 |
| From A Bypass ALU to Y ( $\mathrm{I}=2 \mathrm{XX}$ ) | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to Y | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{F}_{15}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{C}_{\mathrm{n}}+16$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\overline{\mathrm{G}}, \overline{\overline{\mathrm{P}}}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to F $=0$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to OVR | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to RAM ${ }_{0,15}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\mathrm{Q}_{0,15}$ | 7, 8, 9, 10, 11 |

Set-Up and Hold Times Relative to Clock (CP) Input

| Parameters | Subgroups |
| :---: | :---: |
| A, B Source Address Set-Up Time Before H , L | 7, 8, 9, 10, 11 |
| A, B Source Address Hold Time After H L | 7, 8, 9, 10, 11 |
| A, B Source Address <br> Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| A, B Source Address Hold Time After L H | 7, 8, 9, 10, 11 |
| B Destination Address Set-Up Time Before H L | 7, 8, 9, 10, 11 |
| B Destination Address Hold Time After H L | 7, 8, 9, 10,11 |
| B Destination Address Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| B Destination Address Hold Time After L H | 7, 8, 9, 10,11 |
| DSet-Up Time Before L H | 7, 8, 9, 10, 11 |
| D Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{C}_{\mathrm{n}}$ Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| $\mathrm{C}_{\mathrm{n}}$ Hold Time After L $\mathrm{H}^{\text {d }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{012}$ Set-Up Time Before L $\quad \mathrm{H}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{012}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{345}$ Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{345}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Set-Up Time Before H $\downarrow$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Hold Time After H $\mathrm{L}^{\text {L }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Set-Up Time Before L ${ }^{\text {H }}$ | 7, 8, 9, 10, 11 |
| $\mathrm{I}_{678}$ Hold Time After L H | 7, 8, 9, 10, 11 |
| $\mathrm{RAM}_{0}, \mathrm{RAM}_{15}, \mathrm{Q}_{0}, \mathrm{Q}_{15}$ Set-Up Time Before L H | 7, 8, 9, 10, 11 |
| $\mathrm{RAM}_{0}, \mathrm{RAM}_{15}, \mathrm{Q}_{0}, \mathrm{Q}_{15}$ Hold Time After L H | 7, 8, 9, 10, 11 |

[^51]
## Features

- Fast
- 35-ns worst-case propagation delay, I to Y
- Low power CMOS
$-I_{\text {CC }}($ max. at 10 MHz$)=145 \mathrm{~mA}$ (commercial)
$-\mathrm{I}_{\mathrm{CC}}($ max. static $)=68 \mathrm{~mA}$ (commercial)
- $\mathbf{V}_{\mathrm{CC}} \operatorname{margin} 5 \mathrm{~V} \pm 10 \%$
- All parameters guaranteed over commercial and military operating temperature range
- Instruction set and architecture optimized for high-speed controller applications
- CY7C9117 separate I/O
- One and two operand arithmetic and logical operations
- Bit manipulation, field insertion/ extraction instructions
- Eleven types of instructions
- Immediate instruction capability
- 16-bit barrel shifter capability
- 32-word x 16 -bit register file
- 8-bit status register
- Four ALU status bits
- Link bit and three user-definable status bits
- Capable of withstanding greater than 2001V static discharge voltage
- Pin compatible and functionally equivalent to 29116, 29116A, 29C116, 29117, 29117A, 29C117


## Functional Description

The CY7C9115, CY7C9116, and CY7C9117 are high-speed 16-bit microprogrammed Arithmetic and Logic Units (ALUs).
The architecture and instruction set of the devices are optimized for peripheral controller applications such as disk controllers, graphics controllers, communications controllers, and modems. When used with the CY7C517 multiplier, the CY7C9115, CY7C9116, and CY7C9117 also support microprogrammed processor applications.


SEMICONDUCTOR

## CY7C9115 <br> CY7C9116/CY7C9117

## Functional Description (continued)

The CY7C9115, CY7C9116, and CY7C9117 (shown in the block diagrams) consist of a 32 -word by 16 -bit single-port RAM register file, a 16-bit arithmetic unit and logic unit, an instruction latch and decoder, a data latch, an accumulator register, a 16 -bit barrel shifter, a priority encoder, a status register, a condition code generator and multiplexer, and three-state output buffers.
The instruction set of the CY7C9115, CY7C9116, and CY7C9117 can be divided into eleven instruction types: singleoperand, two-operand, single-bit shifts, rotate and merge, rotate and compare, rotate by n-bits, bit-oriented instructions, priori-
tize, Cyclic Redundancy Check (CRC), status, and NO-OP. Instruction execution occurs in a single clock cycle except for Immediate Instructions, which require two clock cycles to execute.
The CY7C9116 and CY7C9117 are pin-compatible, functional equivalents of the industry-standard 29116, 29116A, 29C116, 29117, 29117A, and 29 C 117 with improved performance.
Fabricated in an advanced 1.2-micron, two-level metal CMOS process, the CY7C9115, CY7C9116, and CY7C9117 eliminate latch-up, have ESD protection greater than 2001V, and achieve superior performance with low power dissipation.

## Logic Block Diagram CY7C9117



## Selection Guide

|  |  | $\begin{aligned} & \text { 7C9115-35 } \\ & \text { 7C9116-35 } \\ & \text { 7C9117-35 } \end{aligned}$ | $\begin{aligned} & \text { 7C9115-40, 45 } \\ & \text { 7C9116-40, 45 } \\ & \text { 7C9117-40, } 45 \end{aligned}$ | $\begin{aligned} & \text { 7C9115-65 } \\ & \text { 7C9116-65 } \\ & \text { 7C9117-65 } \end{aligned}$ | $\begin{aligned} & \text { 7C9115-79 } \\ & \text { 7C9116-79 } \\ & \text { 7C9117-79 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Worst-Case I - Y Propagation Delay (ns) | Commercial | 35 | 45 | 65 |  |
|  | Military |  | 40 | 65 | 79 |
| Maximum Operating Current @ $10 \mathrm{MHz}(\mathrm{mA})$ | Commercial | 145 | 145 | 145 |  |
|  | Military |  | 166 | 166 | 166 |

## Pin Configurations



PLCC
Top View


Pin Configurations(continued)


68 PGA
Top View

|  | $\begin{gathered} 51 \\ \mathrm{D}_{8} \end{gathered}$ | $\begin{array}{r} 49 \\ Y_{14} \end{array}$ | $\begin{array}{r} 47 \\ \text { GND } \end{array}$ | $\begin{array}{r} 45 \\ \mathrm{D}_{10} \end{array}$ | $\begin{gathered} 44 \\ D_{11} \end{gathered}$ | $\mathrm{T}_{1}{ }^{42}$ | $\begin{array}{r} 40 \\ \text { GND } \end{array}$ | ${ }^{388}{ }^{38}$ | $\mathrm{T}_{3}{ }^{36}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} 53 \\ Y_{11} \end{array}$ | $\begin{array}{r} 52 \\ Y_{12} \end{array}$ | $\begin{gathered} 50 \\ Y_{13} \end{gathered}$ | $\begin{gathered} 48 \\ Y_{15} \end{gathered}$ | $\begin{gathered} 46 \\ D_{9} \end{gathered}$ | $\begin{array}{r} 43 \\ D_{12} \end{array}$ | $\begin{gathered} \mathrm{T}_{2}^{41} \end{gathered}$ | $\begin{gathered} 39 \\ \mathrm{D}_{13} \end{gathered}$ | $\begin{array}{r} 37 \\ D_{15} \end{array}$ | $\begin{gathered} 35 \\ T_{4} \end{gathered}$ | $\begin{array}{r} 34 \\ O E_{T} \end{array}$ |
| $\begin{gathered} 55 \\ \text { DLE } \end{gathered}$ | $\begin{array}{r} 54 \\ \text { GND } \end{array}$ | CY7C9117 |  |  |  |  |  |  | $\begin{gathered} 33 \\ C T \end{gathered}$ | $\begin{gathered} 32 \\ \hline \text { SRE } \end{gathered}$ |
| $\begin{gathered} 57 \\ \mathrm{Y}_{9} \end{gathered}$ | $\begin{array}{r} 56 \\ Y_{10} \end{array}$ |  |  |  |  |  |  |  | $\frac{31}{\text { IEN }}$ | $\mathrm{CP}^{30}$ |
| $\begin{array}{r} 59 \\ \mathrm{v}_{\mathrm{CC}} \end{array}$ | $\mathrm{Y}_{8}^{58}$ |  |  |  |  |  |  |  | ${ }_{10}^{29}$ | $\begin{gathered} 28 \\ \mathrm{I}_{1} \end{gathered}$ |
| $\begin{aligned} & 60 \\ & N C \end{aligned}$ | $\begin{aligned} & 61 \\ & \mathrm{r}_{7}^{61} \end{aligned}$ |  |  |  |  |  |  |  | ${ }_{l_{3}}^{26}$ | $\begin{gathered} 27 \\ i_{2} \end{gathered}$ |
| $\frac{62}{\overline{O E}_{Y}}$ | $\begin{array}{r} 63 \\ \text { GND } \end{array}$ |  |  |  |  |  |  |  | ${ }^{25}$ | $\begin{array}{r} 24 \\ \mathrm{v}_{\mathrm{CC}} \end{array}$ |
| $\begin{gathered} 64 \\ Y_{6} \\ \hline \end{gathered}$ | ${ }_{Y_{5}}^{65}$ |  |  |  |  |  |  |  | $\begin{gathered} 22 \\ \mathrm{I}_{5}^{22} \end{gathered}$ | $\begin{array}{r} 23 \\ \text { GND } \end{array}$ |
| $\begin{gathered} 66 \\ Y_{4} \end{gathered}$ | $\begin{gathered} 67 \\ \mathrm{D}_{7} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 20 \\ 1_{7} \\ \hline \end{gathered}$ | ${ }_{I_{6}}^{21}$ |
| $\begin{gathered} 68 \\ Y_{3} \end{gathered}$ |  | ${ }_{Y_{0}}^{51}$ | $\begin{gathered} 53 \\ \mathrm{D}_{6} \end{gathered}$ | $\begin{gathered} 55 \\ \mathrm{D}_{4} \end{gathered}$ | $\begin{gathered} 57 \\ \mathrm{D}_{2} \end{gathered}$ | $\begin{array}{r} 12 \\ I_{15} \end{array}$ | $\begin{gathered} 14 \\ I_{13}{ }^{14} \end{gathered}$ | $\begin{aligned} & { }^{16} \\ & \mathrm{I}_{11} \end{aligned}$ | ${ }_{99}{ }^{18}$ | $\begin{aligned} & 19 \\ & 19 \end{aligned}$ |
|  | $\begin{gathered} 50 \\ Y_{1} \end{gathered}$ | $\begin{array}{r} 52 \\ \text { GND } \end{array}$ | ${ }_{\mathrm{D}_{5}}^{54}$ | ${ }_{\mathrm{D}_{3}^{56}}^{56}$ | $\mathrm{D}_{1}{ }^{58}$ | $\mathrm{D}_{0} 59$ | $\mathrm{I}_{14}{ }^{13}$ | $\mathrm{I}_{12}{ }^{15}$ | $\mathrm{I}_{10}{ }^{17}$ |  |

7C9115-6

| Maximum Ratings <br> (Above which the useful life may be impaired. For user guidelines, not tested.) |  |
| :---: | :---: |
|  |  |
| Storage Temperature . . . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Ambient Temperature with <br> Power Applied .......................... $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V |  |
| DC Voltage Applied to Outputs in High ZState .............................. . -0.5 V to +7.0 V |  |
| DC Input Voltage . . . . . . . . . . . . . . . . . . . . -3.0 V to +7.0V |  |
| Output Current into Outpu |  |

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V

Output Current into Outputs (LOW) ................. 30 mA

## Description of Architecture

The CY7C9115, CY7C9116, and CY7C9117 are 16-bit microprogrammed arithmetic and logic units comprised of the following sections (see block diagram):

- 32-Word $x$ 16-Bit Register File
- Data Latch
- Instruction Latch and Decoder
- Accumulator
- Logic Unit with a 16-Bit Barrel Shift Capability
- Arithmetic Unit
- Priority Encoder
- Condition Code Generator and Multiplexer
- Status Register
- Output Buffers


## 32-Word x 16-Bit Register File

The 32 -word $\times 16$-bit register file is a single-port RAM with a 16 -bit latch at the output. The latch is transparent while CP is HIGH and latched when CP is LOW. If IEN is LOW and the current instruction specifies the RAM at its destination, data is written into the RAM while CP is LOW. Word instructions write into all 16 bits of the RAM word addressed; byte instructions write into only the lower eight bits.
Use of an external multiplexer on five of the instruction inputs makes it possible to select separate read and write addresses for the same Non-immediate Instruction. Immediate Instructions do not allow this two-address operation for the 7C9115 and 7C9116. The 7C9117 does support two-address Immediate Instructions.

## Data Latch

The data latch holds the 16-bit input to the CY7C9115, CY7C9116, and CY7C9117 from the Y (bidirectional) bus for the 7C9115 and 7C9116 and the data bus for the 7C9117. When DLE is HIGH, the latch is transparent, and it is latched when DLE is LOW.

## Instruction Latch and Decoder

The 16 -bit instruction latch is always transparent, except when Immediate Instructions are executed. The Instruction Decoder decodes the instruction inputs into the internal signals which control the CY7C9115, CY7C9116, and CY7C9117. All instructions other than Immediate Instructions execute in a single clock cycle. Execution of Immediate Instructions takes two clock cycles. During the first clock cycle, the Instruction Decoder identifies the instruction as an Immediate Instruction and the Instruction Latch

| Static Discharge Voltage (Per MIL-STD-883 Method 3015) | >2001V |
| :---: | :---: |
| Latch-Up Current (Outputs) | 200 n |

## Operating Range

| Range | Ambient <br> Temperature | VCC |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
captures the instruction at the instruction inputs. For Immediate Instructions, the data at the instruction inputs during the second clock cycle is used as one of the operands for the Immediate Instruction specified during the first clock cycle. Upon completion of the Immediate Instruction (the end of the second clock cycle), the Instruction Latch again becomes transparent.

## Accumulator

The accumulator is a 16 -bit edge-triggered register. If the IEN is LOW and the current instruction specifies the accumulator as its destination, the accumulator accepts Y-input data at the clock LOW-to-HIGH transition. Word instructions write into all 16 bits of the accumulator, byte instructions write into the lower eight bits.

## 16-Bit Barrel Shifter

The barrel shifter can rotate data input to it from either the register file, the accumulator, or the data latch from 0 to 15 bit positions. In word mode, the barrel shifter rotates a 16 -bit word; in byte mode, it only affects the lower eight bits. The barrel shifter is used as one of the ALU inputs.

## Arithmetic and Logic Unit

The CY7C9115, CY7C9116, and the CY7C9117 have an arithmetic unit and a logic unit. The arithmetic unit is capable of operating on one or two operands while the logic unit is capable of operating on one, two, or three operands. The two units in parallel are able to execute the one and two operand instructions such as pass, complement, two's complement, add, subtract, AND, OR, EXOR, NAND, NOR, and EXNOR. Three operand instructions include rotate/merge and rotate/masked compare. There are three data types supported by the CY7C9115, CY7C9116, and CY7C9117; bit, byte, and 16-bit word.
All arithmetic and logic unit operations can be performed in either word or byte mode, with byte instructions performed only on the lower eight bits.
Three status outputs are generated by the arithmetic unit: carry (C), negative (N), and overflow (OVR). A zero flag (Z) detects a zero condition, though this flag is not generated by the arithmetic unit or the logic unit. These flags are generated in either word or byte mode, as appropriate.
The arithmetic unit uses full carry look-ahead across all 16 bits during arithmetic operations. The carry input to the arithmetic unit comes from the carry multiplexer, which can select either zero, one, or a stored carry bit (QC) from the status register. Multiprecision arithmetic uses QC as the carry input.

## Description of Architecture (continued) Priority Encoder

The priority encoder generates a binary-weighted code based on the location of the highest order ONE in its input word or byte. The operand to be prioritized may be ANDed with a mask to eliminate certain bits from the priority encoding. This masking is performed by the logic unit.
In word mode, the output is a binary one if bit 15 is the first (unmasked) HIGH encountered, a binary two if bit 14 is the first HIGH and so on. If bit 0 is the only HIGH, the output of the priority encoder is binary 16 . If no bits are HIGH, a binary zero is output.
In byte mode, only bits 7 through 0 are examined. Bit 7 HIGH produces a binary one, bit 6 a binary two, and so on. If bit 0 is the only HIGH, a binary eight is output; if no bits are HIGH, a binary zero is output.

## Condition Code Generator and Multiplexer

The twelve condition code test signals are generated in this section. The multiplexer selects one of these twelve and places it at the CT output. The multiplexer is addressed by either using the Test Instruction or by using the bidirectional $\mathbf{T}$ bus as an input. The test instruction specifies the test condition to be placed at the CT output, but it does not allow an ALU operation at the same time. Using the Tbus as input, the CY7C9115, CY7C9116, and CY7C9117 may simultaneously test and execute an instruction. The test instruction lines $\left(\mathrm{I}_{4}-\mathrm{I}_{0}\right)$ take precedence over $\mathrm{T}_{4}-\mathrm{T}_{1}$ for testing status.

## Status Register

The 8 -bit status word is held by the status register. The status register is updated at the end of all instructions except NO-OP, Save Status, and Test Status, provided the status register enable ( $\overline{\text { SRE }}$ ) and instruction enable ( $\overline{\mathrm{IEN}}$ ) are both LOW. The status register is inhibited from changing if either $\overline{\text { SRE }}$ or $\overline{\text { IEN }}$ are HIGH.
The lower four status bits are the ALU status: OVR (overflow), N (negative), C (carry), and Z (zero). The upper four bits are a link bit and three user-defined status bits (Flag1, Flag2, Flag3).

As stated above, when IEN and $\overline{\text { SRE }}$ are LOW, the status register is updated at the end of all instructions other than NO-OP, Save Status, and Test Status. The lower four status bits are updated under the above conditions, with the additional exception of when $\overline{\mathrm{IEN}}$ and SRE are LOW and the Status Set/Resetinstructionisperformed on the upper four bits. When IEN and SRE are LOW, the upper four status bits are only changed during their corresponding Status Set/Reset instructions and during Status Loadinstructions in word mode. The Link-Status bit is also updated after every shift instruction.
The status register can be loaded via the internal $Y$ bus; it can also be selected as a source for the internal Y bus. Loading the status registerin word mode updates all eight bits of the status register. In byte mode, only the lower four bits are updated.
Using the status register as a source in the word mode loads all eight bits into the lower byte of the destination; the upper byte is zero-filled.In byte mode, the status register loads the lower byte of the destination; however the upper byte is unchanged. Interrupt and subroutine processing is facilitated by this store/load combination, which allows saving and restoring the status register. The lower four bits of the status register can be read directly by outputting them to the $\mathrm{T}_{4}-\mathrm{T}_{1}$ outputs. These outputs are enabled when $\mathrm{OE}_{\mathrm{T}}$ is HIGH.

## Output Buffers

Two sets of bidirectional buses exist on the CY7C9115 and CY7C9116. The bidirectional Y bus (16bits) is controlled by $\overline{\mathrm{OE}}_{\mathrm{Y}}$. The three state outputs are enabled when $\overline{O E}_{Y}$ is LOW, they are at high impedance when $\overline{\mathrm{OE}}_{\mathrm{Y}}$ is HIGH. This will allow data to be input to the data latch from the external world. The second bidirectional bus is the four-bit T bus. These three-state buffers are enabled by a HIGH on $\mathrm{OE}_{\mathrm{T}}$, which will output the internal ALU status bits ( $\mathrm{OVR}, \mathrm{N}, \mathrm{C}, \mathrm{Z}$ ). If $\mathrm{OE}_{\mathrm{T}}$ is LOW, the T outputs are at high impedance, and a test condition can be input on the $T$ bus to determine the CT output.
The 7C9117 has separate Y bus output and Data Input buses. All other pins are functionally equivalent to the 7C9115 and 7C9116.

Pin Definitions

| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{Y}_{15}-\mathrm{Y}_{0}$ | I/O | Data Input/Output. These bidirectional lines are used to directly load the 16-bit data latch when $\overline{\mathrm{OE}}_{Y}$ is HIGH. When $\overline{\mathrm{OE}}_{Y}$ is LOW, the arithmetic unit or the logic unit output data is output on $\mathrm{Y}_{15}-\mathrm{Y}_{\mathbf{0}}$. |
| $\mathrm{I}_{15}-\mathrm{I}_{0}$ | I | Instruction Word. This 16-bit word selects the function performed by the 7C911X. These lines are also used to input data when executingImmediate Instructions. |
| $\mathrm{T}_{4}-\mathrm{T}_{1}$ | I/O | Status Input/Output. These bidirectional pins are used to output the lower four status bits (OVR, $\mathrm{N}, \mathrm{C}$, and Z ) when $\mathrm{OE}_{\mathrm{T}}$ is HIGH . When $\mathrm{OE}_{\mathrm{T}}$ is LOW , these lines are used as inputs to generate the conditional test (CT) output. |
| CT | 0 | Conditional Test. One of twelve condition code signals is selected by the condition code multiplexer to be placed on the CT output. $\mathrm{CT}=\mathrm{HIGH}$ for a pass condition; $\mathrm{CT}=$ LOW for a fail condition. |
| DLE | I | Data Latch Enable. The 16-bit data latch is transparent when DLE is HIGH and latched when DLE is LOW. |
| $\overline{\text { IEN }}$ | I | Instruction Enable. The following occurs with IEN LOW: Data may be written into the RAM when the clock is LOW, the accumulator can accept data during the clock LOW to HIGH transition, and the Status Register can be updated when $\overline{\text { SRE }}$ is LOW. If $\overline{\text { IEN }}$ is HIGH, CT is disabled as a function of the instruction inputs. IEN should be LOW during the first half of the first cycle of Immediate Instructions. |


| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| $\overline{\text { SRE }}$ | I | Status Register Enable. The Status Register is updated at the end of all instructions except NO-OP, Save Status, and Test Status when $\overline{\text { SRE }}$ and $\overline{\text { IEN }}$ are both LOW. The Status Register is inhibited from changing when either SRE or IEN are HIGH. |
| $\overline{\mathrm{OE}}_{\mathbf{Y}}$ | I | Y Output Enable. This controls the 16-bit $\mathrm{Y}_{15}-\mathrm{Y}_{0} \mathrm{I} / \mathrm{O}$ port. When $\overline{\mathrm{OE}}_{\mathrm{Y}}$ is LOW, the Y outputs are enabled, when $\widehat{\mathrm{OE}}_{\mathrm{Y}}$ is HIGH, the $Y$ outputs are disabled (high impedance). |
| $\mathrm{OE}_{T}$ | I | T Output Enable. The four-bit T outputs are enabled when $\mathrm{OE}_{\mathrm{T}}$ is HIGH ; they are disabled (high impedance) when $\mathrm{OE}_{\mathrm{T}}$ is LOW. |
| CP | I | Clock Pulse. The RAM output latch is transparent when CP is HIGH; the RAM output is latched when CP goes LOW. If IEN is LOW and the current instruction specifies the RAM as the destination, then data is written into the RAM while CP is LOW. If IEN is LOW, the Accumulator and Status Register will accept data at the clock LOW to HIGH transition. The instruction latch becomes transparent upon exiting an Immediate Instruction during a LOW to HIGH clock transition. |
| $\mathrm{D}_{15}-\mathrm{D}_{0}$ | I | These input lines are used to directly load the data latch. |
| $\mathbf{Y}_{15}-\mathrm{Y}_{0}$ | I/O | These output lines are used to present the arithmetic unit or the logic unit output when $\overline{\mathrm{OE}}_{\mathrm{Y}}$ is LOW. (CY7C9117 $\mathrm{Y}_{15}-\mathrm{Y}_{0}$ and output only.) |

The eleven instruction types outlined below are described in detail on the following pages.

Single-Operand
Two-Operand
Single Bit Shift Bit-Oriented Rotate by n Bits Rotate and Merge
$\overline{\mathrm{OE}}_{\mathrm{Y}}$ is assumed LOW for all cases, allowing ALU outputs on the Y or D bus.
Instructions are individually distinguished by using OP-CODES and two assigned quadrant bits. Four quadrants, 0 to 3 , have been assigned to each instruction type in order to ease groupings of instructions and addressing modes.

CYPRESS
CY7C9115
CY7C9116/CY7C9117
SEMICONDUCTOR
Table 1. Operand Source-Destination Combinations

| Instruction Type | Operand Combinations ${ }^{[2]}$ |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { SingleOperand } \\ \text { SOR } \\ \text { SONR } \end{gathered}$ | Source (R/S) |  | Destination |
|  | RAM $^{[3]}$ACCDD(OE)S(SE)IO |  | RAM ACC Y Bus Status ACC and Status |
| $\begin{gathered} \text { Two Operand } \\ \text { TOR1 } \\ \text { TOR2 } \\ \text { TONR } \end{gathered}$ | Source (R) | Source (S) | Destination |
|  | RAM RAM D D ACC D | $\begin{gathered} \hline \text { ACC } \\ \text { I } \\ \text { RAM } \\ \text { ACC } \\ \text { I } \\ \text { I } \end{gathered}$ | RAM ACC Y Bus Status ACC and Status |
| Single Bit Shift SHFTR SHFTNR | Source (U) |  | Destination |
|  | $\begin{gathered} \text { RAM } \\ \text { ACC } \\ \text { ACC } \\ \text { D } \\ \text { D } \\ \text { D } \end{gathered}$ |  | $\begin{aligned} & \text { RAM } \\ & \text { ACC } \\ & \text { Y Bus } \\ & \text { RAM } \\ & \text { ACC } \\ & \text { Y Bus } \end{aligned}$ |
| Bit Oriented BOR1 BOR2 BONR | Source (R/S) |  | Destination |
|  | $\begin{gathered} \hline \text { RAM } \\ \text { ACC } \\ \text { D } \end{gathered}$ |  | $\begin{aligned} & \hline \text { RAM } \\ & \text { ACC } \\ & \text { Y Bus } \end{aligned}$ |
| Rotate n Bits ROTR1 ROTR2 ROTNR | Source (U) |  | Destination |
|  | $\begin{gathered} \text { RAM } \\ \text { ACC } \\ \text { D } \end{gathered}$ |  | $\begin{aligned} & \text { RAM } \\ & \text { ACC } \\ & \text { Y Bus } \end{aligned}$ |
| Rotate and Merge ROTM ROTC | Rotated <br> Source (U) | Mask (S) | $\begin{gathered} \text { Non-Rotated } \\ \text { Source/ } \\ \text { Destination(R) } \end{gathered}$ |
|  | D | I | ACC |
|  | D | RAM | ACC |
|  | D | I | RAM |
|  | D | ACC | RAM |
|  | ACC <br> RAM | $\begin{aligned} & \mathrm{I} \\ & \mathrm{I} \end{aligned}$ | RAM ACC |


| Instruction Type | Operand Combinations ${ }^{[2]}$ |  |  |
| :---: | :---: | :---: | :---: |
| Rotate and Compare CDAI CDRI CDRA CRAI | Rotated Source (U) | Mask (S) | Non-Rotated Source/ Destination(R) |
|  | $\begin{gathered} \mathrm{D} \\ \mathrm{D} \\ \mathrm{D} \\ \text { RAM } \end{gathered}$ | $\begin{gathered} \text { I } \\ \text { I } \\ \text { ACC } \end{gathered}$ | ACC <br> RAM <br> RAM <br> ACC |
| $\begin{gathered} \text { Prioritize }{ }^{[4]} \text { PRT1 } \\ \text { PRT2 } \\ \text { PRTNR } \end{gathered}$ | Source (R) | Mask (S) | Destination |
|  | $\begin{aligned} & \text { RAM } \\ & \text { ACC } \\ & \text { D } \end{aligned}$ | $\begin{gathered} \hline \text { RAM } \\ \text { ACC } \\ \text { I } \\ \text { O } \end{gathered}$ | $\begin{aligned} & \text { RAM } \\ & \text { ACC } \\ & \text { Y Bus } \end{aligned}$ |
| Cyclic Redundancy Check CRCF CRCR | Data In | Destination | Polynomial |
|  | QLINK | RAM | ACC |
| Set Reset StatusSETSTRSTSTSVSTRSVSTNRTEST | Bits Affected |  |  |
|  | $\begin{gathered} \hline \text { OVR, N, C, Z } \\ \text { LINK } \\ \text { Flag1 } \\ \text { Flag2 } \\ \text { Flag3 } \end{gathered}$ |  |  |
| Store Status | Source |  | Destination |
|  | Status |  | $\begin{aligned} & \text { RAM } \\ & \text { ACC } \\ & \text { Y Bus } \end{aligned}$ |
| Status Load | Source (R) | Source (S) | Destination |
|  | D ACC D | $\begin{gathered} \hline \mathrm{ACC} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | $\begin{gathered} \text { Status } \\ \text { Status and } \\ \text { ACC } \end{gathered}$ |
| TestStatus | Test Condition (CT) |  |  |
|  | $\begin{gathered} (\mathrm{N} \forall \mathrm{OVR})+\mathrm{Z} \\ \mathrm{~N} \forall \mathrm{OVR} \\ \mathrm{Z} \\ \text { OVR } \\ \text { Low } \\ \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \mathrm{Z}+\overline{\mathrm{C}} \\ & \text { N } \\ & \text { LINK } \\ & \text { Flag1 } \\ & \text { Flag2 } \\ & \text { Flag3 } \end{aligned}$ |
| No Operation NOOP | - |  |  |

Notes:
2. If there is no division between the R/S operand or SOURCE and DESTINATION, the two are a given pair. If a division exists, any combination is possible.
3. RAM cannot be used as source when both ACC and STATUS are designated as a DESTINATION.
4. OPERAND and MASK must be different sources.

## Instruction Set (continued)

## Single-Operand Instructions

EachSingle-Operand instruction contains four designators:
4. Mode (Byte or Word)
5. Opcode
6. Source
7. Address or Destination

These designators are divided into two basic categories, those that use RAM addresses and those that do not.

The instruction formats shown below are unique for each category. In both cases the desired operation, controlled by the instruction inputs, is performed on the source with the result either placed on the Y bus or stored in the destination or both. The functions of Extending Sign Bit (D(SE)) and Binary Zero (D(OE)) over 16 bits in Word mode are available for cases where 8-bit to 16-bit conversion is necessary. The functions performed using Single-Operand instructionsupdate the LSB of the status register (OVR, N, C, Z) but do not effect the MSB (FLAG1, FLAG2, FLAG3, LINK). Singleoperand instructions are limited such that when both the ACC and the status register are the destination, the source cannot be RAM.


Figure 1. Single-Operand Field Definitions
Table 2. Single-Operand Instruction Set
$\begin{array}{llllllllll}15 & 14 & 13 & 12 & 9 & 8 & 5 & 4 & 0\end{array}$

| Instruction ${ }^{[5]}$ | B/W ${ }^{[6]}$ | Quad ${ }^{[7]}$ | Opcode |  | R/S ${ }^{[8]}$ Dest ${ }^{[8]}$ | RAM Address/Destination |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | 1100 MOVE SRC Dest <br> 1101 COMP SRC Dest <br> 1110 INC SRC +1 Dest <br> 1111 NEG SRC +1 Dest | 0000 SORA <br> 0010 SORY <br> 0011 SORS <br> 0100 SOAR <br> 010 SODR <br> 0111 SOIR <br> 1000 SOZR <br> 1001 SOZER <br> 1010 SOSER <br> 1011 SORR | RAM ACC <br> RAM YBus <br> RAM Status <br> ACC RAM <br> D RAM <br> I RAM <br> O RAM <br> D(OE) RAM <br> DSE) RAM <br> RAM RAM | 00000 R00 RAM Reg 00 <br> 11111 R31 RÄM Reg 31 |
| Instruction | B/W | Quad | Opcode |  | $\mathbf{R} / \mathbf{S}^{[8]}$ | Destination |
| SONR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 11 | 1100 MOVE SRC $\$$ Dest <br> 1101 COMP SRC Dest <br> 1110 INC SRC +1 Dest <br> 1111 NEG SRC +1 Dest | 0100 SOA <br> 0110 SOD <br> 0111 SOI <br> 1000 SOZ <br> 1001 SOZE <br> 1010 SOSE |  | 00000 NRY Y Bus <br> 00001 NRA ACC <br> 00100 NRS Status $[9]$ <br> 00101 NRAS ACC,Status ${ }^{[9]}$ |

Table 3. Y Bus and Status ${ }^{[10]}$

| Instruction | Opcode | Description | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SOR } \\ & \text { SONR } \end{aligned}$ | COMP | $\overline{\text { SRC }}$ Dest | $\begin{aligned} & 1=\mathrm{W} \\ & 0=\mathrm{B} \end{aligned}$ | Y ¢ $\overline{\text { SRC }}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | INC | SRC + 1 Dest |  | Y ${ }_{\text {¢ }}$ SRC + 1 | NC | NC | NC | NC | U | U | U | U |
|  | MOVE | SRC Dest |  | Y \$ SRC | NC | NC | NC | NC | 0 | U | 0 | U |
|  | NEG | $\overline{\text { SRC }}+1$ Dest |  | Y \( |  |  |  |  |  |  |  |  |
| ) SRC + 1 | NC | NC | NC | NC | U | U | U | U |  |  |  |  |

## Notes:

5. Instruction mnemonic.
6. $\mathrm{B}=$ Byte Mode, $\mathrm{W}=$ Word Mode.
7. Quadrant subdivides instructions into categories.
8. $\mathrm{R}=$ Source; $\mathrm{S}=$ Source; Dest $=$ Destination.
9. Status is destination,

Status i Yi $\mathrm{i}=0$ to 3 (byte mode)
$i=0$ to 7 (word mode)
10. $\mathrm{SRC}=$ Source; $\mathrm{NC}=$ No Change $; 1=$ Set $\mathbf{U}=$ Update; $0=$ Reset; $\mathrm{i}=0$ to 15 when not specified

## Instruction Set (continued)

## Two-Operand Instructions

Each Two-Operand instruction is constructed of 5 fields:

1. Mode (Byte or Word)
2. Opcode
3. R Source
4. SSource
5. Address or Destination

These instructions are further divided into those using RAM addressesand those that do not. The first type uses two formatswhich differonly by quadrant designator.
Functions are performed on the specified $R$ and $S$ sources and results are stored in the specified destination and/or placed on the $Y$ bus. Arithmetic functions update the least significant nibble of the status register (OVR, N, C, Z), while logical functions affect only the $N$ and $Z$ bits. Executions of logical functions clear the OVR and Cbits of the status register.


Figure 2. Two-Operand Field Definitions
Table 4. Two-Operand Instruction Set

| Instruction | B/W | Quad |  |  | $\mathbf{R}^{[8]}$ | $\mathbf{S}^{[8]}$ | Dest ${ }^{[8]}$ | Opcode |  |  | RAM Address |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOR1 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 00 | 000 001 001 100 101 101 1101 1111 111 |  TORAA | RAM <br> RAM <br> D <br> RAM <br> RAM <br> D <br> RAM <br> RAM <br> D | ACC I RAM ACC I RAM ACC I RAM | ACC <br> ACC <br> ACC <br> Y Bus <br> Y Bus <br> Y Bus <br> RAM <br> RAM <br> RAM | 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 | SUBR <br> SUBRC ${ }^{111]}$ <br> SUBS <br> SUBSd ${ }^{11]}$ <br> ADD <br> ADDC <br> AND <br> NAND <br> EXOR <br> NOR <br> OR <br> EXNOR | Sminus $R$ Sminus R with carry <br> R minus $S$ <br> $R$ minus $S$ with carry R plus S R plus S with carry <br> $\mathrm{R} \wedge \mathrm{S}$ <br> $\mathrm{R} \wedge \mathrm{S}$ <br> R $\forall S$ <br> R V S <br> $\frac{R \vee S}{R \forall S}$ |  | $\begin{array}{ll} \hline \text { R00 } & \text { RAM Reg00 } \\ \text { R31 } & \text { RÄM Reg31 } \end{array}$ |
| Instruction | B/W | Quad |  |  | $\mathrm{R}^{[8]}$ | $\mathrm{S}^{[8]}$ | Dest ${ }^{[8]}$ |  | Opcode |  |  | AM Address |
| TOR2 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | 000 001 010 | TODAR TOAIR TODIR | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{ACC} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { ACC } \\ & \text { I } \\ & \text { I } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { RAM } \end{aligned}$ RAM | 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 | SUBR SUBRC ${ }^{[11]}$ SUBS SUBS ADD ADDC AND NAND EXOR NOR OR EXNOR | Sminus R Sminus R with carry R minus S R minus $S$ with carry $R$ plus $S$ $R$ plus $S$ with carry $\mathrm{R} \wedge \mathrm{S}$ $R \wedge S$ $R \forall S$ R V S $R \vee S$ R $\forall S$ | $\begin{aligned} & \hline 0000 \\ & 1111 \end{aligned}$ | $\begin{array}{ll} \hline \text { R00 } & \text { RAM Reg00 } \\ \text { R31 } & \text { RÄM Reg31 } \end{array}$ |

Notes:
11. For subtraction the carry is interpreted as borrow.

Table 4. Two-Operand Instruction Set (continued)


Table 5. Y Bus and Status ${ }^{[12]}$

| Instruction | Opcode | Description | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { TOR1 } \\ & \text { TOR2 } \\ & \text { TONR } \end{aligned}$ | ADD | R plus S | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | Y R + S | NC | NC | NC | NC | U | U | U | U |
|  | ADDC | R plus $S$ with carry |  | $\mathrm{Y} R+\mathrm{S}+\mathrm{QC}$ | NC | NC | NC | NC | U | U | U | U |
|  | AND | $\mathrm{R} \wedge \mathrm{S}$ |  | $\mathrm{Y} \mathrm{R}_{\mathrm{i}}$ AND $^{\text {i }}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | EXOR | R $\forall$ S |  | $\mathrm{Y}_{\mathrm{i}} \mathrm{R}_{\mathrm{i}}$ EXOR $^{\text {i }}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | EXNOR | $\overline{\mathrm{R} \forall \mathrm{S}}$ |  | $\mathrm{Y}_{\mathrm{i}} \mathrm{R}_{\mathrm{i}}{\text { EXNOR } \mathrm{S}_{\mathrm{i}}}$ | NC | NC | NC | NC | 0 | 0 | 0 | U |
|  | NAND | $\overline{\bar{R} \wedge S}$ |  | $\mathrm{Y}_{\mathrm{i}} \mathrm{R}_{\mathrm{i}}$ NAND $^{\text {d }}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | NOR | $\overline{\mathrm{R} \vee \mathrm{S}}$ |  | $\mathrm{Y}_{\mathrm{i}} \mathrm{R}_{\mathrm{i}}$ NOR $^{\text {i }}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | OR | $\mathrm{R} \vee \mathrm{S}$ |  | $\mathrm{Y}_{\mathrm{i}} \mathrm{R}_{\mathrm{i}} \mathrm{OR} \mathrm{S}_{\mathrm{i}}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  | SUBR | S minus R |  | Y S $+\overline{\mathrm{R}}+1$ | NC | NC | NC | NC | U | U | U | U |
|  | SUBRC | S minus R with carry |  | Y ¢ $+\overline{\mathrm{R}}+\mathrm{QC}$ | NC | NC | NC | NC | U | U | U | U |
|  | SUBS | R minus S |  | $\mathrm{Y} \mathrm{R}+\overline{\mathrm{S}}+1$ | NC | NC | NC | NC | U | U | U | U |
|  | SUBSC | R minus S with carry |  | Y R + $\bar{S}+\mathrm{QC}$ | NC | NC | NC | NC | U | U | U | U |

## Note:

12. $\mathrm{U}=$ Update; $\mathrm{NC}=$ No Change; $0=$ Reset $; 1=$ Set; $\mathrm{i}=0$ to 15 when not specified

## Single-Bit Shift Instructions

Single-Bit Shift instructions are constructed of four fields:

1. Mode (Byte or Word)
2. Direction (up or down) and shift linkage
3. Source
4. Destination

These instructions are further divided into those using RAM addresses and those that do not. The shift linkage indicator indicates what is to be loaded into the vacant bit.

During a shift up the LSB may be loaded with a zero, one, or with the link status bit (QLINK), while the MSB is shifted into the QLINK bit. During a shift down, the MSB is loaded with a zero, one, the status carry bit (QC), the exclusive-or of the negative-status bit and the overflow-status bit (QN $\forall$ QOVR), or the link-status bit. The status register's N and Z bits are updated, while the OVR and $C$ bits are reset. Shift down with QN $\forall$ QOVR can be used in two's complement multiplication.
$\qquad$
Instruction Set (continued)

|  | 15 | 13 | 29 |  | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SHFTR | B/W | Quadrant | SRC-Dest | Opcode | RAM Address |
| SHFTNR | B/W | Quadrant | Source | Opcode | Destination |

Figure 3. Single Bit Shift Field Definitions


Figure 4. Shift Up Function


Figure 5. Shift Down Function

Table 6. Single Bit Shift Instruction Set

| Instruction | B/W | Quad |  | $\mathbf{U}^{[13]}$ | Dest ${ }^{[13]}$ | Opcode |  |  |  | RAM Address/Destination |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHFTR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | 0110 SHRR <br> 0111 SHDR | $\begin{aligned} & \hline \text { RAM } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { RAM } \end{aligned}$ | 0000 0001 0010 0100 0101 0110 0111 1000 | SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV | Up <br> Up <br> Up <br> Down <br> Down <br> Down <br> Down <br> Down |  | $\begin{array}{\|lll} \hline 00000 & \text { R00 } & \text { RAM Reg } 00 \\ 11111 & \text { R331 } & \text { RAM } \\ 10 & \text { Reg } 31 \end{array}$ |
| Instruction | B/W | Quad | $\mathbf{U}^{[13]}$ |  |  | Opcode |  |  |  | Destination |
| SHFTNR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 11 | 0110 SHA <br> 0111 SHD | $\begin{aligned} & \mathrm{ACC} \\ & \mathrm{D} \end{aligned}$ |  | 0000 0001 0010 0100 0101 0110 0111 1000 | $\begin{aligned} & \hline \text { SHUPZ } \\ & \text { SHUP1 } \\ & \text { SHUPL } \\ & \text { SHDNZ } \\ & \text { SHDN1 } \\ & \text { SHDNL } \\ & \text { SHDNC } \\ & \text { SHDNOV } \end{aligned}$ | Up <br> Up <br> Up <br> Down <br> Down <br> Down <br> Down <br> Down |  | 00000 NRY Y Bus <br> 00001 NRA ACC |

Table 7. Y Bus and Status ${ }^{[10]}$

| Instruction | Opcode | Description | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK ${ }^{14]}$ | OVR | N | C | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { SHR } \\ \text { SHNR } \end{array}$ | $\begin{aligned} & \hline \text { SHUPZ } \\ & \text { SHUP1 } \\ & \text { SHUPL } \end{aligned}$ | Up 0Up 1Up QLINK | 1 = W | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \mathrm{SRC}_{\mathrm{i}-1,1}, \mathrm{i}=1 \text { to } 15 ; \\ & \mathrm{Y}_{0} \text { Shift Input } \end{aligned}$ | NC | NC | NC | $\mathrm{SRC}_{15}$ | 0 | $\mathrm{SRC}_{14}$ | 0 | U |
|  |  |  | $0=\mathrm{B}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}}: \mathrm{SRC}_{\mathrm{i}}-1, \mathrm{i}=1 \text { to } 7 ; \\ & \mathrm{Y}_{0}: \mathrm{Shift}_{1} \mathrm{Input}^{2} \\ & \mathrm{Y}_{8}: \mathrm{SRC}_{7}, \mathrm{Y}_{\mathrm{i}} \mathrm{SRC}_{\mathrm{i}-9} \\ & \text { for } \mathrm{i}=9 \text { to } 15 \end{aligned}$ | NC | NC | NC | $\mathrm{SRC}_{7}$ | 0 | $\mathrm{SRC}_{6}$ | 0 | U |
|  | SHDNZ <br> SHDN1 <br> SHDNL <br> SHDNC <br> SHCNOV | Down 0 <br> Down 1 | 1 = W | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \not \mathrm{SRC}_{\mathrm{i}+1,}, \mathrm{i}=0 \text { to } 14 ; \\ & \mathrm{Y}_{15} \text { Shift Input } \end{aligned}$ | NC | NC | NC | $\mathrm{SRC}_{0}$ | 0 | Shift <br> Input | 0 | U |
|  |  | $\begin{aligned} & \text { Down QLINK } \\ & \text { Down QC } \\ & \text { Down QN } \forall \\ & \text { QOVR } \end{aligned}$ | $0=\mathrm{B}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \mathrm{SRC}_{\mathrm{i}+1,1, \mathrm{i}=0 \text { to } 6 ;} \\ & \mathrm{Y}_{\mathrm{i}} \mathrm{SRC}_{\mathrm{i}}+7, \mathrm{i}=8 \text { to } 14 ; \\ & \mathrm{Y}_{7,15} \text { Shift Input } \end{aligned}$ | NC | NC | NC | $\mathrm{SRC}_{0}$ | 0 | Shift Input | 0 | U |

Notes:
13. $\mathbf{U}=$ Source; Dest $=$ Destination
14. Shifted output is loaded into the QLINK.

CY7C9115
CY7C9116/CY7C9117

## Instruction Set (continued)

Bit-Oriented Instructions
Bit-Oriented instructions are constructed from four fields:

1. Mode (Byte or Word)
2. Operation
3. Source or Destination
4. Bit position operated on $(0=L S B)$

These instructions are further divided into those using RAM addresses and those that do not. The specified function operates on the given source and the result is stored in the specified destination and/or on the $Y$ bus.
Set Bit n: Forces the $n$th bit to ONE without affecting other bit positions.

Reset Bit $\boldsymbol{n}$ : Forces the $\boldsymbol{n}$ th bit to ZERO without affecting other bit positions.

Test Bit $\boldsymbol{n}$ : Sets the Z status bit to the state of bit $n$.
Load 2 ${ }^{\text {n }}$ : Loads ZERO in bit position $n$ and sets all other bits.
Load 2n: Loads ONE in bit position $n$ and clears all other bits.
Increment $2^{\text {n }}$ : Adds $2^{\mathrm{n}}$ to the operand.
Decrement 2n: Subtracts $2^{\mathrm{n}}$ from the operand.
Load, Set, Reset, and Test instructions update N and Z status bits while forcing OVR and Cbits to ZERO. Arithmetic operations affect the entire lower nibble of the status register (OVR, C, N, and Z).


Figure 6. Bit-Oriented Field Definitions
Table 8. Bit-Oriented Instruction Set

| Instruction | B/W | Quadrant | n | Opcode |  | RAM Address |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BOR1 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 11 | 0 to 15 | $\begin{array}{\|l\|} \hline 1101 \\ 1110 \\ 1111 \end{array}$ |   <br> SETNR Set RAM, bit n <br> RSTNR Reset RAM, bit n <br> TSTNR Test RAM, bit n |  | $\begin{aligned} & \mathrm{R} 00 \\ & \ddot{\mathrm{R}} 31 \end{aligned}$ | $\begin{aligned} & \hline \text { RAM Reg } 00 \\ & \text { RÄM Reg } 31 \end{aligned}$ |
| Instruction | B/W | Quadrant | n |  | Opcode |  | RAM | Address |
| BOR2 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | 0to 15 | $\begin{array}{\|l\|} \hline 1100 \\ 1101 \\ 1110 \\ 11111 \end{array}$ | LD2NR $2^{\mathrm{n}}$ RAM <br> LDC2NR $2^{\mathrm{n}}$ RAM <br> A2NR RAM plus 2n RAM <br> S2NR RAMminus 2 |  | $\begin{aligned} & \mathrm{R} 00 \\ & \ddot{\mathrm{R}} 31 \end{aligned}$ | $\begin{aligned} & \hline \text { RAM Reg } 00 \\ & \text { RAM Reg } 31 \end{aligned}$ |
| Instruction | B/W | Quadrant | n |  | Opcode |  |  | Opcode |
| BONR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 11 | 0to 15 | 1100 |  | 00000 0000 00010 00100 00101 00110 0011 1000 1000 10010 10100 1010 10110 1011 | TSTNA <br> RSTNA <br> SETNA <br> A2NA <br> S2NA <br> LD2NA <br> LDC2NA <br> TSTND <br> RSTND <br> SETND <br> A2NDY <br> S2NDY <br> LS2NY <br> LDC2NY | Test ACC, bit n Reset ACC, bit n Set ACC, bit n ACC plus $2^{n}$ ACC ACC minus $2^{\text {n }}$ ACC $2^{\mathrm{n}}$ ACC $2^{\mathrm{n}}$ ACC Test D, bit n Reset D, bit $n$ Set D, bit $n$ D plus $2^{n} Y$ Bus $D$ minus $2^{\mathrm{n}}$ Y Bus $\frac{2^{n}}{2^{n}} Y$ Bus $\overline{2^{\mathrm{n}}}$ Y Bus |

## Instruction Set (continued)

## Rotate by $\boldsymbol{n}$ Bits Instructions

The Rotate by $n$ Bits instructions contain four indicators: byte or word mode, source, destination, and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in Table 9. Under the control of instruction inputs, the n indicator specifies
the number of bit positions the source is to be rotated up ( 0 to 15), and the result is either stored in the specified destination or placed on the Y bus or both. An example of this instruction is given in Figure 8. In the Word mode, all 16 bits are rotated up; while in the Byte mode, only the lower 8 bits $(0-7)$ are rotated up. In the Word mode, a rotate up by $n$ bits is equivalent to a rotate down by (16$n$ ) bits. Similarly, in the Byte mode a rotate up by $n$ bits is equivalent to a rotate down by $(8-n)$ bits. The $N$ and $Z$ bits of the status register are affected and OVR and Cbits are forced to zero.


Figure 7. Rotate by n Bits Shift Field Definitions

| EXAMPLE: $\mathrm{n}=4$, Word Mode |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Source | 0001 | 0011 | 0111 | 1111 |
| Destination | 0011 | 0111 | 1111 | 0001 |
| EXAMPLE: $\mathrm{n}=4$, Byte Mode |  |  |  |  |
| Source | 0001 | 0011 | 0111 | 1111 |
| Destination | 0001 | 0011 | 1111 | 0111 |

Figure 8. Rotate by $n$ Example
Table 9. Rotate by n Bits Instruction Set

| Instruction | B/W | Quadrant | n |  |  | $\mathbf{U}^{[13]}$ | Dest ${ }^{[13]}$ | RAM Address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTR1 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 00 | 0 to 15 | $\begin{aligned} & 1100 \\ & 1110 \\ & 1111 \end{aligned}$ | $\begin{aligned} & \hline \text { RTRA } \\ & \text { RTRY } \\ & \text { RTRR } \end{aligned}$ | $\begin{aligned} & \hline \text { RAM } \\ & \text { RAM } \\ & \text { RAM } \end{aligned}$ | ACC Y Bus RAM | $\begin{aligned} & \hline 00000 \\ & 11111 \end{aligned}$ | $\begin{aligned} & \mathrm{R} 00 \\ & \text { R } 31 \end{aligned}$ | $\begin{aligned} & \hline \text { RAM } \\ & \dddot{\text { RAM }} \end{aligned}$ | $\begin{aligned} & \operatorname{leg} 00 \\ & \operatorname{eg} 31 \end{aligned}$ |
| Instruction | B/W | Quadrant | n |  |  | $\mathbf{U}^{[13]}$ | Dest ${ }^{[13]}$ | RAM Address |  |  |  |
| ROTR2 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 01 | 0 to 15 | $\begin{aligned} & 0000 \\ & 0001 \end{aligned}$ | $\begin{aligned} & \hline \text { RTAR } \\ & \text { RTDR } \end{aligned}$ | $\begin{aligned} & \text { ACC } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \hline \text { RAM } \\ & \text { RAM } \end{aligned}$ | $\begin{aligned} & \hline 00000 \\ & \text { 1i1111 } \end{aligned}$ | $\begin{aligned} & \mathrm{R} 00 \\ & \ddot{\mathrm{R} 31} \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \dddot{\text { RAM }} \end{aligned}$ | $\begin{aligned} & \operatorname{eg} 00 \\ & \operatorname{eg} 31 \end{aligned}$ |
| Instruction | B/W | Quadrant | n |  |  |  |  |  |  | $\mathbf{U}^{[13]}$ | Dest ${ }^{[13]}$ |
| ROTNR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 11 | 0 to 15 | 1100 |  |  |  | $\begin{aligned} & \hline 11000 \\ & 11001 \\ & 11100 \\ & 11101 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { RTDY } \\ & \text { RTDA } \\ & \text { RTAY } \\ & \text { RTAA } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{ACC} \\ & \mathrm{ACC} \end{aligned}$ | Y Bus ACC Y Bus ACC |

Table 10. Y Bus and Status ${ }^{[10]}$

| Instruction | Opcode | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTR1 |  | 1 = W | $\mathrm{Y}_{\mathrm{i}} \operatorname{SRC}_{(\mathrm{i}-\mathrm{n}) \bmod 16}$ | NC | NC | NC | NC | 0 | $\mathrm{SRC}_{15}$ - n | 0 | U |
| ROTNR |  | $0=\mathrm{B}$ | $\mathrm{Y}_{\mathrm{i}} \mathrm{SRC}_{\mathrm{i}+8}=\mathrm{SRC}_{(\mathrm{i}-\mathrm{n}) \bmod 8}$ for $i=0$ to 7 | NC | NC | NC | NC | 0 | $\mathrm{SRC}_{6-\mathrm{n}}$ | 0 | U |

## Instruction Set (continued)

## Rotate and Merge Instructions

Each Rotate and Merge instruction consists of five fields:

1. Mode (Byte or Word)
2. Rotated Source (U)
3. Non-Rotated Source (R)
4. Mask Location (S)
5. Number of bits Rotated ( $n$ )

This shift register rotates source $U$ up $n$ places. ANDing with the mask causes any bit $i$ to be passed from the rotated source that corresponds to a set bit in mask position $i$. The R input is not shifted, but is masked by the compliment of mask S, so that a ZERO in mask bit $i$ will pass bit $i$ of R . The ORed result is stored in register R. Rotate and Merge operations update the N and Z status bits, while clearing the OVR and Cbits.


Figure 9. Rotate and Merge Function


Figure 10. Rotate and Merge Field Definitions
Table 11. Rotate and Merge Instruction Set

| Instruction | B/W | Quadrant | n |  |  | $\mathbf{U}^{[15]}$ | R/Dest ${ }^{[15]}$ | $\mathbf{S}^{[15]}$ | RAM Address |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTM | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 01 | 0 to 15 | 0111 | MDAI | D | ACC | I | 00000 R00 RAM Reg 00 <br> 11111 R31 RÄM Reg 31 |  |  |
|  |  |  |  | 1000 | MDAR | D | ACC | RAM |  |  |  |
|  |  |  |  | 1001 | MDRI | D | RAM |  |  |  |  |
|  |  |  |  | 1010 | MDRA | D | RAM | ACC |  |  |  |
|  |  |  |  | 1100 1110 | MARI | ACC | RAM | I |  |  |  |

Notes:
15. $\mathbf{U}=$ Rotated Source; R/Dest $=$ Non-Rotated Source/Destination;

S = Mask
Table 12. Y Bus and Status ${ }^{[12]}$

| Instruction | Opcode | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTM |  | $1=\mathrm{W}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}}(\operatorname{Non} \operatorname{Rot} \mathrm{Op})_{\mathrm{i}} \cdot(\overline{\text { mask }})_{\mathrm{i}}+ \\ & (\operatorname{Rot} \mathrm{Op})_{(\mathrm{i}-\mathrm{n}) \bmod 16^{\bullet}(\text { mask })_{\mathrm{i}}} \end{aligned}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  |  | $0=B$ | $\mathrm{Y}_{\mathrm{i}}(\text { Non Rot Op })_{\mathrm{i}} \cdot(\overline{\text { mask }})_{\mathrm{i}}+$ $(\operatorname{Rot} O p)_{(\mathrm{i}-\mathrm{n}) \bmod 8}{ }^{\bullet}(\text { mask })_{\mathrm{i}}$ | NC | NC | NC | NC | 0 | U | 0 | U |

Instruction Set (continued)
Rotate and Compare Instructions
The five fields of the Rotate and Compare instructions are:

1. Mode (Byte or Word)
2. Rotated Source (U)
3. Non-Rotated Source (R)
4. Mask (S)
5. Number of bits Rotated ( $n$ )

Input $U$ is rotated $n$ bits, ANDed with the inversion of $S$ and compared with the input R ANDed with the inversion of S. Thus, a zero in the mask $S$ will allow that bit of both inputs to be compared. The Z bit of the status register is set if the comparison passes, and reset if it does not. OVR and Cbits are reset in the status register.


Figure 11. Rotate and Compare Function


Figure 12. Rotate and Compare Field Definitions
Table 13. Rotate and Compare Instruction Set

| Instruction | $\mathbf{B} / \mathbf{W}$ | Quadrant | $\mathbf{n}$ |  |  | $\mathbf{U}^{[16]}$ | $\mathbf{R}^{[16]}$ | $\mathbf{S}^{[16]}$ | RAM Address |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| ROTC | $0=\mathrm{B}$ | 01 | 0 to 15 | 0010 | CDAI | D | ACC | I | 00000 | R00 |
|  | $1=\mathrm{W}$ |  |  | 0011 | CDRI | D | RAM | I | Reg 00 |  |
|  |  |  |  | 0100 | CDRA | D | RAM | ACC | 11111 | R31 |
|  |  |  |  | 0101 | CRAM RAM Reg 31 |  |  |  |  |  |
|  |  |  | RAM | ACC | I |  |  |  |  |  |

Notes:
16. $\mathrm{U}=$ Rotated Source; $\mathrm{R}=$ Non-Rotated Source; $\mathrm{S}=$ Mask

Table 14. Y Bus and Status ${ }^{[12]}$

| Instruction | Opcode | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROTC |  | $1=\mathrm{W}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}}(\operatorname{Non} \operatorname{Rot} \mathrm{Op})_{\mathrm{i}} \cdot(\overline{\text { mask }})_{\mathrm{i}} \forall \\ & (\operatorname{Rot} \mathrm{Op})_{(\mathrm{i}-\mathrm{n}) \bmod 16} 6^{\bullet(\text { mask })_{\mathrm{i}}} \end{aligned}$ | NC | NC | NC | NC | 0 | U | 0 | U |
|  |  | $0=B$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}}(\operatorname{Non} \operatorname{Rot} \mathrm{Op})_{\mathrm{i}} \cdot(\overline{\text { mask }})_{\mathrm{i}} \forall \\ & (\operatorname{Rot} O p)_{(\mathrm{i}-\operatorname{n}) \bmod 8} \bullet(\text { mask })_{\mathrm{i}} \end{aligned}$ | NC | NC | NC | NC | 0 | U | 0 | U |

Cr/C9110/CY/C911

## Instruction Set (continued)

## Prioritize Instructions

The four fields of the Prioritize instructionsare:

1. Mode (Byte or Word)
2. Mask Source (S)
3. Operand Source (R)
4. Destination

The inverter mask, $S$ is ANDed with R. A "one" in S prohibits that bit from participating in the priority encoding. From the 16 -bit input, the priority encoder outputs a 5-bit binary weighted code indicating the bit-position of the highest priority active bit. If there are no active bits, the output is zero. See Figure 14 for operation in both word and byte mode. Using Prioritize updates the N and Z bits of the status register, and forces C and OVR to zero. This instruction is limited in that the operand and the mask must be different sources.

Figure 13. Prioritize Function

| 15 | 14 | 129 | 85 | 40 |
| :---: | :---: | :---: | :---: | :---: |
| B/W | Quad | Destination | Source (R) | RAM Address/ Mask (S) |
| B/W | Quad | Mask (S) | Destination | RAM Address/ Source (R) |
| B/W | Quad | Mask (S) | Source (R) | RAM Address/ Destination |
| B/W | Quad | Mask(S) | Source (R) | Destination |


| Word Mode |  | Byte Mode ${ }^{[17]}$ |  |
| :---: | :---: | :---: | :---: |
| Highest Priority <br> Bit Active | Encoder <br> Output | Highest Priority <br> Bit Active | Encoder <br> Output |
| None | 0 | None | 0 |
| 15 | 1 | 7 | 1 |
| 14 | 2 | 6 | 2 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| 1 | 15 | 1 | 7 |
| 0 | 16 | 0 | 8 |

Figure 14. Prioritize Instruction Field Definitions

## Note:

17. Bits 8 through 15 not available.

Instruction Set(continued)
Table 15. Prioritize Instruction Set

| Instruction | B/W | Quad |  | Destina |  |  | Source |  |  | M Add | s/Mask (S) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRT1 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | $\begin{aligned} & 1000 \\ & 1010 \\ & 1011 \end{aligned}$ | $\begin{aligned} & \hline \text { PRIA } \\ & \text { PR1Y } \\ & \text { PR1R } \end{aligned}$ | $\begin{aligned} & \hline \text { ACC } \\ & \text { Y Bus } \\ & \text { RAM } \end{aligned}$ | $\begin{aligned} & \hline 0111 \\ & 1001 \end{aligned}$ | RPT1A PR1D | $\begin{aligned} & \mathrm{ACC} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & 00000 \\ & 111111 \end{aligned}$ | $\begin{gathered} \hline \text { R00 } \\ \text { R31 } \end{gathered}$ | RAM Reg 00 RÄM Reg 31 |
| Instruction | B/W | Quad | Mask (S) |  |  | Destination |  |  | RAM Address/Source (R) |  |  |
| PRT2 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | $\begin{aligned} & \hline 1000 \\ & 1010 \\ & 1011 \end{aligned}$ | PRA PRZ PRI | $\begin{aligned} & \text { ACC } \\ & \mathrm{O} \\ & \mathrm{I} \end{aligned}$ | $\begin{aligned} & 0000 \\ & 0010 \end{aligned}$ | $\begin{aligned} & \hline \text { PR2A } \\ & \text { PR2Y } \end{aligned}$ | $\begin{aligned} & \hline \text { ACC } \\ & \text { Y Bus } \end{aligned}$ | $\begin{aligned} & 00000 \\ & 1 i 1111 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R} 00 \\ & \ddot{\mathrm{R}} 31 \end{aligned}$ | RAM Reg 00 RÄM Reg 31 |
| Instruction | B/W | Quad | Mask (S) |  |  | Source (R) |  |  | RAM Address/Destination |  |  |
| PRT3 | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | $\begin{aligned} & 1000 \\ & 1010 \\ & 1011 \end{aligned}$ | PRA PRZ PRI | $\begin{aligned} & \mathrm{ACC} \\ & \mathrm{O} \\ & \mathrm{I} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0011 \\ 0100 \\ 0110 \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { PR3R } \\ & \text { PR3A } \\ & \text { PR3D } \end{aligned}$ | $\begin{aligned} & \hline \text { RAM } \\ & \text { ACC } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & 00000 \\ & 111111 \end{aligned}$ | $\begin{gathered} \hline \mathrm{R} 00 \\ \text { R31 } \end{gathered}$ | RAM Reg 00 RÄM Reg 31 |
| Instruction | B/W | Quad | Mask (S) |  |  | Source (R) |  |  | Destination |  |  |
| PRTNR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 11 | $\begin{aligned} & \hline 1000 \\ & 1010 \\ & 1011 \end{aligned}$ | PRA PRZ PRI | $\begin{aligned} & \text { ACC } \\ & \mathrm{O} \\ & \mathrm{I} \end{aligned}$ | $\begin{aligned} & \hline 0100 \\ & 0110 \end{aligned}$ | $\begin{aligned} & \hline \text { PRTA } \\ & \text { PRTD } \end{aligned}$ | $\begin{aligned} & \mathrm{ACC} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & 00000 \\ & 00001 \end{aligned}$ | $\begin{aligned} & \hline \text { NRY } \\ & \text { NRA } \end{aligned}$ | $\begin{aligned} & \hline \text { Y Bus } \\ & \text { ACC } \end{aligned}$ |

Table 16. Y Bus and Status-Prioritize Instruction ${ }^{[10]}$

| Instruction | Opcode | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { PRT1 } \\ & \text { PRT2 } \end{aligned}$ |  | $1=\mathrm{W}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \operatorname{CODE}\left(\mathrm{SCR}_{\mathrm{n}} \cdot \overline{\operatorname{mask}_{\mathrm{n}}}\right) ; \\ & \mathrm{Y}_{\mathrm{m}} 0 ; \mathrm{i}=0 \text { to } 4 \text { and } \mathrm{n}=0 \text { to } 15 \\ & \mathrm{~m}=5 \text { to } 15 \end{aligned}$ | NC | NC | NC | NC | 0 | U | 0 | U |
| $\begin{aligned} & \text { PRT3 } \\ & \text { PRTNR } \end{aligned}$ |  | $0=B$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \operatorname{CODE}\left(\mathrm{SCR}_{\mathrm{n}} \cdot \overline{\operatorname{mask}_{\mathrm{n}}}\right) ; \\ & \mathrm{Y}_{\mathrm{m}} 00 ; \mathrm{i}=0 \text { to } 3 \text { and } \mathrm{n}=0 \text { to } 7 \\ & \mathrm{~m}=4 \text { to } 15 \end{aligned}$ | NC | NC | NC | NC | 0 | U | 0 | U |

## CRC Instructions

The single designator for this instruction is the address of the RAM location that is used as the checksum register. Two CRC instructions, CRC Forward and CRC Reverse, are available. These instructions give the procedure for determining the check bits in a CRC calculation. Since the CRC standards do not specify which databit is transmitted first, the MSB or the LSB, both Forwardand

Reverseoptions are available to the user. The process for generating the check bits for the CRCForward and Reverseoperationsare illustrated in Figures 16 and 17. The ACC is used as a polynomial mask while the RAM contains the partial sum and eventually the finalcheck sum. The serial input comes from the QLINK bit of the status register. Status register bits OVR and C are forced to zero while LINK, N , and Z bits are updated.

|  | 15 |  | 14 | 13 | 12 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 15. Cyclic-Redundancy-CheckDefinitions

Instruction Set (continued)


7C9115-13
Figure 16. CRC Forward Function


Figure 17. CRC Reverse Function
Note:
18. This bit must be transmitted first.

## Instruction Set(continued)

Table 17. Cyclic Redundancy Check Instruction Set

| Instruction | B/W | Quad |  |  | RAM Address |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCF | 1 | 10 | 0110 | 0011 | 00000 | R00 | RAM Reg 00 |
|  |  |  |  |  | 11111 | R31 | RAM Reg 31 |
| Instruction | B/W | Quad |  |  | RAM Address |  |  |
| CRCR | 1 | 10 | 0110 | 1001 | 00000 | R00 | RAM Reg 00 |
|  |  |  |  |  | 11111 | $\stackrel{\square}{\mathrm{R}} 1$ | RAM Reg 31 |

Table 18. Y Bus and Status ${ }^{[12]}$

| Instruction | Opcode | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCF |  | $1=\mathrm{W}$ | $\begin{aligned} & \left.\left.\mathrm{Y}_{\mathrm{i}} \text { [((QLINK } \forall \mathrm{RAM}_{15}\right) \cdot \mathrm{ACC}_{\mathrm{i}}\right] \\ & \forall \mathrm{RAM}_{\mathrm{i}}-1 \text { for } \mathrm{i}=15 \text { to } 1 \\ & \mathrm{Y}_{0}\left[\left(\mathrm{QLINK} \forall \mathrm{RAM}_{15}\right) \cdot \mathrm{ACC}_{0}\right] \forall 0 \end{aligned}$ | NC | NC | NC | $\mathrm{RAM}_{15}{ }^{[19]}$ | 0 | U | 0 | U |
| CRCR |  | $1=\mathrm{W}$ | $\begin{aligned} & \hline \mathrm{Y}_{\mathrm{i}} \backslash\left[\left(\mathrm{QLINK}_{2} \forall \mathrm{RAM}_{0}\right) \cdot \mathrm{ACC}_{\mathrm{i}}\right) \\ & \forall \mathrm{RAM}_{\mathrm{i}}+1 \text { for } \mathrm{i}=14 \text { to } 0 \\ & \mathrm{Y}_{15}\left[\left(\mathrm{QLINK}^{2} \forall \mathrm{RAM}_{0}\right) \cdot \mathrm{ACC}_{15}\right] \forall 0 \end{aligned}$ | NC | NC | NC | $\mathrm{RAM}_{0}{ }^{[19]}$ | 0 | U | 0 | U |

Notes:
19. QLINK is loaded with the shifted out bit from the checksum register. $20 . \overline{\operatorname{IEN}}^{*}$ test status instruction has priority over $\mathrm{T}_{1}-\mathrm{T}_{4}$ instruction.

## Status Instructions

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flag3 | Flag2 | Flag1 | Link | OVR | N | C | Z |

Set Status: Specifies which bits in the status register are to be set.
Reset Status: Specifies which bits in the status register are to be cleared.

Store Status: Indicates byte or word and the destination intowhich the processor status is saved. The register is always stored in the low byte of the destination. The high byte is unchanged for RAM storage and is loaded with zeroes for ACCstorage.
Load Status: Imbedded in the Single- and Two-Operandinstructions.
Test Status: Instructions specify which of the twelve possible test conditionsare to be placed on the conditional test output. In addition to the eight status bits, four logical may be selected: $N \forall$ OVR, ( $\mathrm{N} \forall \mathrm{OVR}$ ) $+\mathrm{Z}, \mathrm{Z}+\overline{\mathrm{C}}$, and LOW. These functions are useful in testing two's complement and unsigned number arithmetic operations.

Table 19. Condition Code Output Selection

| $\begin{aligned} & \mathrm{T}_{\mathbf{4}} \\ & \mathrm{I}_{4} \end{aligned}$ | $\begin{aligned} & \hline \mathbf{T}_{\mathbf{3}} \\ & \mathbf{I}_{\mathbf{3}} \end{aligned}$ | $\begin{aligned} & \hline \mathbf{T}_{2} \\ & \mathbf{I}_{2} \end{aligned}$ | $\begin{aligned} & \hline \mathbf{T}_{1} \\ & \mathbf{I}_{1} \end{aligned}$ | CT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | ( $\mathrm{N} \forall \mathrm{OVR}$ ) +Z |
| 0 | 0 | 0 | 1 | N $\forall$ OVR |
| 0 | 0 | 1 | 0 | Z |
| 0 | 0 | 1 | 1 | OVR |
| 0 | 1 | 0 | 0 | LOW |
| 0 | 1 | 0 | 1 | C |
| 0 | 1 | 1 | 0 | $\mathrm{Z}+\overline{\mathrm{C}}$ |
| 0 | 1 | 1 | 1 | N |
| 1 | 0 | 0 | 0 | LINK |
| 1 | 0 | 0 | 1 | Flag1 |
| 1 | 0 | 1 | 0 | Flag2 |
| 1 | 0 | 1 | 1 | Flag3 |

The status register may also be tested via the T bus as shown in Table 19. The instruction lines $\mathrm{I}_{1}$ through $\mathrm{I}_{4}$ have bus priority for testing the status register on the CT output[. ${ }^{20]}$.


Figure 18. Status

Instruction Set (continued)
Table 20. Status Instruction Set

| Instruction | B/W | Quad |  |  | Opcode |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SETST | 0 | 11 | 1011 | 1010 | $\begin{aligned} & \hline 00011 \\ & 00101 \\ & 00110 \\ & 01001 \\ & 01010 \end{aligned}$ | $\begin{aligned} & \hline \text { SONCZ } \\ & \text { SL } \\ & \text { SF1 } \\ & \text { SF2 } \\ & \text { SF3 } \end{aligned}$ | Set OVR, N, C, Z <br> Set LINK <br> Set Flag1 <br> Set Flag2 <br> Set Flag3 |
| Instruction | B/W | Quad |  |  | Opcode |  |  |
| RSTST | 0 | 11 | 1010 | 1010 | $\begin{aligned} & 00011 \\ & 00101 \\ & 00110 \\ & 01001 \\ & 01010 \end{aligned}$ | $\begin{aligned} & \text { RONCZ } \\ & \text { RL } \\ & \text { RF1 } \\ & \text { RF2 } \\ & \text { RF3 } \end{aligned}$ | Reset OVR, N, C, Z <br> Reset LINK <br> Reset Flag1 <br> Reset Flag2 <br> Reset Flag3 |
| Instruction | B/W | Quad |  |  | RAM Address/Destination |  |  |
| SVSTR | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | 10 | 0111 | 1010 | $\begin{aligned} & 00000 \\ & 11111 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R} 00 \\ & \ddot{\mathrm{R}} 31 \end{aligned}$ | RAM Reg 00 RÄM Reg 31 |
| Instruction | B/W | Quad |  |  | Destination |  |  |
| SVSTNR | $\begin{aligned} & 0=B \\ & 1=W \end{aligned}$ | 11 | 0111 | 1010 | $\begin{aligned} & \hline 00000 \\ & 00001 \end{aligned}$ | NRY NRA | $\begin{aligned} & \hline \text { Y Bus } \\ & \text { ACC } \end{aligned}$ |
| Instruction | B/W | Quad |  |  | Opcode (CT) |  |  |
| Test | 0 | 11 | 1001 | 1010 | 00000 00010 00100 00110 01000 01010 01100 01110 10000 10010 10100 10110 | TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF2 TF3 | Test ( $\mathrm{N} \forall$ OVR) +Z <br> Test $N \forall$ OVR <br> Test Z <br> Test OVR <br> Test LOW <br> Test C <br> Test Z $+\overline{\mathbf{C}}$ <br> Test N <br> Test LINK <br> Test Flag1 <br> Test Flag2 <br> Test Flag3 |

CY7C9115

Instruction Set (continued)
Table 21. Y Bus and Status ${ }^{[12]}$

| Instruction | Opcode | Description | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RSTST | RONCZ | ResetOVR, N, C,Z | $0=\mathrm{B}$ | $\mathrm{Y}_{\mathrm{i}}$ ¢ 0 for $\mathrm{i}=0$ to 15 | NC | NC | NC | NC | 0 | 0 | 0 | 0 |
|  | RL | Reset LINK |  |  | NC | NC | NC | 0 | NC | NC | NC | NC |
|  | RF1 | Reset Flag1 |  |  | NC | NC | 0 | NC | NC | NC | NC | NC |
|  | RF2 | Reset Flag2 |  |  | NC | 0 | NC | NC | NC | NC | NC | NC |
|  | RF3 | Reset Flag3 |  |  | 0 | NC | NC | NC | NC | NC | NC | NC |
| SETST | SONCZ | Set OVR, N, C, Z | $0=B$ | $\mathrm{Y}_{\mathrm{i}}$ ¢ 1 for $\mathrm{i}=0$ to 15 | NC | NC | NC | NC | 1 | 1 | 1 | 1 |
|  | SL | Set LINK |  |  | NC | NC | NC | 1 | NC | NC | NC | NC |
|  | SF1 | Set Flag1 |  |  | NC | NC | 1 | NC | NC | NC | NC | NC |
|  | SF2 | Set Flag2 |  |  | NC | 1 | NC | NC | NC | NC | NC | NC |
|  | SF3 | Set Flag3 |  |  | 1 | NC | NC | NC | NC | NC | NC | NC |
| $\begin{array}{\|l\|} \hline \text { SVSTR } \\ \text { SVSTNR } \end{array}$ |  | Save Status ${ }^{[1]}$ | $\begin{aligned} & 0=\mathrm{B} \\ & 1=\mathrm{W} \end{aligned}$ | $\begin{aligned} & \mathrm{Y}_{\mathrm{i}} \text { Status for } 0 \text { to } 7 ; \\ & \mathrm{Y}_{\mathrm{i}} 0 \text { for } \mathrm{i}=8 \text { to } 15 \end{aligned}$ | NC | NC | NC | NC | NC | NC | NC | NC |
| Test | TNOZ | Test( $\mathrm{N} \forall \mathrm{OVR}$ ) +Z | $0=\mathrm{B}$ | Note 22 | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TNO | Test ( $\mathrm{N} \forall$ OVR) |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TZ | Test Z |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TOVR | Test OVR |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TLOW | Test LOW |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TC | Test C |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TZC | Test Z + $\overline{\mathbf{C}}$ |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TN | Test N |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TL | Test LINK |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TF1 | Test Flag1 |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TF2 | Test Flag2 |  |  | NC | NC | NC | NC | NC | NC | NC | NC |
|  | TF3 | Test Flag3 |  |  | NC | NC | NC | NC | NC | NC | NC | NC |

Notes:
21. In byte mode only the lower byte from the $Y$ bus is loaded into the RAM or ACC and in word mode all 16 bits from the Y bus are loaded into the RAM or ACC.

## No-Op Instruction

The No-Op Instruction does not affect any internal registers; the Status Register, RAM register and ACregister are left unchanged. The 16-bit opcode is fixed.


Figure 19. No-Op Field Definition
Table 22. Status Instruction Set

| Instruction | B/W | Quad |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| No-Op | 0 | 11 | 1000 | 1010 | 0000 |

Table 23. Y Bus and Status ${ }^{[10]}$

| Instruction | Opcode | B/W | Y Bus | Flag3 | Flag2 | Flag1 | LINK | OVR | N | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No-Op |  | $0=\mathrm{B}$ | Note 22 | NC | NC | NC | NC | NC | NC | NC | NC |

Electrical Characteristics Over Commercial and Military Operating Range ${ }^{[23]}$

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input LeakageCurrent | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | OutputShort Circuit Current ${ }^{[24]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | -85 | mA |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)^{[25]}$ | Supply Current(Quiescent) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}} \text { or } \\ & \mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{OE}} \\ & \mathrm{Y} \end{aligned}=\mathrm{HIGH}$ | Commercial |  | 126 | mA |
|  |  |  | Military |  | 145 |  |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{2}\right)$ | Supply Current (Static) | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or GND, } \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{I}_{\mathrm{OPER}}=0 \mu \mathrm{~A} \end{aligned}$ | Commercial |  | 68 | mA |
|  |  |  | Military |  | 78 |  |
| $\mathrm{I}_{\mathrm{CC}}(\text { Max. })^{[25]}$ | Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz} \\ & \mathrm{OE}_{\mathrm{Y}}=\mathrm{HIGH} \end{aligned}$ | Commercial |  | 145 | mA |
|  |  |  | Military |  | 166 |  |

## Capacitance ${ }^{\text {[26] }}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| COUT | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |  |

Output Loads Used for AC Performance Characteristics ${ }^{[27,28]}$


Notes:
23. $\mathrm{V}_{\mathrm{CC}}$ Min. $=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{Max} .=5.5 \mathrm{~V}$.
24. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
25. To calculate $\mathrm{I}_{\mathrm{CC}}$ at any given frequency, use $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)+\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})$ where $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)$ is shown above and $\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})=(1.9 \mathrm{~mA} / \mathrm{MHz}) \times$

Clock Frequency for the Commercial temperature range. $\mathrm{I}_{\mathrm{CC}}(\mathrm{AC})=$
$(2.1 \mathrm{~mA} / \mathrm{MHz}) \times$ Clock Frequency for Military temperature range.
26. Tested on a sample basis.
27. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ includes scope probe, wiring and stray capacitance.
28. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for output disable tests.

Commercial Switching Characteristics ${ }^{[29]}$
Combinatorial Propagation Delays (ns)

| To Output | $\mathbf{Y}_{\mathbf{0}}-\mathrm{Y}_{\mathbf{1 5}}$ |  |  | $\mathbf{T}_{\mathbf{1}}-\mathbf{T}_{\mathbf{4}}$ |  |  | CT |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | $\mathbf{Y}_{\mathbf{0}}-\mathbf{Y}_{\mathbf{1 5}}$ |  |  | $\mathbf{T}_{\mathbf{1}}-\mathrm{T}_{\mathbf{4}}$ |  |  | CT |  |  |
| Speed(ns) | 35 | 45 | 65 | 35 | 45 | 65 | 35 | 45 | 65 |
| $\mathrm{I}_{0}-\mathrm{I}_{4}$ (ADDR) | 35 | 45 | 65 | 35 | 52 | 73 |  |  |  |
| $\mathrm{I}_{0}-\mathrm{I}_{15}$ (DATA) | 35 | 45 | 65 | 35 | 52 | 73 |  |  |  |
| $\mathrm{I}_{0}-\mathrm{I}_{15}$ (INST) | 35 | 45 | 65 | 35 | 52 | 73 | 20 | 29 | 30 |
| DLE $^{[30]}$ | 20 | 32 | 55 | 30 | 32 | 55 |  |  |  |
| $\mathrm{~T}_{1}-\mathrm{T}_{4}$ |  |  |  |  |  |  | 15 | 25 | 27 |
| CP | 30 | 32 | 60 | 30 | 32 | 66 | 25 | 25 | 37 |
| $\mathrm{Y}_{0}-\mathrm{Y}_{15}$ | 20 | 32 | 53 | 30 | 32 | 53 |  |  |  |
| $\overline{\mathrm{IEN}}$ |  |  |  |  |  |  | 15 | 25 | 25 |

Enable/Disable Times ${ }^{[31]}$ (ns)

|  | To Output | Enable |  |  |  |  |  | Disable |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input |  | TPZH |  |  | $\mathrm{T}_{\text {PZL }}$ |  |  | $\mathrm{T}_{\text {PHZ }}$ |  |  | T PLZ |  |  |
| Speed(ns) |  | 35 | 45 | 65 | 35 | 45 | 65 | 35 | 45 | 65 | 35 | 45 | 65 |
| $\overline{\mathrm{OE}}_{\mathbf{Y}}$ | $\mathrm{Y}_{0}-\mathrm{Y}_{15}$ | 18 | 20 | 22 | 18 | 20 | 22 | 18 | 20 | 22 | 18 | 20 | 22 |
| $\mathrm{OE}_{T}$ | $\mathrm{T}_{1}-\mathrm{T}_{4}$ | 15 | 20 | 22 | 15 | 20 | 22 | 15 | 20 | 22 | 15 | 20 | 22 |

Clock and Pulse Requirements (ns)

| Input | Minimum LOW Time |  | Minimum HIGH Time |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Speed(ns) | 35 | 45 | 65 | 35 | 45 | 65 |
| CP | 15 | 15 | 20 | 15 | 15 | 15 |
| DLE |  |  |  | 15 | 15 | 15 |
| $\overline{\text { IEN }}$ | 15 | 15 | 20 |  |  |  |

Notes:
29. $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.
31. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, Disable Only.
30. DLE is guaranteed by other tests.

## Set-Up and Hold Times (ns)

| Note 32 | Input | With Respect To | HIGH-to-LOW Transition |  |  |  |  |  | LOW-to-HIGHTransition |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Set-Up |  |  | Hold |  |  | Set-Up |  |  | Hold |  |  |  |
| Spee | as) |  | 35 | 45 | 65 | 35 | 45 | 65 | 35 | 45 | 65 | 35 | 45 | 65 |  |
| 1 | $\begin{aligned} & \mathrm{I}_{0}-\mathrm{I}_{4} \\ & \text { (RAM Addr) } \end{aligned}$ | CP | 12 | 13 | 13 | 0 | 0 | 0 |  |  |  |  |  |  | Single Addr (Source) |
| 2 | $\begin{aligned} & \mathrm{I}_{0}-\mathrm{I}_{4} \\ & \text { (RAM Addr) } \end{aligned}$ | $\overline{\mathrm{CP} \&}$ | 5 | 5 | 5 | Do Not Change |  |  |  |  |  | 0 | 0 | 0 | Two Addr (Destination) |
| 3 | $\begin{aligned} & \mathrm{I}_{0}-\mathrm{I}_{15} \\ & \text { (Data) } \end{aligned}$ | CP |  |  |  |  |  |  | 40 | 43 | 60 | 0 | 0 | 0 |  |
| 4 | $\mathrm{I}_{0}-\mathrm{I}_{4} \text { (RAMAddr) }{ }^{[33]}$ | $\overline{\overline{I E N}}$ | $15^{[34]}$ | $18^{[34]}$ | $24^{[34]}$ | $4^{[34]}$ | $5{ }^{[34]}$ | $10^{[34]}$ |  |  |  |  |  |  | Two Addr (Immediate) |
| 5 | $\mathrm{I}_{0}-\mathrm{I}_{15}\left(\right.$ Instr) ${ }^{[35]}$ | CP | $15^{[34]}$ | $18^{[34]}$ | $24^{[34]}$ | $4^{[34]}$ | $5{ }^{[34]}$ | $10^{[34]}$ | 40 | 43 | 60 | 0 | 0 | 0 |  |
| 6 | $\overline{\overline{I E N}}{ }^{33]}$ | CP |  |  |  |  |  |  |  |  |  | 8 | 8 | 8 | Two Addr (Immediate) |
| 7 | $\overline{\text { IEN HIGH }}$ | CP | 5 | 5 | 5 |  |  |  |  |  |  | 0 | 1 | 2 | Disable |
| 8 | $\overline{\text { IEN }}$ LOW | CP |  |  |  |  |  |  | 10 | 10 | 10 | 0 | 1 | 1 | Enable |
| 9 | $\overline{\text { IEN LOW }}$ | CP | 5 | 5 | 5 | 1 | 1 | 0 |  |  |  |  |  |  | Note 34 |
| 10 | $\overline{\text { SRE }}$ | CP |  |  |  |  |  |  | 12 | 12 | 12 | 0 | 0 | 0 |  |
| 11 | $\mathrm{Y}^{[36]}$ | CP |  |  |  |  |  |  | 32 | 32 | 42 | 0 | 0 | 0 |  |
| 12 | $\mathrm{Y}^{[36]}$ | DLE | 6 | 6 | 6 | 5 | 5 | 5 |  |  |  |  |  |  |  |
| 13 | DLE | CP |  |  |  |  |  |  | 20 | 25 | 43 | 0 | 0 | 0 |  |

## Military Switching Characteristics ${ }^{[37]}$

Combinatorial Propagation Delays (ns)

| To Output | $\mathbf{Y}_{\mathbf{0}}-\mathbf{Y}_{\mathbf{1 5}}$ |  |  | $\mathbf{T}_{\mathbf{1}}-\mathbf{T}_{\mathbf{4}}$ |  |  | CT |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | $\mathbf{Y}_{\mathbf{0}}-\mathbf{Y}_{\mathbf{1 5}}$ |  |  | $\mathbf{T}_{\mathbf{1}}-\mathbf{T}_{\mathbf{4}}$ |  |  | CT |  |  |
| Speed(ns) | 40 | 65 | 79 | 40 | 45 | 79 | 40 | 65 | 79 |
| $\mathrm{I}_{0}-\mathrm{I}_{4}$ (ADDR) | 40 | 65 | 79 | 40 | 65 | 79 |  |  |  |
| $\mathrm{I}_{0}-\mathrm{I}_{15}$ (DATA) | 40 | 65 | 79 | 40 | 65 | 79 |  |  |  |
| $\mathrm{I}_{0}-\mathrm{I}_{15}$ (INST) | 40 | 65 | 79 | 40 | 65 | 79 | 22 | 26 | 29 |
| $\mathrm{DLE}^{[30]}$ | 20 | 52 | 62 | 30 | 52 | 62 |  |  |  |
| $\mathrm{~T}_{1}-\mathrm{T}_{4}$ |  |  |  |  |  |  | 15 | 26 | 29 |
| CP | 30 | 57 | 67 | 35 | 65 | 75 | 33 | 33 | 39 |
| $\mathrm{Y}_{0}-\mathrm{Y}_{15}$ | 20 | 52 | 60 | 30 | 52 | 60 |  |  |  |
| $\overline{\mathrm{IEN}}$ |  |  |  |  |  |  | 20 | 26 | 29 |

Notes:
32. $\mathrm{t}_{\mathrm{SX}}$ and $\mathrm{t}_{\mathrm{HX}}$ referenced on the waveforms are looked up on this table by $\mathrm{x}=$ line number on the left. Ex: $\mathrm{t}_{\mathrm{SI}}=13 \mathrm{~ns}$ for -53 ns devices.
33. CY7C9117 only.
34. Timing for immediate instruction for first cycle.
35. CY7C9115 and CY7C9116 only.
36. $Y=D$ for CY 7 C 9117 .
37. $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.

CYPRESS
SEMICONDUCTOR $\qquad$
Enable/Disable Times ${ }^{[31]}$ (ns)

|  | To Output | Enable |  |  |  |  |  | Disable |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input |  | T ${ }_{\text {PZH }}$ |  |  | TPZL |  |  | $\mathbf{T}_{\text {PHZ }}$ |  |  | T PLZ |  |  |
| Speed(ns) |  | 40 | 65 | 79 | 40 | 65 | 79 | 40 | 65 | 79 | 40 | 65 | 79 |
| $\overline{\mathrm{OE}}_{Y}$ | $\mathrm{Y}_{0}-\mathrm{Y}_{15}$ | 18 | 22 | 25 | 18 | 22 | 25 | 18 | 18 | 25 | 18 | 18 | 25 |
| $\mathrm{OE}_{T}$ | $\mathrm{T}_{1}-\mathrm{T}_{4}$ | 18 | 18 | 20 | 18 | 18 | 20 | 15 | 15 | 20 | 15 | 15 | 20 |

## Clock and Pulse Requirements (ns)

| Input |  | Minimum Low Time |  | Minimum High Time |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Speed(ns) | 40 | 65 | 79 | 40 | 65 | 79 |
| CP | 15 | 20 | 25 | 15 | 15 | 15 |
| DLE |  |  |  | 15 | 15 | 15 |
| $\overline{\text { IEN }}$ | 15 | 15 | 15 |  |  |  |

## Set-Up and Hold Times (ns)



Notes:
38. $\mathrm{t}_{\mathrm{SX}}$ and $\mathrm{t}_{\mathrm{HX}}$ referenced on the waveforms are looked up on this table by $x=$ line number on the left. Ex: $\mathrm{t}_{\mathrm{SI}}=24 \mathrm{~ns}$ for -79 ns devices.

## Switching Waveforms

## Single Address Access Timing ${ }^{[39]}$



7C9115-18

Double Address Access Timing


## Note:

39. If $t_{\mathrm{h} 11}$ is satisfied, $\mathrm{t}_{\mathrm{h} 10}$ need not be satisfied.

## Switching Waveforms (continued)

One-Address Immediate Instruction Cycle Timing


Two-Address Immediate Instruction Timing (7C9117 Only)


SEMICONDUCTOR

## Typical DC and AC Characteristics





7C9115-22

Cross References for Set-Up and Hold Times

| Note 40 | HIGH-to-LOW <br> Transition |  | LOW-to-HIGH <br> Transition |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Set-Up | Hold | Set-Up | Hold |
| 1 | $\mathrm{t}_{\mathrm{S} 1}$ | $\mathrm{t}_{\mathrm{h} 1}$ |  |  |
| 2 | $\mathrm{t}_{\mathrm{S} 2}$ |  |  | $\mathrm{t}_{\mathrm{h} 2}$ |
| 3 |  |  | $\mathrm{t}_{\mathrm{S} 3}$ | $\mathrm{t}_{\mathrm{h} 3}$ |
| 4 | $\mathrm{t}_{\mathrm{S} 5}$ | $\mathrm{t}_{\mathrm{h} 5}$ |  |  |
| 5 | $\mathrm{t}_{\mathrm{S} 4}$ | $\mathrm{t}_{\mathrm{h} 4}$ | $\mathrm{t}_{\mathrm{S} 13}$ | $\mathrm{t}_{\mathrm{h} 13}$ |
| 6 |  |  |  | $\mathrm{t}_{\mathrm{h} 6}$ |
| 7 | $\mathrm{t}_{\mathrm{S} 7}$ |  |  | $\mathrm{t}_{\mathrm{h} 7}$ |
| 8 |  |  | $\mathrm{t}_{\mathrm{S} 8}$ | $\mathrm{t}_{\mathrm{h} 8}$ |
| 9 | $\mathrm{t}_{\mathrm{S} 14}$ | $\mathrm{t}_{\mathrm{h} 14}$ |  |  |
| 10 |  |  | $\mathrm{t}_{\mathrm{S} 9}$ | $\mathrm{t}_{\mathrm{h} 9}$ |
| 11 |  |  | $\mathrm{t}_{\mathrm{S} 10}$ | $\mathrm{t}_{\mathrm{h} 10}$ |
| 12 | $\mathrm{t}_{\mathrm{S} 11}$ | $\mathrm{t}_{\mathrm{h} 11}$ |  |  |
| 13 |  |  | $\mathrm{t}_{\mathrm{S} 12}$ | $\mathrm{t}_{\mathrm{h} 12}$ |

Notes:
40. Refer to Set-Up and Hold times shown on pages 25 and 26.

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C9115-35JC | J69 | Commercial |
| 45 | CY7C9115-45JC | J69 |  |
| 65 | CY7C9115-65JC | J69 |  |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 35 | CY7C9116-35DC | D28 | Commercial |
|  | CY7C9116-35JC | J81 |  |
|  | CY7C9116-35LC | L69 |  |
| 40 | CY7C9116-40DMB | D28 | Military |
|  | CY7C9116-40LMB | L69 |  |
| 45 | CY7C9116-45DC | D28 | Commercial |
|  | CY7C9116-45JC | J81 |  |
|  | CY7C9116-45LC | L69 |  |
| 65 | CY7C9116-65DC | D28 |  |
|  | CY7C9116-65JC | J81 |  |
|  | CY7C9116-65LC | L69 |  |
|  | CY7C9116-65DMB | D28 | Military |
|  | CY7C9116-65LMB | L69 |  |
| 79 | CY7C9116-79DMB | D28 |  |
|  | CY7C9116-79LMB | L69 |  |


| Speed (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 35 | CY7C9117-35GC | G68 | Commercial |
|  | CY7C9117-35JC | J81 |  |
|  | CY7C9117-35LC | L81 |  |
| 40 | CY7C9117-40GMB | G68 | Military |
|  | CY7C9117-40LMB | L81 |  |
| 45 | CY7C9117-45GC | G68 | Commercial |
|  | CY7C9117-45JC | J81 |  |
|  | CY7C9117-45LC | L81 |  |
| 65 | CY7C9117-65GC | G68 | Commercial |
|  | CY7C9117-65JC | J81 |  |
|  | CY7C9117-65LC | L81 |  |
|  | CY7C9117-65GMB | G68 | Military |
|  | CY7C9117-65LMB | L81 |  |
| 79 | CY7C9117-79GMB | G68 |  |
|  | CY7C9117-79LMB | L81 |  |

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{SC}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}\left(\mathrm{Q}_{1}\right)$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}($ Max. $)$ | $1,2,3$ |

## Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{I}_{0}-\mathrm{I}_{4}$ (Addr) | $7,8,9,10,11$ |
| $\mathrm{I}_{0}-\mathrm{I}_{15}$ (Data) | $7,8,9,10,11$ |
| $\mathrm{I}_{0}-\mathrm{I}_{15}$ (Instr) | $7,8,9,10,11$ |
| DLE | $7,8,9,10,11$ |
| $\mathrm{~T}_{1-}-\mathrm{T}_{4}$ | $7,8,9,10,11$ |
| CP | $7,8,9,10,11$ |
| $\mathrm{Y}_{0}-\mathrm{Y}_{25}$ | $7,8,9,10,11$ |
| $\overline{\mathrm{IEN}}$ | $7,8,9,10,11$ |
| $\overline{\mathrm{OE}}_{\mathrm{Y}}$ | $7,8,9,10,11$ |
| OE | $7,8,9,10,11$ |
| CP | $7,8,9,10,11$ |

[^52]INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
COMM ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

|  |  | Section Contents |
| :---: | :---: | :---: |
| Communication Products |  | Page Number |
| Device Number | Description |  |
| CY7B921 | HOTLink Transmitter/Receiver | 7-1 |
| CY7B922 | HOTLink Transmitter/Receiver | 7-1 |
| CY7B923 | HOTLink Transmitter/Receiver | 7-1 |
| CY7B931 | HOTLink Transmitter/Receiver | 7-1 |
| CY7B932 | HOTLink Transmitter/Receiver | 7-1 |
| CY7B933 | HOTLink Transmitter/Receiver | . 7-1 |
| CY7B991 | Programmable Skew Clock Buffer (PSCB) | 7-26 |
| CY7B992 | Programmable Skew Clock Buffer (PSCB) | 7-26 |



## Features

- Fibre Channel compliant
- IBMESCON ${ }^{\circledR 1}$ compliant
- 8B/10B-coded or 10 -bit unencoded
- 130- to 310-Mbps data rate
- TTL synchronous I/O
- No external PLL components
- Triple ECL 100K serial outputs
- Dual ECL 100K serial inputs
- Low power: $\mathbf{3 5 0} \mathbf{~ m W}$ max (Tx), 500 mW max (Rx)
- Compatible with fiber optic modules, coaxial cable, and twisted pair media
- Built-In Self-Test
- Single +5 V supply
- 28-pinDIP/PLCC/LCC
- $0.8 \mu$ BiCMOS


## Functional Description

The CY7B92X HOTLink Transmitterand CY7B93X HOTLink Receiver are point-to-point communications building blocks that transfer data over high-speed serial links (fiber, coax, and twisted pair) at 130 to $310 \mathrm{Mbits} /$ second. Figure 1 illustrates typical connections to host systems or controllers.
Eight bits of user data orprotocolinformation are loaded into the HOTLink transmitter and are encoded. Serial data is shiftedout of the three differential Pseudo ECL (PECL) serial ports at the bit rate (which is 10 times the byte rate).
The HOTLink receiver accepts the serial bitstreamatitsdifferentialline receiverinputs, and using a completely integrated PLL clock synchronizer recovers the timing information necessary for data reconstruction. The bit stream is deserialized,

## Transmitter/Receiver

decoded, and checked for transmission errors. The recovered byte is presented in parallel to the receiving host along with a byte rate clock.
The 8B/10B encoder/decoder can be disabled in systems that already encode or scramble the transmitted data. I/Os are available to create a seamless interface with both asynchronous FIFOs (i.e., CY7C42X) and clocked FIFOs (i.e., CY7C44X). A Built-In Self-Test pattern generatorand checker allows testing of the transmitter, receiver, and the connecting link as a part of a system diagnostic check.
HOTLink devices are ideal for a variety of applications where a parallel interface can be replaced with a high-speed point-topoint serial link. Applications include interconnecting workstations, servers, mass storage, and video transmission equipment.

## CY7B92X Transmitter Logic Block Diagram

CY7B93X Receiver Logic Block Diagram


Figure 1. HOTLink System Connections
B921-3

HOTLinkis a registered trademark of Cypress Semiconductor Corporation.
ESCON is a registered trademark of IBM.

CY7B92X Transmitter Pin Configurations


## CY7B93X Receiver Pin Configurations



## Selection Guide

| Transmitter <br> Receiver | $\mathbf{7 B 9 2 1}$ | 7B922 | 7B923 |
| :--- | :---: | :---: | :---: |
| 7B931 | 7B932 | 7B933 |  |
| TransmissionRate (Mbits/sec) | $130-170$ | $170-240$ | $240-310$ |
| TransmissionRate (Mbytes/sec) | $13-17$ | $17-24$ | $24-31$ |

## Maximum Ratings

(Abovewhich the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature
-65 C to +150 C
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . . . . . . . . -55 C to +125 C
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage....................
Output Current into TLL Outputs (LOW) ............. 30 mA
Output Current into ECL outputs (HIGH) ........... . -50 mA
Static Discharge Voltage .............................. . . >2001V
(per MIL-STD-883, Method 3015)
Latch-UpCurrent .................................. $>200 \mathrm{~mA}$

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case Temperature | $5 \mathrm{~V} \pm 10 \%$ |

## Pin Descriptions

CY7B92X HOTLink Transmitter

| Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{D}_{0-7}$ | TTLIn | Parallel Data Input. Data is clocked into the Transmitter on the rising edge of CKW if $\overline{\text { ENA }}$ is LOW (or on the next rising CKW with ENN LOW). If ENA and ENN are HIGH, a Null character (K28.5) is sent. |
| $\begin{aligned} & \mathrm{SC} / \overline{\mathrm{D}} \\ & \left(\mathrm{D}_{8}\right) \end{aligned}$ | TTLIn | Special Character/Data Select. A HIGH on SC/ $\overline{\mathrm{D}}$ when CKW rises causes the transmitter to encode the pattern on $\mathrm{D}_{0-7}$ as a control code (Special Character), while a LOW causes the data to be coded using the 8B/10B data alphabet. When MODE is HIGH, SC/D $\left(\mathrm{D}_{8}\right)$ acts as $\mathrm{D}_{8}$ input. |
| $\begin{aligned} & \hline \text { SVS } \\ & \left(D_{9}\right) \end{aligned}$ | TTL In | Send Violation Symbol. If SVS is HIGH when CKW rises, a Violation symbol is encoded and sent while the data on the parallel inputs is ignored. If SVS is LOW, the state of $\mathrm{D}_{0-7}$ and SC/ $\overline{\mathrm{D}}$ determines the code sent. In BIST mode, SVS overrides the BIST generator and forces the transmission of a Violationcode. When MODE is HIGH, SC/ $\overline{\mathrm{D}}\left(\mathrm{D}_{9}\right)$ acts as $\mathrm{D}_{9}$ input. |
| $\overline{\text { ENA }}$ | TTL In | Enable Parallel Data. If ENA is LOW on the rising edge of CKW, the data is loaded, encoded, and sent. If $\overline{\text { ENA }}$ is HIGH, the data inputs are ignored and the Transmitterwill insert a Null character (K28.5) tofill the space between user data. ENA may be held HIGH/LOW continuously or it may be pulsed with each data byte to be sent. If ENA is being used for data control, ENN will normally be strapped HIGH, but can be used for BIST function control. |
| $\overline{\text { ENN }}$ | TTL In | Enable Next Parallel Data. If $\overline{\text { ENN }}$ is LOW, the data appearing on $\mathrm{D}_{0-7}$ at the next rising edge of CKW is loaded, encoded, and sent. If $\overline{\text { ENN }}$ is HIGH , the data appearing on $\mathrm{D}_{0-7}$ at the next rising edge of CKW will be ignored and the Transmitter will insert a Null character to fill the space between user data. ENN may be held HIGH/LOW continuously or it may be pulsed with each data byte sent. If ENN is being used for data control, ENA will normally be strapped HIGH, but can be used for BIST function control. |
| CKW | TTL In | Clock Write. CKW is both the clock frequency reference for the multiplying PLL that generates the highspeed transmit clock, and the byte rate write signal that synchronizes the parallel data input. CKW must be connected to a crystal controlled time base that runs within the specified frequency range of the Transmitter and Receiver. |
| FOTO | TTL In | Fiber Optic Transmitter Off. FOTO determines the function of two of the three ECL transmitter output pairs. If FOTO is LOW, the data encoded by the Transmitter will appear at the outputs continuously. If FOTO is HIGH, OUTA $\pm$ and OUTB $\pm$ are forced to their "logic zero" state (OUT $+=$ LOW and OUT $-=$ HIGH), causing a fiber optic transmit module to extinguish its light output. OUTC is unaffected by the level on FOTO, and can be used as a loop-back signal source for board-level diagnostic testing. |
| OUT A $\pm$ OUT B $\pm$ OUT C $\pm$ | ECL Out | DifferentialSerial Data Outputs. These ECL 100K outputs ( +5 V referenced) are capable of driving terminatedtransmission lines or commercial fiber optic transmitter modules. Unused pairs of outputs can be wired to $\mathrm{V}_{\mathrm{CC}}$ to reduce power if the output is not required. OUTA $\pm$ and OUTB $\pm$ are controlled by the level on FOTO, and will remain at their "logical zero" states when FOTO is asserted. OUTC $\pm$ is unaffected by the level on FOTO. (OUTA+ and OUTB+ are used as a differential test clock input while in Test mode.) |
| MODE | $\begin{aligned} & \text { 3-Level } \\ & \text { In } \end{aligned}$ | Encoder Mode Select. The level on MODE determines the encoding method to be used. When wired LOW, MODE selects $8 \mathrm{~B} / 10 \mathrm{~B}$ encoding. When wired HIGH, data inputs bypass the encoder and the bit pattern on $D_{0-7}, D_{8}$, and $D_{9}$ goes directly to the shifter. When left floating (internal resistors hold the input at $\mathrm{V}_{\mathrm{CC}} / 2$ ) the internal bit-clock generator is disabled and OUTA+/OUTB+ become the differential bit clock to be used for factory test. In typical applications MODE is tied HIGH or LOW. |
| $\overline{\text { BISTEN }}$ | TTL In | Built-InSelf-Test Enable. When BISTEN is LOW and ENA and ENN are HIGH, the transmitter sends an alternating 1-0 pattern (D10.2 or D21.5). When either ENA or $\overline{\text { ENN }}$ is set LOW the transmitter begins a repeating test sequence that allows the Transmitter and Receiver to work together to test the function of the entire link. In normal use this input is held HIGH or wired to $\mathrm{V}_{\mathrm{CC}}$. The BIST generator is a free-runningpattern generator that need not be initialized, but if required, the BIST sequence can be initialized by momentarily asserting SVS while BISTEN is LOW. |
| $\overline{\overline{R P}}$ | TTLOut | Read Pulse. $\overline{\mathrm{RP}}$ is a $70 \%$ LOWduty-cycle byte-rate pulse train suitable for the read pulse in CY7C42X FIFOs. The frequency on $\overline{\mathrm{RP}}$ is the same as CKW when enabled by $\overline{\mathrm{ENA}}$, and duty cycle is independent of the CKW duty cycle. Pulse widths are set by logic internal to the transmitter. In BIST mode, $\overline{\text { RP }}$ will remain HIGH for all but the last byte of a test loop. $\overline{\mathrm{RP}}$ will pulse LOW one byte time per BIST loop. |
| $\mathrm{V}_{\mathrm{CCN}}$ |  | Power for output drivers. |
| $\mathrm{V}_{\mathrm{CCQ}}$ |  | Power for internal circuitry. |
| GND |  | Ground. |

## CY7B93X HOTLink Receiver

| Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{Q}_{0-7}$ | TTL Out | $\mathrm{Q}_{0-7}$ Parallel Data Output. $\mathrm{Q}_{0-7}$ contain the most recently received data. These outputs change synchronously with CKR. |
| $\mathrm{SC} / \overline{\mathrm{D}}\left(\mathrm{Q}_{8}\right)$ | TTL Out | Special Character/Data Select. SC/ $\overline{\mathbf{D}}$ indicates the context of received data. HIGH indicates a Control (Special Character) code, LOW indicates a Data character. When MODE is HIGH, SC/ $\overline{\mathrm{D}}$ acts as $\mathrm{Q}_{8}$ output. |
| RVS ( $\mathrm{Q}_{9}$ ) | TTL Out | Received Violation Symbol. A HIGH on RVS indicates that a code rule violation has been detected in the received data stream. A LOW shows that no error has been detected. In BIST mode, a LOW on RVS indicatescorrect operation of the Transmitter,Receiver, and link on a byte-by-byte basis. When MODE is HIGH, RVS acts as $\mathrm{Q}_{9}$ output. |
| $\overline{\text { RDY }}$ | TTLOut | Data Output Ready. A LOW pulse on $\overline{\operatorname{RDY}}$ indicates that new data has been received and is ready to be delivered. A missing pulse on RDY shows that the received data is the Null character (normally inserted by the transmitter as a pad between data inputs). In BIST mode $\overline{\text { RDY }}$ will remain LOW for all but the last byte of a test loop and will pulse HIGH one byte time per BIST loop. |
| CKR | TTL Out | Clock Read. This byte rate clock output is phase and frequency aligned to the incoming serial datastream. $\overline{\mathrm{RDY}}, \mathrm{Q}_{0-7}, \mathrm{SC} / \overline{\mathrm{D}}\left(\mathrm{Q}_{8}\right)$, and $\mathrm{RVS}\left(\mathrm{Q}_{9}\right)$ all switch synchronously with the rising edge of this output. |
| $\begin{aligned} & \text { INA } \pm \\ & \text { INB } \pm \end{aligned}$ | Diff In | Differential Serial Data Inputs. The differential signal at the receiver end of the communication link is connectedto the differential pairs INA $\pm$ or INB $\pm$. Either the INA pair or the INB pair can be used as the main data input and the other can serve as a loop-back channel or as an alternative data input selected by the state of $\mathrm{A} / \overline{\mathrm{B}}$. INB $\pm$ is used as the test clock while in Test mode. |
| A/ $\bar{B}$ | ECLin | Serial Data Input Select. This ECL 100K ( +5 V referenced) input selects INA or INB as the active data input. If $A / \bar{B}$ is HIGH, INA is connected to the shifter and signals connected to INA will be decoded. If $\mathrm{A} / \mathrm{B}$ is LOW INB is selected. |
| SI | ECLin | Status In. The ECL 100 K ( +5 V referenced) signal appearing on SI is translated to a TTL signal at SO. SI is typically used to translate the Carrier Detect output from a fiber optic receiver. |
| SO | TTL Out | Status Out. SO is the TTL translated output of SI. It is typically used to translate the Carrier Detect output from a fiber optic receiver. |
| RF | TTL In | Reframe Enable. RF controls the Framer logic in the Receiver. When RF is held HIGH, each SYNC (K28.5) symbol detected in the shifter will frame the data that follows. When RF is held LOW, the reframinglogic is disabled. The incoming data stream is then continuously de-serialized and decoded using byte boundaries set by the internal byte counter. Bit errors in the data stream will not cause alias SYNC characters to reframe the data erroneously. |
| REFCLK | TTL In | Reference Clock. REFCLK is the clock frequency reference for the clock/data synchronizing PLL. REFCLK sets the approximate center frequency for the internal PLL to track the incoming bit stream. REFCLK must be connected to a crystal-controlled time base that runs within the frequency limits of the $\mathrm{Tx} /$ Rxpair, and the frequency must be the same as the transmitter CKW frequency (within CKW $\pm 0.1 \%$ ). |
| MODE | TTL In | Decoder Mode Select. The level on the MODE pin determines the decoding method to be used. When tied LOW, MODE selects $8 \mathrm{~B} / 10 \mathrm{~B}$ decoding. When tied HIGH, registered shifter contents bypass the decoder and are sent to $\mathrm{Q}_{0-7}, \mathrm{SC} / \overline{\mathrm{D}}$ and RVS directly. When left floating (internal resistors hold the MODE pin at $\mathrm{V}_{\mathrm{Cd}} / 2$ ) the internal bit clock generator is disabled and INB $\pm$ becomes the bit rate test clock to be used for factory test. In typical applications, MODE is tied HIGH or LOW. |
| BISTEN | TTLIn | Built-InSelf-Test Enable. When BISTEN is LOW the Receiver awaits a D0.0 (sent once per BIST loop) characterand begins a continuous test sequence that tests the functionality of the Transmitter, the Receiver, and the link connecting them. In BIST mode the status of the test can be monitored with RDY and RVS outputs. In normal use BISTEN is held HIGH or wired to $\mathrm{V}_{\mathrm{CC}}$. |
| $\mathrm{V}_{\mathrm{CCN}}$ |  | Power for output drivers. |
| $\mathrm{V}_{\mathrm{CCQ}}$ |  | Power for internal circuitry. |
| GND |  | Ground |

## CY7B92X HOTLink Transmitter Block Diagram Description

## Input Register

The Input register holds the data to be processed by the HOTLink transmitter and allows the input timing to be made consistent with a standard FIFOs. The Input register is clocked by CKW and loaded with information on the $\mathrm{D}_{0-7}, \mathrm{SC} / \overline{\mathrm{D}}\left(\mathrm{D}_{8}\right)$, and SVS $\left(\mathrm{D}_{9}\right)$ pins. Two enable inputs (ENA and ENN) allow the user to choose when data is to be sent. Asserting ENA (Enable, LOW) causes the inputs to be loaded on the rising edge of CKW. If ENN (Enable Next, LOW) is asserted when CKW rises, the data present on the inputswill be loaded into the input register on the next rising edge of CKW. These two inputs allow proper timing and function for compatibility with either asynchronous FIFOs or clocked FIFOs without external logic, as shown in Figure 2.
In BIST mode, the Input register becomes the signature pattern generatorby logically converting the parallel input register into a LinearFeedback Shift Register(LFSR). When enabled, thisLFSR will generate all possible input patterns in a predictable but pseu-do-random sequence that can be matched to an identical LFSR in the Receiver.

## Encoder

The Encoder transforms the input data held by the Input register into a form more suitable for transmission on a serial interfacelink. The code used is specified by ANSI X3T9.3 (Fibre Channel) and the IBM ESCON channel (code tables are at the end of this datasheet). The eight $\mathrm{D}_{0-7}$ data inputs are converted to either a DATA symbol or a Special Character, depending upon the state of the $\mathrm{SC} / \overline{\mathrm{D}}$ input. If $\mathrm{SC} / \overline{\mathrm{D}}$ is HIGH , the data inputs represent a control code and is encoded using the Special Character code tables. If $\mathrm{SC} / \overline{\mathrm{D}}$ is LOW, the data inputs are converted using the DATA code table. If a byte time passes with the inputs disabled, the Encoder will output a Special Character Comma K28.5 (or SYNC) that will maintainlink synchronization. Strings of SYNC will be decoded in the Receiver as Null characters, thus simplifying the system control logic for FIFO interfaces. SVS input forces the transmission of a specified Violation symbol to allow the user to check error handling system logic in the controller.
The $8 \mathrm{~B} / 10 \mathrm{~B}$ coding function of the Encoder can be bypassed for systems that include an external coder or scrambler function as part of the controller. This bypass is controlled by the MODE select pin. When in bypass mode, $\mathrm{D}_{0-7}, \mathrm{SC} / \overline{\mathrm{D}}\left(\mathrm{D}_{8}\right)$, and $\operatorname{SVS}\left(\mathrm{D}_{9}\right)$ become the ten inputs to the Shifter.

## Shifter

The Shifter accepts parallel data from the Encoder once each byte time and shifts it to the serial interface output buffers using a PLL multiplied bit clock that runs at ten (10) times the byte clock rate. Timing for the parallel transfer is controlled by the counter in-
cludedin the Clock Generator and is not affected by signal levels or timing at the input pins.

## OutA, OutB, OutC

The serial interface ECL output buffers ( 100 K referenced to +5 v ) are the drivers for the serial media. They are all connected to the Shifter and contain the same serial data. Two of the output pairs (OUTA $\pm$ and OUTB $\pm$ ) are controllable by the FOTO input and can be disabled by the system controller to force a logical zero (i.e., "light off") at the outputs. The third output pair (OUTC $\pm$ ) is not affected by FOTO and will supply a continuous data stream suitable for loop-back testing of the subsystem.
OUTA $\pm$ and OUTB $\pm$ will respond to FOTO input changeswithin a few bit times. However, since FOTO is not synchronized with the transmitter data stream, the outputs will be forced off or turned on at arbitrary points in a transmitted byte. This function is intended to augment an external laser safety controller and as an aid for Receiver PLL testing, and thus need not be synchronized.
In wire-based systems, control of the outputs may not be required, and FOTO can be strapped LOW. The three outputs are intended to add system and architectural flexibility by offering identical serial bit streams with separate interfaces for redundant connections or for multiple destinations. Unneeded outputs can be wired to $\mathrm{V}_{\mathrm{CC}}$ to disable and power down the unused output circuitry.

## Clock Generator

The clock generator is an embedded phase-locked loop (PLL) that takes a byte-rate reference clock (CKW) and multiplies by ten (10) to create a bit rate clock for driving the serial shifter. The byte rate reference comes from CKW, the rising edge of which clocks data into the Input register. This clock must be a crystal referenced pulsestream that has a frequency between the minimum and maximum specified for the HOTLink Transmitter/Receiver pair. (Each Transmit/Receive pair; 7B921/931, 7B922/932, 7B923/933 have a specified range of operating frequencies.) Signals controlled by this block form the bit clock and the timing signals that control internal data transfers between the Input register and the Shifter.
The read pulse ( $\overline{\mathrm{RP}}$ ) is derived from the feedback counter used in the PLL multiplier. It is a byte-rate pulse stream with the proper phase and pulse widths to allow transfer of data from an asynchronous FIFO. Pulse width is independent of CKW duty cycle, since proper phase and duty cycle is maintained by the PLL. The $\overline{\mathrm{RP}}$ pulse stream will insure correct data transfers between asynchronous FIFOs and the transmitter input latch with no external logic.

## Test Logic

Test logic includes the initialization and control for the Built-In Self-Test (BIST) generator, the multiplexer for Test mode clock distribution, and control logic to properly select the data encoding. Test logic is discussed in more detail in the CY7B92X HOTLink TransmitterOperating Mode Description.

## CY7B93X HOTLink Receiver Block Diagram Description

## Differential Inputs

This pair of differential line receivers are the inputs for the serial data stream. INA $\pm$ or INB $\pm$ can be selected with the $A / \bar{B}$ input. INA $\pm$ is selected with $A / \bar{B} H I G H$ and INB $\pm$ is selected with $A / \bar{B}$ LOW. The threshold of $A / \bar{B}$ is compatible with the ECL 100 K signals from ECL fiber optic interface modules. The differential threshold of INA $\pm$ and INB $\pm$ will accommodate wire interconnect with filtering losses or transmission line attenuation greater than 20 db ( $\mathrm{V}_{\mathrm{DIF}} \geq 50 \mathrm{mv}$ ) or can be directly connected to fiber optic interface modules (any ECL logic family, not limited to ECL 100 K ) with up to 1.2 volts of differential signal. The commonmode tolerance will accommodate a wide range of signal termination voltages. The highest HIGH input that can be tolerated is $\mathrm{V}_{\text {IN }}=$ $\mathrm{V}_{\mathrm{CC}}$, and the lowest LOW input that can be interpreted correctly is $\mathrm{V}_{\text {IN }}=\mathrm{GND}+2.5 \mathrm{~V}$.

## ECL-TTL Translator

This positive-referenced ECL-to-TTL translator is provided to eliminate external logic between an ECL fiber-optic interface module "carrier detect" output and the TTL input in the control logic. The input threshold is compatible with ECL 100 K levels $(+5 \mathrm{~V}$ referenced). It can also be used as part of the link status indication logic for wire connected systems.

## Clock Sync

The Clock Synchronizer function is performed by an embedded phase-lockedloop (PLL) that tracks the frequency of the incoming bit stream and aligns the phase of its internal bit rate clock to the serial data transitions. This block contains the logic to transfer the data from the Shifter to the Decode register once every byte. The counterthat controls this transfer is initialized by the Framerlogic. CKR is a buffered output derived from the bit counter used to control Decode register and Output register transfers.
Clock output logic is designed so that when reframing causes the counter sequence to be interrupted, the period and pulse width of CKR will never be less than expected. Reframingmay stretch the period of CKR by up to $90 \%$, and either CKR Pulse Width HIGH or Pulse Width LOW may be stretched, depending on when reframeoccurs.
The REFCLK input provides a byte-rate reference frequency to improve PLL acquisition time and limit unlocked frequency excursions of the CKR when no data is present at the serial inputs. The frequency of REFCLK is required to be within $\pm 0.1 \%$ of the frequency of the clock that drives the transmitter CKW pin.

## Framer

Framer logic checks the incoming bit stream for the pattern that defines the byte boundaries. This combinatorial logic filter looks for the X3T9.3 symbol defined as a Special Character Comma (K28.5). When it is found, the free-running bit counter in the Clock Sync block is synchronously reset to its initial state, thus framing the data correctly on the correct byte boundaries. The Fibre Channel specification optionally allows this 10-bit pattern ( 0011111000 or 1100000111 ) to be detected using only a 7 -bit detector (but restricts usage of other Data and Special Character codes). Framer logic in the Receiver will completely decode all ten (10) bits of K28.5 to reframe, and thus remove the limitations on code sequences.

The Framer can be inhibited by holding the RF input LOW. When RF rises, $\overline{\text { RDY }}$ will be inhibited until a K28.5 has been detected, after which $\overline{R D Y}$ will resume its normal function.

## Shifter

The Shifter accepts serial inputs from the Differential inputs one bit at a time, as clocked by the Clock Sync logic. Data is transferred to the Framer on each bit, and to the Decode register once per byte.

## Decode Register

The Decode register accepts data from the Shifter once per byte as determinedby the logic in the Clock Sync block. It is presented to the Decoder and held until it is transferred to the output latch.

## Decoder

Paralleldata is transformed from ANSI X3T9.38B/10B codes back to "raw data" in the Decoder. This block uses the standard decoder patterns shown in the Valid Data Characters and Valid Special Character Codes and Sequences sections of this datasheet. Data patterns are signaled by a LOW on the SC/ $\overline{\mathrm{D}}$ output and Special Character patterns are signaled by a HIGH on the SC/D output. Unused patterns or disparity errors are signaled as errors by a HIGH on the RVS output and by specific Special Character codes.

## Output Register

The Output register holds the recovered data ( $\mathrm{Q}_{0-7}, \mathrm{SC} / \overline{\mathrm{D}}$, and RVS) and aligns it with the recovered byte clock (CKR). This synchronization insures proper timing to match a FIFO interface or other logic that requires glitch free and specified output behavior. Outputs are changed synchronously with the rising edge of CKR.
In BIST mode, this register becomes the signature pattern generator and checker by logically converting the parallel output register into a Linear Feedback Shift Register (LFSR) pattern generator. When enabled, this LFSR will generate all possible code patterns in a predictable but pseudo-random sequence that can be matched to an identical LFSR in the Transmitter. When synchronized, it checks each byte in the Decoder with each byte generated by the LFSR and shows errors at RVS. Patterns generated by the LFSR are compared after being buffered to the output pins and then fed back to the comparators, allowing test of the entire receive function.
In BIST mode, the LFSR is initialized by the first occurrence of the transmitterBIST loop start code D0.0 (D0.0 is sent only once per BIST loop). Once the BIST loop has been started, RVS will be HIGH for pattern mismatches between the received sequence and the internally generated sequence. Code rule violations or running disparityerrors that occur as part of the BIST loop will not cause an error indication. RDY will pulse HIGH once per BIST loop and can be used to check test pattern progress. If it is suspected that the receiver pattern generator has lost sync with the transmitter BIST pattern, the receiver BIST generator can be reinitialized by leaving and re-entering BIST mode.

## Test Logic

Test logic includes the initialization and control for the Built-In Self-Test (BIST) generator, the multiplexer for Test mode clock distribution, and control logic for the decoder. Test logic is discussedin more detail in the CY7B93X HOTLink ReceiverOperatingMode Description. SEMICONDUCTOR

CY7B92X/CY7B93X Electrical Characteristics Over the Operating Range ${ }^{[1]}$

| Parameter | Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transmitter TTL-Compatible Pins: $\mathrm{D}_{0-7}$, SC/ $\overline{\mathbf{D}}$, SVS, $\overline{\text { ENA }}, \overline{\text { ENN, }}$, CKW, FOTO, $\overline{\text { BISTEN, }} \overline{\mathbf{R P}}$ Receiver TTL- Compatible Pins: $\mathbf{Q}_{0-7}, S C / \bar{D}$, RVS, RDY, CKR, REFCLK, RF, BISTEN, SO |  |  |  |  |  |
| $\mathrm{V}_{\text {OHT }}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OLT }}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.45 | V |
| IOST | Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}^{[2]}$ | -15 | -90 | mA |
| $\mathrm{V}_{\text {IHT }}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {ILT }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IHT }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ILT }}$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |  | -500 | $\mu \mathrm{A}$ |
| Transmitter ECL-Compatible Output Pins: OUTA+, OUTA-, OUTB +, OUTB - , OUTC +, OUTC- |  |  |  |  |  |
| $\mathrm{V}_{\text {OHE }}$ | Output HIGH Voltage ( $\mathrm{V}_{\text {CC }}$ referenced $)$ | Load $=50$ ohms to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.03}$ | $\mathrm{V}_{\mathrm{CC}}-0.88$ | V |
| V OLE | Output LOW Voltage ( $\mathrm{V}_{\text {CC }}$ referenced) | Load $=50$ ohms to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}-1.81$ | $\mathrm{V}_{\mathrm{CC}}-1.63$ | V |
| Receiver ECL-Compatible Input Pins: $\mathbf{A} / \overline{\mathbf{B}}$, SI |  |  |  |  |  |
| $\mathrm{V}_{\text {IHE }}$ | Input HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}}-1.17$ | $\mathrm{V}_{\mathrm{CC}}-0.88$ | V |
| $\mathrm{V}_{\text {ILE }}$ | Input LOW Voltage |  | $\mathrm{V}_{\mathrm{CC}}-1.81$ | $\mathrm{V}_{\mathrm{CC}}-1.48$ | V |
| $\mathrm{I}_{\text {IHE }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHE }}$ Max. |  | +500 | $\mu \mathrm{A}$ |
| IILE | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILL }}$ Min. | +0.5 |  | $\mu \mathrm{A}$ |
| Differential Line Receiver Input Pins: INA+, INA - , INB +, INB- |  |  |  |  |  |
| $\mathrm{V}_{\text {DIFF }}$ | Input Differential Voltage $\|(I N+)-(I N-)\|$ |  | 50 | 1200 | mV |
| $\mathrm{V}_{\text {IHH }}$ | Highest Input HIGH Voltage |  |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {ILL }}$ | Lowest Input LOW Voltage |  | 2.5 |  | V |
| Miscellaneous |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CCT}}$ | Transmitter Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{T}_{\mathrm{A}}=\text { Max. } \\ & \text { Freq. }=\text { Max. (One ECL output pair } \\ & \text { loaded with } 50 \text { ohms to } \\ & \left.\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}, \text { others tied to } \mathrm{V}_{\mathrm{CC}}\right) \end{aligned}$ |  | TBD | mA |
| $\mathrm{I}_{\mathrm{CCR}}$ | Receiver Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{T}_{\mathrm{A}}=\text { Max., } \\ & \text { Freq. = Max. } \end{aligned}$ |  | TBD | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{0}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## Notes:

1. See the last page of this specification for Group A subgroup testing information.
2. Tested on one output at a time, output shorted for less than one second, less than $10 \%$ duty cycle.
3. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(a) TTL AC Test Load ${ }^{[4]}$
(b) ECL AC Test Load ${ }^{[4]}$

8921-5

(d) ECL Input Test Waveform

B921-7

7B921/2/3 Transmitter Switching Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description | 7B921 |  | $7 \mathrm{B922}$ |  | $7 \mathrm{B923}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {CKW }}$ | Write Clock Cycle | 56 | 76 | 42 | 57 | 32 | 43 | ns |
| $\mathrm{t}_{\mathrm{B}}$ | Bit Time ${ }^{[5]}$ | 5.6 | 7.6 | 4.2 | 5.7 | 3.2 | 4.3 | ns |
| $\mathrm{t}_{\text {CPWH }}$ | CKW Pulse Width HIGH | 9 |  | 9 |  | 9 |  | ns |
| $\mathrm{t}_{\text {CPWL }}$ | CKW Pulse Width LOW | 9 |  | 9 |  | 9 |  | ns |
| ${ }_{\text {t }}$ | Data Set-Up Time ${ }^{[6]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time ${ }^{[6]}$ | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ SEND | Enable Set-Up Time (to capture data) ${ }^{[7]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SENP }}$ | Enable Set-Up Time (to assure correct $\overline{\mathrm{RP}})^{[8]}$ | $71 / 4 t_{B}+4$ |  | $71 / 4 t_{B}+4$ |  | $71 / 4 t_{B}+4$ |  | ns |
| $\mathrm{t}_{\text {HEN }}$ | Enable Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PDR }}$ | Read Pulse Alignment ${ }^{[9]}$ | $\left(-1 / 4 t_{B}-3\right)$ | $\left(+1 / 4 t_{B}+3\right)$ | $\left(-1 / 4 t_{B}-3\right)$ | $\left(+1 / 4 t_{B}+3\right)$ | $\left(-1 / 4 t_{B}-3\right)$ | $\left(+1 / 4 t_{B}+3\right)$ | ns |
| tepWH | Read Pulse HIGH ${ }^{[9]}$ | $3 \mathrm{t}_{\mathrm{B}}-3$ |  | $3 \mathrm{t}_{\mathrm{B}}-3$ |  | $3 \mathrm{t}_{\mathrm{B}}-3$ |  | ns |
| $\mathrm{t}_{\text {PPWL }}$ | Read Pulse LOW ${ }^{\text {9 }}$ ] | $7 \mathrm{t}_{\mathrm{B}}-3$ |  | $7 \mathrm{t}_{\mathrm{B}}-3$ |  | $7 \mathrm{t}_{\mathrm{B}}-3$ |  | ns |

## Notes:

4. Cypress uses constant current (ATE) load configurations and forcing functions. This figure is for reference only.
5. Transmitter $t_{B}$ is calculated as $t_{C K W} / 10$. The byte rate is one tenth of the bit rate.
6. Data includes $D_{0-7}, S C / \bar{D}\left(D_{8}\right)$, and SVS $\left(D_{9}\right)$.
7. tsEND minimum timing assures correct Data load on rising edge of CKW, but not proper RP function or timing.
8. tsENP minimum timing insures correct $\overline{\mathrm{RP}}$ pulse width and correct Data load on rising edge of CKW.
9. Loading on $\overline{\mathrm{RP}}$ pin is $\leq 2 \mathrm{~mA}$ and $\leq 15 \mathrm{pF}$.

7B931/2/3 Receiver Switching Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description | 7B931 |  | 78932 |  | 78933 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t CKR }}$ | Read Clock Period (No Serial Data Input), REFCLK as Reference ${ }^{10]}$ | -1 | +1 | -1 | +1 | -1 | +1 | \% |
| $\mathrm{t}_{\mathrm{B}}{ }^{\text {[11] }}$ | Bit Time | 5.6 | 7.6 | 4.2 | 5.7 | 3.2 | 4.3 | ns |
| $\mathrm{t}_{\text {CPRH }}$ | Read Clock Pulse HIGH | $5 \mathrm{t}_{\mathrm{B}}-3$ |  | $5 \mathrm{t}_{\mathrm{B}}-3$ |  | $5 \mathrm{t}_{\mathrm{B}}-3$ |  | ns |
| $\mathrm{t}_{\text {CPRL }}$ | Read Clock Pulse LOW | $5 \mathrm{t}_{\mathrm{B}}-3$ |  | $5 \mathrm{t}_{\mathrm{B}}-3$ |  | $5 \mathrm{t}_{\mathrm{B}}-3$ |  | ns |
| $\mathrm{t}_{\mathrm{RH}}$ | $\overline{\mathrm{RDY}}$ Hold Time | $\mathrm{t}_{\mathrm{B}}-3$ |  | $\mathrm{t}_{\mathrm{B}}-3$ |  | $\mathrm{t}_{\mathrm{B}}-3$ |  | ns |
| $\mathrm{t}_{\text {PRL }}$ | $\overline{\text { RDY Pulse Width LOW }}$ | $6 \mathrm{t}_{\mathrm{B}}-3$ |  | $6 \mathrm{t}_{\mathrm{B}}-3$ |  | $6 t_{\text {B }}-3$ |  | ns |
| trRH | RDY Pulse Width HIGH | $4 \mathrm{t}_{\mathrm{B}}-3$ |  | $4 \mathrm{t}_{\mathrm{B}}-3$ |  | $4 t_{B}-3$ |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Data Access Time ${ }^{[12,13]}$ | $2 \mathrm{t}_{\mathrm{B}}-3$ | $2 \mathrm{t}_{\mathrm{B}}+3$ | $2 \mathrm{t}_{\mathrm{B}}-3$ | $2 \mathrm{t}_{\mathrm{B}}+3$ | $2 \mathrm{t}_{\mathrm{B}}-3$ | $2 \mathrm{t}_{\mathrm{B}}+3$ | ns |
| $\mathrm{t}_{\mathrm{ROH}}$ | Data Hold Time ${ }^{[12,13]}$ | $\mathrm{t}_{\mathrm{B}}-3$ |  | $\mathrm{t}_{\mathrm{B}}-3$ |  | $\mathrm{t}_{\mathrm{B}}-3$ |  | ns |
| ${ }^{\text {t }}$ CKX | REFCLK Clock Period Referenced to CKW of Transmitter ${ }^{14]}$ | -0.1 | +0.1 | -0.1 | +0.1 | -0.1 | +0.1 | \% |
| $\mathrm{t}_{\text {CPXH }}$ | REFCLK Clock Pulse HIGH | 9 |  | 9 |  | 9 |  | ns |
| $\mathrm{t}_{\text {CPXL }}$ | REFCLK Clock Pulse LOW | 9 |  | 9 |  | 9 |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Propagation Delay SI to SO (note ECL and TTL thresholds) ${ }^{[15]}$ |  | 15 |  | 15 |  | 15 | ns |

Notes:
10. The period of $\mathrm{t}_{\mathrm{CKR}}$ will match the period of the transmitter CKW when the receiver is receiving serial data. When data is interrupted, CKR may drift to one of the range limits above.
11. Receiver $t_{B}$ is calculated as $t_{C K R} / 10$ if no data is being received, or $\mathrm{t}_{\mathrm{CKW}} / 10$ if data is being received. See note 5 .
12. Data includes $\mathrm{Q}_{0-7}, \mathrm{SC} / \overline{\mathrm{D}}\left(\mathrm{Q}_{8}\right)$, and RVS $\left(\mathrm{Q}_{9}\right)$.
13. $\mathrm{t}_{\mathrm{A}}$ and $\mathrm{t}_{\mathrm{ROH}}$ specifications are only valid if all outputs (CKR, $\overline{\mathrm{RDY}}$, $\mathrm{Q}_{0-7}, \mathrm{SC} / \mathrm{D}$, and RVS) are loaded with the same DC and AC load.
14. REFCLK has no phase or frequency relationship with CKR and only acts as a centering reference to reduce clock synchronization time. REFCLK must be within $0.1 \%$ of the transmitter CKW frequency, necessitating a $\pm 500$-PPM crystal.
15. The ECL switching threshold is the midpoint between the ECL$\mathrm{V}_{\mathrm{OH}}$, and $\mathrm{V}_{\mathrm{OL}}$ specification (approximately $\mathrm{V}_{\mathrm{CC}}-1.35 \mathrm{~V}$ ). The TTL switching threshold is 1.5 V .

Switching Waveforms for the CY7B92X HOTlink Transmitter


Switching Waveforms for the CY7B93X HOTlink Receiver


REFCLK ${ }^{[14]}$



B921-12 SEMICONDUCTOR

## CY7B92X HOTlink Transmitter Operating Mode Description

The CY7B92X Transmitteroperatingwith the CY7B93X Receiver forms a general-purpose data communication subsystem capable of transporting user data at up to 30 Mbytes per second over several types of serial interface media. In normal operation, the Transmitter can operate in either of two modes. The Encoded mode allows a user to send and receive eight (8) bit data and control informationwithout first converting it to transmission characters. The Bypass mode is used for systems in which the encoding and decoding is performed on an external protocol controller.
In either mode, data is loaded into the input register of the Transmitteron the rising edge of CKW. The input timing and functional responseof the Transmitter input can be made to match timing and function of either an asynchronous FIFO or a clocked FIFO by an appropriate connection of input signals (See Figure 2).

## Encoded Mode Operation

In Encoded mode the input data is interpreted as eight bits of data ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ), a context control bit (SC/ $\overline{\mathrm{D}}$ ), and a system diagnostic input bit (SVS). If the context of the data is to be normal message
data, the SC// $\bar{D}$ input will be LOW, and the data will be encoded using the valid data character set described in the ValidData Characters section of this datasheet. If the context of the data is to be control or protocol information, the SC/ $\overline{\mathrm{D}}$ input will be HIGH, and the data will be encoded using the valid special character set described in the Valid Special Character Codes and Sequences section. Special characters include all protocol characters necessary to encode packets for Fibre Channel, ESCON, proprietary systems, and for diagnosticpurposes.
The diagnosticcharacters andsequences available as SpecialCharactersinclude those for Fibre Channel link testing, as well as codes to be used for testing system response to link errors and timing. The Violation symbol can be explicitly sent as part of a user data packet (i.e., send CE $0 ; \mathrm{D}_{7-0}=11100000$ and $\mathrm{SC} / \overline{\mathrm{D}}=1$ ), or can be sent in response to an external system using the SVS input. This will allow system diagnosticlogic to evaluate the errors in an unambiguous manner, and will not require any modification to the transmissioninterface to force transmission errors for testing purposes.

## Bypass Mode Operation

In Bypass mode the input data is interpreted as ten (10) bits ( $\mathrm{D}_{0-7}$, SC/D ( $\mathrm{D}_{8}$ ) , and SVS $\left(\mathrm{D}_{9}\right)$ ) of pre-encoded transmission data to be


Figure 2. Seamless FIFO Interface

BISTloop, and can be used to count the number of test pattern loops.
4. When testing is completed, set $\overline{\text { BISTEN HIGH and ENA }} \overline{\text { and }}$ ENN HIGH and resume normal function.

Note: It may be advisable to send violation characters to test the RVS output in the Receiver. This can be done by explicitly sending a violation with the SVS input, or allowing the transmitter BIST loop to run while the Receiver runs in normal mode. The BIST loop includes deliberate violation symbols and will test the RVS functionadequately.

BIST mode is intended to check the entire function of the Transmitter(except the Transmitterinput pinsand the bypassfunction in the Encoder), the serial link, and the Receiver. It augments normal factory ATE testing and provides the designer with a rigorous test mechanismto check thelinktransmissionsystemwithoutrequiring any significant system overhead.
When in Bypass mode, the BIST logic will function in the same way as in the Encoded mode. MODE $=$ HIGH and $\overline{\text { BISTEN }}=$ LOW causes the Transmitter to switch to Encoded mode and begin sending the BIST pattern, as if MODE = LOW. When BISTEN returns to HIGH, the Transmitter resumes normal BYPASS operation. In Test mode the BIST function works as in the Normal mode.

## Test Mode

The MODE input pinselects between three transmitterfunctional modes. When wired to HIGH, the $\mathrm{D}_{0-7}, \mathrm{SVS}$, and SC/ $\overline{\mathrm{D}}$ inputs bypass the Encoder and load directly from the Input register into the Shifter. When wired to LOW, the inputs are encoded using the $8 \mathrm{~B} / 10 \mathrm{~B}$ codes and sequences shown at the end of this datasheet. Since the Transmitter is usually hard wired to Encoded or Bypass mode, a third function is provided for the MODE pin. Test mode is used for factory or incoming device test. Test mode is selected by floating the MODE pin (internal resistors hold the MODE pin at $\mathrm{V}_{\mathrm{CC}}$ 2.)
Test mode causes the Transmitter to function in its Encoded mode, but with OutA+/OutB+ (used as a differential test clock input) as the bit rate clock input instead of the internal PLL-generated bit clock. In this mode, inputs are clocked by CKW and transfers between the Input register and Shifter are timed by the internal counters. The phase and pulse width of $\overline{\mathrm{RP}}$ are controlled by phases of the bit counter (PLL feedback counter) as in Normal mode. Input and output patterns can be synchronized with internal logic by observing the state of $\overline{\mathrm{RP}}$ or the device can be initialized to match an ATE test pattern using the following technique:

1. AssertTestmode for several test clock cyclesto establish normal countersequence.
2. Assert $\overline{\text { BISTEN }}$ for one or more test clock cycles.
3. Deassert $\overline{\mathrm{BISTEN}}$ and the next test clock cycle will reset the counter.
4. Proceedwith pattern, voltage, and timing tests.

Test mode is intended to allow logical, DC, and AC testing of the Transmitter without requiring that the tester check output data patterns at the $300-\mathrm{MHz}$ bit rate, or accommodate the PLL lock, tracking, and frequency range characteristics that are required when the HOTLink part operates in its normal mode. To use OutA+/OutB+ as the test clock input, the FOTO input is held HIGH while in Test mode. This forces the two outputs to go to an "ECL LOW," which can be ignored while the test system creates a differential input signal at some higher voltage.


Figure 3. Built-In Self-Test Illustration

The framer function in Bypass mode is identical to Encoded mode, so a K28.5 pattern can still be used tore-frame the serial bit stream.

## Parallel Output Function

The 10 outputs ( $\mathrm{Q}_{0-7}, \mathrm{SC} / \overline{\mathrm{D}}$, and RVS ) all transition simultaneously, and are aligned with RDY and CKR with timing allowances to interface directly with either an asynchronous FIFO or a clocked FIFO. Typical FIFO connections are shown in Figure 2.
Data outputs can be clocked into the system using either the rising or falling edge of CKR, or the rising or falling edge of $\overline{\text { RDY. }}$. If CKR is used, RDY can be used as an enable for the receiving logic. A LOW pulse on RDY shows that new data has been received and is ready to be delivered. The signal on $\overline{\text { RDY }}$ is a $60 \%-$ LOW duty cycle byte-rate pulse train suitable for the write pulse in asynchronous FIFOs such as the CY7C42X, or the enable write input on ClockedFIFOs such as the CY7C44X. HIGH on RDY shows that the received data is the null character (normally inserted by the transmitter as a pad between data inputs) and should be ignored.
When the Transmitter is disabled it will continuously send pad characters (K28.5). To assure that the receive FIFO will not be overfilledwith these dummy bytes, the $\overline{\text { RDY }}$ pulse output is inhibited during fill strings. Data at the $\mathrm{Q}_{0-7}$ outputs will reflect the correct received data, but will not appear to change, since a string of K 28.5 s all are decoded as $\mathrm{Q}_{7-0}=00000101$ and $\mathrm{SC} / \overline{\mathrm{D}}=1(\mathrm{C} 05)$. When new data appears (not K28.5), the RDY output will resume normalfunction.
Fillcharacters are defined as any K28.5 followed by another K28.5. All fillcharacterswill not cause RDY to pulse. Any K28.5 followed by any other character (including violation or illegal characters) will be interpreted as usable data and will cause $\overline{\mathrm{RDY}}$ to pulse.
As noted above, $\overline{\mathrm{RDY}}$ can also be used as an indication of correct framing of received data. While the Receiver is awaiting receipt of a K28.5 with RF HIGH, the RDY outputs will be inhibited. When $\overline{\text { RDY }}$ resumes, the received data will be properly framed and will be decoded correctly.
Code rule violations and reception errors will be indicated as follows:

## RVS SC/ $\overline{\mathrm{D}}$ Qouts

1. Good Data code received with good RD
2. Good Special Character code received with good RD
$0 \quad 0 \quad 00-\mathrm{FF}$
$0 \quad 1 \quad 00-0 \mathrm{~B}$
3. Unassigned code received

11 E0
4. $-\mathrm{K} 28.5+$ received when RD was +

11 E1
5. $+\mathrm{K} 28.5-$ received when RD was -

11 E2
6. Good code received with wrong RD

11 E4

## Receiver Test Mode Description

The CY7B93x Receiver offers two types of test mode operation, BIST mode and Test mode. In a normal system application, the Built-InSelf-Test (BIST) mode can be used to check the functionality of the Transmitter, the Receiver and the link connecting them. This mode is available with minimal impact on user system logic, and can be used as part of the normal system diagnostics. Typical connectionsand timing are shown in Figure 3.

## BIST Mode

BIST Mode function is as follows:

1. Set BISTEN LOW to enable self-test generation and await RDY LOW indicating that the initialization code has been received.
2. Monitor RVS and check for any byte time with the pin HIGH to detect pattern mismatches. RDY will pulse HIGH once per BIST loop, and can be used to check test pattern progress. $Q_{0-7}$ and $S C / D$ will show the expected pattern and may be useful for debug purposes.
3. When testing is completed, set BISTEN HIGH and resume normal function.
Note: A specific test of the RVS output may be required to assure an adequate test. To perform this test, it is only necessary to have the Transmitter send violation (SVS = HIGH) for a few bytes before beginning the BIST test sequence. Alternatively, the Receiver could enter BIST mode after the Transmitter has begun sending BIST loop data, or be removed before the Transmitter finishes sending BIST loops, each of which contain several deliberate violations and should cause RVS to pulse HIGH.
BIST mode is intended to check the entire function of the Transmitter, serial link, and Receiver. It augments normal factory ATE testing and provides the user system with a rigorous test mechanism to check the link transmission system, without requiring any significant system overhead.
When in Bypass mode, the BIST logic will function in the same way as in the Encoded mode. MODE $=\mathrm{HIGH}$ and BISTEN $=$ LOW causes the Receiver to switch to Encoded mode and begin checking the decoded received data of the BIST pattern, as if MODE $=$ LOW. When BISTEN returns to HIGH, the Receiver resumes normal Bypass operation. In Test mode the BIST function works as in the normal mode.

## Test Mode

The MODE input pin selects between three receiver functional modes. When wired HIGH, the Shifter contents bypass the Decoder and go directly from the Decoder latch to the $\mathrm{Q}_{0-7}$, RVS, and $\mathrm{SC} / \overline{\mathrm{D}}$ inputs of the Output latch. When wired LOW, the outputs are decoded using the $8 \mathrm{~B} / 10 \mathrm{~B}$ codes shown at the end of this datasheet. The third function is Test mode, used for factory or incoming device test. This mode can be selected by leaving the MODE pin open (internal circuitry forces an open pin to $\mathrm{V}_{\mathrm{CC}} / 2$ ).
Test mode causes the Receiver to function in its Encoded mode, but with INB $\pm$ as the bit rate Test clock instead of the PLL VCO. In this mode, transfers between the Shifter, Decoder register and Output register are controlled by their normal logic, but with an external bit rate clock instead of the PLL (the recovered bit clock). Internal logic and test pattern inputs can be synchronized by sending a SYNC pattern and allowing the Framer to align the logic to the bit stream. The flow is as follows:

1. Assert Test mode for several test clock cycles to establish normal counter sequence.
2. Assert RF to enable reframing.
3. Input a repeating sequence of bits representing K28.5 (Sync).
4. $\overline{\text { RDY }}$ falling shows the byte boundary established by the K28.5 input pattern.
5. Proceed with pattern, voltage and timing tests as is convenient for the test program and tester to be used.
Internal PLL dividers can be checked in Test mode by asserting $R F=H I G H$. In this mode, the outputs on $\mathrm{Q}_{0}, \mathrm{Q}_{1}$, and $\mathrm{Q}_{2}$ will reflect the state of the internal counters. These counters cannot be initialized, but their output duty cycle is defined $\left(\mathrm{Q}_{0}=1024: 1\right.$, $\mathrm{Q}_{1}=102: 1, \mathrm{Q}_{2}=103: 1$ as set by the PLL divider constants) and easily tested.
Test mode is intended to allow logical, DC, and AC testing of the Receiver without requiring that the tester generate input data at the $300-\mathrm{MHz}$ bit rate or accommodate the PLL lock, tracking
and frequency range characteristics that are required when the part operates in its normal mode.

## X3T9.3 Codes and Notation Conventions

Information to be transmitted over a serial link is encoded eight bits at a time into a 10 -bit Transmission Character and then sent serially, bit by bit. Information received over a serial link is collected ten bits at a time, and those Transmission Characters that are used for data (Data Characters) are decoded into the correct eight-bit codes. The 10 -bit Transmission Code supports all 2568 bit combinations. Some of the remaining Transmission Characters (Special Characters) are used for functions other than data transmission.
The primary rationale for use of a Transmission Code is to improve the transmission characteristics of a serial link. The encoding defined by the Transmission Code ensures that sufficient transitions are present in the serial bit stream to make clock recovery possible at the Receiver. Such encoding also greatly increases the likelihood of detecting any single or multiple bit errors that may occur during transmission and reception of information. In addition, some Special Characters of the Transmission Code selected by Fibre Channel Standard consist of a distinct and easily recognizable bit pattern (the Special Character Comma) that assists a Receiver in achieving word alignment on the incoming bit stream.

## Notation Conventions

The documentation for the $8 \mathrm{~B} / 10 \mathrm{~B}$ Transmission Code uses letter notation for the bits in an 8-bit byte. Fibre Channel Standard notation uses a bit notation of A, B, C, D, E, F, G, H for the 8 -bit byte for the raw 8 -bit data, and the letters a, b, c, d, e, i, f, g, h, j for encoded 10 -bit data. There is a correspondence between bit A and bit $\mathrm{a}, \mathrm{B}$ and $\mathrm{b}, \mathrm{C}$ and $\mathrm{c}, \mathrm{D}$ and $\mathrm{d}, \mathrm{E}$ and $\mathrm{e}, \mathrm{F}$ and $\mathrm{f}, \mathrm{G}$ and g , and $H$ and $h$. Bits $i$ and $j$ are derived, respectively, from (A,B,C,D,E) and (F,G,H).
The bit labeled $A$ in the description of the $8 \mathrm{~B} / 10 \mathrm{~B}$ Transmission Code corresponds to bit 0 in the numbering scheme of the FC-2 specification, B corresponds to bit 1, as shown below.

| FC-2 bit designation- | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HOTLink D/Q designation- | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 8B/10B bit designation- | H | G | F | E | D | C | B | A |

To clarify this correspondence, the following example shows the conversion from an FC-2 Valid Data Byte to a Transmission Character (using 8B/10B Transmission Code notation)

$$
\begin{array}{ll}
\text { FC-2 } 45 \\
& \text { Bits: } \frac{7654}{0100} \frac{3210}{0101}
\end{array}
$$

Converted to $8 \mathrm{~B} / 10 \mathrm{~B}$ notation (note carefully that the order of bits is reversed):

Translated to a transmission Character in the 8B/10B Transmission Code:

$$
\text { Bits: } \frac{a b c d e i}{1010} \frac{f g h j}{}
$$

$$
1010010101
$$

Each valid Transmission Character of the 8B/10B Transmission Code has been given a name using the following convention: cxx.y, where c is used to show whether the Transmission Character is a Data Character ( c is set to D , and the SC/D pin is LOW) or a Special Character ( $c$ is set to K , and the SC $\overline{\mathrm{D}}$ pin is HIGH). When c is set to $\mathrm{D}, \mathrm{xx}$ is the decimal value of the binary number composed of the bits E, D, C, B, and A in that order, and the y is the decimal val-

$$
\begin{aligned}
& \text { Data Byte Name D5. } 2 \\
& \text { Bits: } \frac{\text { ABCDE }}{10100} \frac{\mathrm{FGH}}{010}
\end{aligned}
$$

ue of the binary number composed of the bits $\mathrm{H}, \mathrm{G}$, and F in that order. When c is set to $\mathrm{K}, \mathrm{xx}$ and y are derived by comparing the encoded bit patterns of the Special Character to those patterns derived from encoded Valid Data bytes and selecting the names of the patterns most similar to the encoded bit patterns of the Special Character.

Under the above conventions, the TransmissionCharacterused for the examples above, is referred to by the name D5.2. The Special Character K29.7 is so named because the first six bits (abcdei) of this character make up a bit pattern similar to that resulting from the encoding of the unencoded 11101 pattern (29), and because the second four bits ( fghj ) make up a bit pattern similar to that resulting from the encoding of the unencoded 111 pattern (7).
Note: This definition of the 10 -bit Transmission Code is based on (andisinbasicagreementwith) the following references, which describe the same 10-bit transmission code.
A.X. Widmer and P.A. Franaszek. "A DC-Balanced, PartitionedBlock, 8B/10B TransmissionCode" IBM Journal of Research and Development, 27, No. 5: 440-451 (September, 1983).
U.S. Patent 4,488,739. Peter A. Franaszek and Albert X. Widmer. "Byte-Oriented DC Balanced (0.4) 8B/10B Partitioned Block TransmissionCode" (December 4, 1984).
Fibre Channel Physical Level (FC_PH/91-001R2.13, X3T9.3/90-071). Working draft proposed for American National Standard for Information Systems, Rev 2.13 December 4, 1991.
IBM Enterprise Systems Architecture/390 ESCON I/O Interface (documentnumber SA22-7202).

## 8B/10B Transmission Code

The following information describes how the tables shall be used for both generating valid Transmission Characters (encoding) and checking the validity of received TransmissionCharacters(decoding). It also specifies the ordering rules to be followed when transmitting the bits within a character and the characters within the higher-levelconstructs specified by the standard.

## Transmission Order

Within the definition of the $8 \mathrm{~B} / 10 \mathrm{~B}$ Transmission Code, the bit positions of the Transmission Characters are labeled $a, b, c, d, e, i$, $\mathrm{f}, \mathrm{g}, \mathrm{h}, \mathrm{j}$. Bit "a" shall be transmitted first followed by bits b, c, d, e, $\mathrm{i}, \mathrm{f}, \mathrm{g}, \mathrm{h}$, and j in that order. (Note that bit i shall be transmitted between bit e and bit f, rather than in alphabetical order.)

## Valid and Invalid Transmission Characters

The following tables define the valid Data Characters and valid Special Characters (K characters), respectively. The tables are usedfor both generating valid TransmissionCharacters(encoding) and checking the validity of received TransmissionCharacters(decoding). In the tables, each Valid-Data-byteorSpecial-Charactercodeentry has two columns that represent two (not necessarily different) Transmission Characters. The two columns correspond to the current value of the running disparity ("Current RD-" or "Current RD+"). Running disparity is a binary parameter with either the value negative $(-)$ or the value positive $(+)$.

After powering on, the Transmitter may assume either a positive or negative value for its initial running disparity. Upon transmission of any Transmission Character, the transmitterwill select the proper version of the Transmission Characterbased on the currentrunningdisparity value, and the Transmittershall calculate a newvalue for its running disparity based on the contents of the transmitted character. Special Character codes CE1 and CE2 can be used to force the transmission of a specific Special Characterwith a specific running disparity as required for some special sequences in X3T9.3.

After powering on, the Receiver may assume either a positive or negative value for its initial running disparity. Upon reception of any TransmissionCharacter, the Receiver shall decide whether the TransmissionCharacter is valid or invalid according to the following rules and tables and shall calculate a new value for its Running Disparity based on the contents of the received character.
The following rules for running disparity shall be used to calculate the new running-disparity value for Transmission Characters that have been transmitted (Transmitter's running disparity) and that have been received (Receiver's sunning disparity).
Running disparity for a TransmissionCharacter shall be calculated from sub-blocks, where the first six bits (abcdei) form one subblock and the second four bits (fghi) form the other sub-block. Running disparity at the beginning of the 6 -bit sub-block is the running disparity at the end of the previous TransmissionCharacter. Runningdisparity at the beginning of the 4 -bit sub-block is the running disparity at the end of the 6 -bit sub-block. Runningdisparity at the end of the Transmission Character is the running disparity at the end of the 4-bit sub-block.
Running disparity for the sub-blocks shall be calculated as follows:

1. Running disparity at the end of any sub-block is positive if the sub-block contains more ones than zeros. It is also positive at the end of the 6 -bit sub-block if the 6 -bit sub-block is 000111 , and it is positive at the end of the 4-bit sub-block if the 4-bit subblock is 0011 .
2. Running disparity at the end of any sub-block is negative if the sub-block contains more zeros than ones. It is also negative at the end of the 6-bit sub-block if the 6 -bit sub-block is 111000 , and it is negative at the end of the 4-bit sub-block if the 4-bit sub-block is 1100 .
3. Otherwise, running disparity at the end of the sub-block is the same as at the beginning of the sub-block.

## Use of the Tables for Generating Transmission Characters

The appropriate entry in the table shall be found for the ValidData byte or the Special Character byte for which a TransmissionCharacter is to be generated (encoded). The current value of the Transmitter's running disparity shall be used to select the Transmission Character from its corresponding column. For each Transmission Charactertransmitted, a new value of the running disparity shall be calculated. This new value shall be used as the Transmitter'scurrent running disparity for the next Valid Data byte or Special Character byte to be encoded and transmitted.
ity, the received Transmission Character shall be used to calculate a new value of running disparity. The new value shall be used as the Receiver's current running disparity for the next received TransmissionCharacter.
Detection of a code violation does not necessarily show that the TransmissionCharacter in which the code violation was detected is inerror. Code violations may result from a prior error that altered the running disparity of the bit stream which did not result in a detectable error at the Transmission Character in which the error oc-
curred. The following table shows an example of this behavior:

## Use of the Tables for Checking the Validity of Received Transmission Characters

The column corresponding to the current value of the Receiver's running disparity shall be searched for the received Transmission Character. If the received TransmissionCharacter is found in the proper column, then the Transmission Character is valid and the associatedData byte or Special Character code is determined (decoded). If the received Transmission Character is not found in that column, then the Transmission Character is invalid. This is called a code violation. Independent of the TransmissionCharacter'svalid-

|  | RD | Character | RD | Character | RD | Character | RD |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmitted datacharacter | - | D21.1 | - | D10.2 | - | D23.5 | + |
| Transmitted bitstream | - | 1010101001 | - | 0101010101 | - | 1110101010 | + |
| Bit stream aftererror | - | 1010101011 | + | 0101010101 | + | 1110101010 | + |
| Decodeddatacharacter | - | D21.0 | + | D10.2 | + | Code Violation | + |

Valid Transmission Characters
Naming notation and examples:

| Data |  |  |  |
| :---: | :---: | :---: | :---: |
| Byte Name | Din or Qout |  | Hex Value |
|  | $\mathbf{7 6 5}$ | $\mathbf{4 3 2 1 0}$ |  |
|  | 000 | 00000 | 00 |
| D1.0 | 000 | 00001 | 01 |
| D2.0 | 000 | 00010 | 02 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| D5.2 | 010 | 000101 | 45 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| D30.7 | 111 | 11110 | FE |
| D31.7 | 111 | 11111 | FF |

Valid Data Characters (SC/ $\overline{\mathrm{D}}=\mathrm{LOW}$ )

| Data <br> Byte <br> Name | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HGF | EDCBA | abcdei | fghj | abcdei | fghi |
| D0.0 | 000 | 00000 | 100111 | 0100 | 011000 | 1011 |
| D1.0 | 000 | 00001 | 011101 | 0100 | 100010 | 1011 |
| D2.0 | 000 | 00010 | 101101 | 0100 | 010010 | 1011 |
| D3.0 | 000 | 00011 | 110001 | 1011 | 110001 | 0100 |
| D4.0 | 000 | 00100 | 110101 | 0100 | 001010 | 1011 |
| D5.0 | 000 | 00101 | 101001 | 1011 | 101001 | 0100 |
| D6.0 | 000 | 00110 | 011001 | 1011 | 011001 | 0100 |
| D7.0 | 000 | 00111 | 111000 | 1011 | 000111 | 0100 |
| D8.0 | 000 | 01000 | 111001 | 0100 | 000110 | 1011 |
| D9.0 | 000 | 01001 | 100101 | 1011 | 100101 | 0100 |
| D10.0 | 000 | 01010 | 010101 | 1011 | 010101 | 0100 |
| D11.0 | 000 | 01011 | 110100 | 1011 | 110100 | 0100 |
| D12.0 | 000 | 01100 | 001101 | 1011 | 001101 | 0100 |
| D13.0 | 000 | 01101 | 101100 | 1011 | 101100 | 0100 |
| D14.0 | 000 | 01110 | 011100 | 1011 | 011100 | 0100 |
| D15.0 | 000 | 01111 | 010111 | 0100 | 101000 | 1011 |
| D16.0 | 000 | 10000 | 011011 | 0100 | 100100 | 1011 |
| D17.0 | 000 | 10001 | 100011 | 1011 | 100011 | 0100 |
| D18.0 | 000 | 10010 | 010011 | 1011 | 010011 | 0100 |
| D19.0 | 000 | 10011 | 110010 | 1011 | 110010 | 0100 |
| D20.0 | 000 | 10100 | 001011 | 1011 | 001011 | 0100 |
| D21.0 | 010 | 000 | 10101 | 101010 | 1011 | 101010 | 01000


| Data <br> Byte <br> Name | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DGF | EDCBA | abcdei | fghj | abcdei | fghj |  |
| D0.1 | 001 | 00000 | 100111 | 1001 | 011000 | 1001 |
| D1.1 | 001 | 00001 | 011101 | 1001 | 100010 | 1001 |
| D2.1 | 001 | 00010 | 101101 | 1001 | 010010 | 1001 |
| D3.1 | 001 | 00011 | 110001 | 1001 | 110001 | 1001 |
| D4.1 | 001 | 00100 | 110101 | 1001 | 001010 | 1001 |
| D5.1 | 001 | 00101 | 101001 | 1001 | 101001 | 1001 |
| D6.1 | 001 | 00110 | 011001 | 1001 | 011001 | 1001 |
| D7.1 | 001 | 00111 | 111000 | 1001 | 000111 | 1001 |
| D8.1 | 001 | 01000 | 111001 | 1001 | 000110 | 1001 |
| D9.1 | 001 | 01001 | 100101 | 1001 | 100101 | 1001 |
| D10.1 | 001 | 01010 | 010101 | 1001 | 010101 | 1001 |
| D11.1 | 001 | 01011 | 110100 | 1001 | 110100 | 1001 |
| D12.1 | 001 | 01100 | 001101 | 1001 | 001101 | 1001 |
| D13.1 | 001 | 01101 | 101100 | 1001 | 101100 | 1001 |
| D14.1 | 001 | 01110 | 011100 | 1001 | 011100 | 1001 |
| D15.1 | 001 | 01111 | 010111 | 1001 | 101000 | 1001 |
| D16.1 | 001 | 10000 | 011011 | 1001 | 100100 | 1001 |
| D17.1 | 001 | 10001 | 100011 | 1001 | 100011 | 1001 |
| D18.1 | 001 | 10010 | 010011 | 1001 | 010011 | 1001 |
| D19.1 | 001 | 10011 | 110010 | 1001 | 110010 | 1001 |
| D20.1 | 001 | 10100 | 001011 | 1001 | 001011 | 1001 |
| D21.1 | 001 | 10101 | 101010 | 1001 | 101010 | 1001 |
| D22.1 | 001 | 10110 | 011010 | 1001 | 011010 | 1001 |
| D23.1 | 001 | 10111 | 111010 | 1001 | 000101 | 1001 |
| D24.1 | 001 | 11000 | 110011 | 1001 | 001100 | 1001 |
| D29.1 | 001 | 11101 | 101110 | 1001 | 010001 | 1001 |
| D25.1 | 001 | 11001 | 100110 | 1001 | 100110 | 1001 |
| D26.1 | 001 | 11010 | 010110 | 1001 | 010110 | 1001 |
| D27.1 | 001 | 11011 | 110110 | 1001 | 001001 | 1001 |
| D28.1 | 001 | 11100 | 001110 | 1001 | 001110 | 1001 |
| D2 | 001110 | 011110 | 1001 | 100001 | 1001 |  |
| D | 101011 | 1001 | 010100 | 1001 |  |  |

Valid Data Characters (SC/ $\overline{\mathrm{D}}=$ LOW) (continued)

| Data Byte Name | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HGF | EDCBA | abcdei | fghj | abcdei | fghi |
| D0. 2 | 010 | 00000 | 100111 | 0101 | 011000 | 0101 |
| D1. 2 | 010 | 00001 | 011101 | 0101 | 100010 | 0101 |
| D2. 2 | 010 | 00010 | 101101 | 0101 | 010010 | 0101 |
| D3. 2 | 010 | 00011 | 110001 | 0101 | 110001 | 0101 |
| D4.2 | 010 | 00100 | 110101 | 0101 | 001010 | 0101 |
| D5. 2 | 010 | 00101 | 101001 | 0101 | 101001 | 0101 |
| D6. 2 | 010 | 00110 | 011001 | 0101 | 011001 | 0101 |
| D7. 2 | 010 | 00111 | 111000 | 0101 | 000111 | 0101 |
| D8. 2 | 010 | 01000 | 111001 | 0101 | 000110 | 0101 |
| D9. 2 | 010 | 01001 | 100101 | 0101 | 100101 | 0101 |
| D10.2 | 010 | 01010 | 010101 | 0101 | 010101 | 0101 |
| D11.2 | 010 | 01011 | 110100 | 0101 | 110100 | 0101 |
| D12.2 | 010 | 01100 | 001101 | 0101 | 001101 | 0101 |
| D13.2 | 010 | 01101 | 101100 | 0101 | 101100 | 0101 |
| D14.2 | 010 | 01110 | 011100 | 0101 | 011100 | 0101 |
| D15.2 | 010 | 01111 | 010111 | 0101 | 101000 | 0101 |
| D16.2 | 010 | 10000 | 01101 | 0101 | 100100 | 0101 |
| D17.2 | 010 | 10001 | 100011 | 0101 | 100011 | 0101 |
| D18.2 | 010 | 10010 | 010011 | 0101 | 010011 | 0101 |
| D19.2 | 010 | 10011 | 110010 | 0101 | 110010 | 0101 |
| D20.2 | 010 | 10100 | 001011 | 0101 | 001011 | 0101 |
| D21.2 | 010 | 10101 | 101010 | 0101 | 101010 | 0101 |
| D22.2 | 010 | 10110 | 011010 | 0101 | 011010 | 0101 |
| D23.2 | 010 | 10111 | 111010 | 0101 | 000101 | 0101 |
| D24.2 | 010 | 11000 | 110011 | 0101 | 001100 | 0101 |
| D25.2 | 010 | 11001 | 100110 | 0101 | 100110 | 0101 |
| D26.2 | 010 | 11010 | 010110 | 0101 | 010110 | 0101 |
| D27.2 | 010 | 11011 | 110110 | 0101 | 001001 | 0101 |
| D28.2 | 010 | 11100 | 001110 | 0101 | 001110 | 0101 |
| D29.2 | 010 | 11101 | 101110 | 0101 | 010001 | 0101 |
| D30.2 | 010 | 11110 | 011110 | 0101 | 100001 | 0101 |
| D31.2 | 010 | 11111 | 101011 | 0101 | 010100 | 0101 |


| Data Byte Name | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HGF | EDCBA | abcdei | fghj | abcdei | fghj |
| D0. 3 | 011 | 00000 | 100111 | 0011 | 011000 | 1100 |
| D1. 3 | 011 | 00001 | 011101 | 0011 | 100010 | 1100 |
| D2. 3 | 011 | 00010 | 101101 | 0011 | 010010 | 1100 |
| D3.3 | 011 | 00011 | 110001 | 1100 | 110001 | 0011 |
| D4.3 | 011 | 00100 | 110101 | 0011 | 001010 | 1100 |
| D5. 3 | 011 | 00101 | 101001 | 1100 | 101001 | 0011 |
| D6. 3 | 011 | 00110 | 011001 | 1100 | 011001 | 0011 |
| D7. 3 | 011 | 00111 | 111000 | 1100 | 000111 | 0011 |
| D8. 3 | 011 | 01000 | 111001 | 0011 | 000110 | 1100 |
| D9. 3 | 011 | 01001 | 100101 | 1100 | 100101 | 0011 |
| D10.3 | 011 | 01010 | 010101 | 1100 | 010101 | 0011 |
| D11.3 | 011 | 01011 | 110100 | 1100 | 110100 | 0011 |
| D12.3 | 011 | 01100 | 001101 | 1100 | 001101 | 0011 |
| D13.3 | 011 | 01101 | 101100 | 1100 | 101100 | 0011 |
| D14.3 | 011 | 01110 | 011100 | 1100 | 011100 | 0011 |
| D15.3 | 011 | 01111 | 010111 | 0011 | 101000 | 1100 |
| D16.3 | 011 | 10000 | 011011 | 0011 | 100100 | 1100 |
| D17.3 | 011 | 10001 | 100011 | 1100 | 100011 | 0011 |
| D18.3 | 011 | 10010 | 010011 | 1100 | 010011 | 0011 |
| D19.3 | 011 | 10011 | 110010 | 1100 | 110010 | 0011 |
| D20.3 | 011 | 10100 | 001011 | 1100 | 001011 | 0011 |
| D21.3 | 011 | 10101 | 101010 | 1100 | 101010 | 0011 |
| D22.3 | 011 | 10110 | 011010 | 1100 | 011010 | 0011 |
| D23.3 | 011 | 10111 | 111010 | 0011 | 000101 | 1100 |
| D24.3 | 011 | 11000 | 110011 | 0011 | 001100 | 1100 |
| D25.3 | 011 | 11001 | 100110 | 1100 | 100110 | 0011 |
| D26.3 | 011 | 11010 | 010110 | 1100 | 010110 | 0011 |
| D27.3 | 011 | 11011 | 110110 | 0011 | 001001 | 1100 |
| D28.3 | 011 | 11100 | 001110 | 1100 | 001110 | 0011 |
| D29.3 | 011 | 11101 | 101110 | 0011 | 010001 | 1100 |
| D30.3 | 011 | 11110 | 011110 | 0011 | 100001 | 1100 |
| D31.3 | 011 | 11111 | 101011 | 0011 | 010100 | 1100 |

Valid Data Characters (SC/ $\overline{\mathbf{D}}=$ LOW) (continued)

| Data Byte Name | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HGF | EDCBA | abcdei | fghj | abcdei | fghi |
| D0. 4 | 100 | 00000 | 100111 | 0010 | 011000 | 1101 |
| D1. 4 | 100 | 00001 | 011101 | 0010 | 100010 | 1101 |
| D2. 4 | 100 | 00010 | 101101 | 0010 | 010010 | 1101 |
| D3. 4 | 100 | 00011 | 110001 | 1101 | 110001 | 0010 |
| D4. 4 | 100 | 00100 | 110101 | 0010 | 001010 | 1101 |
| D5. 4 | 100 | 00101 | 101001 | 1101 | 101001 | 0010 |
| D6. 4 | 100 | 00110 | 011001 | 1101 | 011001 | 0010 |
| D7. 4 | 100 | 00111 | 111000 | 1101 | 000111 | 0010 |
| D8. 4 | 100 | 01000 | 111001 | 0010 | 000110 | 1101 |
| D9. 4 | 100 | 01001 | 100101 | 1101 | 100101 | 0010 |
| D10.4 | 100 | 01010 | 010101 | 1101 | 01.0101 | 0010 |
| D11.4 | 100 | 01011 | 110100 | 1101 | 110100 | 0010 |
| D12.4 | 100 | 01100 | 001101 | 1101 | 001101 | 0010 |
| D13.4 | 100 | 01101 | 101100 | 1101 | 101100 | 0010 |
| D14.4 | 100 | 01110 | 011100 | 1101 | 011100 | 0010 |
| D15.4 | 100 | 01111 | 010111 | 0010 | 101000 | 1101 |
| D16.4 | 100 | 10000 | 011011 | 0010 | 100100 | 1101 |
| D17.4 | 100 | 10001 | 100011 | 1101 | 100011 | 0010 |
| D18.4 | 100 | 10010 | 010011 | 1101 | 010011 | 0010 |
| D19.4 | 100 | 10011 | 110010 | 1101 | 110010 | 0010 |
| D20.4 | 100 | 10100 | 001011 | 1101 | 001011 | 0010 |
| D21.4 | 100 | 10101 | 101010 | 1101 | 101010 | 0010 |
| D22.4 | 100 | 10110 | 011010 | 1101 | 011010 | 0010 |
| D23.4 | 100 | 10111 | 111010 | 0010 | 000101 | 1101 |
| D24.4 | 100 | 11000 | 110011 | 0010 | 001100 | 1101 |
| D25.4 | 100 | 11001 | 100110 | 1101 | 100110 | 0010 |
| D26.4 | 100 | 11010 | 010110 | 1101 | 010110 | 0010 |
| D27.4 | 100 | 11011 | 110110 | 0010 | 001001 | 1101 |
| D28.4 | 100 | 11100 | 001110 | 1101 | 001110 | 0010 |
| D29.4 | 100 | 11101 | 101110 | 0010 | 010001 | 1101 |
| D30.4 | 100 | 11110 | 011110 | 0010 | 100001 | 1101 |
| D31.4 | 100 | 11111 | 101011 | 0010 | 010100 | 1101 |


| Data Byte Name | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HGF | EDCBA | abcdei | fghj | abcdei | fghj |
| D0. 5 | 101 | 00000 | 100111 | 1010 | 011000 | 1010 |
| D1. 5 | 101 | 00001 | 011101 | 1010 | 100010 | 1010 |
| D2. 5 | 101 | 00010 | 101101 | 1010 | 010010 | 1010 |
| D3. 5 | 101 | 00011 | 110001 | 1010 | 110001 | 1010 |
| D4. 5 | 101 | 00100 | 110101 | 1010 | 001010 | 1010 |
| D5. 5 | 101 | 00101 | 101001 | 1010 | 101001 | 1010 |
| D6. 5 | 101 | 00110 | 011001 | 1010 | 011001 | 1010 |
| D7. 5 | 101 | 00111 | 111000 | 1010 | 000111 | 1010 |
| D8. 5 | 101 | 01000 | 111001 | 1010 | 000110 | 1010 |
| D9.5 | 101 | 01001 | 100101 | 1010 | 100101 | 1010 |
| D10.5 | 101 | 01010 | 010101 | 1010 | 010101 | 1010 |
| D11.5 | 101 | 01011 | 110100 | 1010 | 110100 | 1010 |
| D12.5 | 101 | 01100 | 001101 | 1010 | 001101 | 1010 |
| D13.5 | 101 | 01101 | 101100 | 1010 | 101100 | 1010 |
| D14.5 | 101 | 01110 | 011100 | 1010 | 011100 | 1010 |
| D15.5 | 101 | 01111 | 010111 | 1010 | 101000 | 1010 |
| D16.5 | 101 | 10000 | 011011 | 1010 | 100100 | 1010 |
| D17.5 | 101 | 10001 | 100011 | 1010 | 100011 | 1010 |
| D18.5 | 101 | 10010 | 010011 | 1010 | 010011 | 1010 |
| D19.5 | 101 | 10011 | 110010 | 1010 | 110010 | 1010 |
| D20.5 | 101 | 10100 | 001011 | 1010 | 001011 | 1010 |
| D21.5 | 101 | 10101 | 101010 | 1010 | 101010 | 1010 |
| D22.5 | 101 | 10110 | 011010 | 1010 | 011010 | 1010 |
| D23.5 | 101 | 10111 | 111010 | 1010 | 000101 | 1010 |
| D24.5 | 101 | 11000 | 110011 | 1010 | 001100 | 1010 |
| D25.5 | 101 | 11001 | 100110 | 1010 | 100110 | 1010 |
| D26.5 | 101 | 11010 | 010110 | 1010 | 010110 | 1010 |
| D27.5 | 101 | 11011 | 110110 | 1010 | 001001 | 1010 |
| D28.5 | 101 | 11100 | 001110 | 1010 | 001110 | 1010 |
| D29.5 | 101 | 11101 | 101110 | 1010 | 010001 | 1010 |
| D30.5 | 101 | 11110 | 011110 | 1010 | 100001 | 1010 |
| D31.5 | 101 | 11111 | 101011 | 1010 | 010100 | 1010 |

Valid Data Characters (SC/ $\overline{\mathbf{D}}=$ LOW) (continued)

| Data Byte <br> Name | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HGF | EDCBA | abcdei | fghj | abcdei | fghi |
| D0. 6 | 110 | 00000 | 100111 | 0110 | 011000 | 0110 |
| D1. 6 | 110 | 00001 | 011101 | 0110 | 100010 | 0110 |
| D2. 6 | 110 | 00010 | 101101 | 0110 | 010010 | 0110 |
| D3. 6 | 110 | 00011 | 110001 | 0110 | 110001 | 0110 |
| D4. 6 | 110 | 00100 | 110101 | 0110 | 001010 | 0110 |
| D5. 6 | 110 | 00101 | 101001 | 0110 | 101001 | 0110 |
| D6. 6 | 110 | 00110 | 011001 | 0110 | 011001 | 0110 |
| D7. 6 | 110 | 00111 | 111000 | 0110 | 000111 | 0110 |
| D8. 6 | 110 | 01000 | 111001 | 0110 | 000110 | 0110 |
| D9.6 | 110 | 01001 | 100101 | 0110 | 100101 | 0110 |
| D10.6 | 110 | 01010 | 010101 | 0110 | 010101 | 0110 |
| D11.6 | 110 | 01011 | 110100 | 0110 | 110100 | 0110 |
| D12.6 | 110 | 01100 | 001101 | 0110 | 001101 | 0110 |
| D13.6 | 110 | 01101 | 101100 | 0110 | 101100 | 0110 |
| D14.6 | 110 | 01110 | 011100 | 0110 | 011100 | 0110 |
| D15.6 | 110 | 01111 | 010111 | 0110 | 101000 | 0110 |
| D16.6 | 110 | 10000 | 011011 | 0110 | 100100 | 0110 |
| D17.6 | 110 | 10001 | 100011 | 0110 | 100011 | 0110 |
| D18.6 | 110 | 10010 | 010011 | 0110 | 010011 | 0110 |
| D19.6 | 110 | 10011 | 110010 | 0110 | 110010 | 0110 |
| D20.6 | 110 | 10100 | 001011 | 0110 | 001011 | 0110 |
| D21.6 | 110 | 10101 | 101010 | 0110 | 101010 | 0110 |
| D22.6 | 110 | 10110 | 011010 | 0110 | 011010 | 0110 |
| D23.6 | 110 | 10111 | 111010 | 0110 | 000101 | 0110 |
| D24.6 | 110 | 11000 | 110011 | 0110 | 001100 | 0110 |
| D25.6 | 110 | 11001 | 100110 | 0110 | 100110 | 0110 |
| D26.6 | 110 | 11010 | 010110 | 0110 | 010110 | 0110 |
| D27.6 | 110 | 11011 | 110110 | 0110 | 001001 | 0110 |
| D28.6 | 110 | 11100 | 001110 | 0110 | 001110 | 0110 |
| D29.6 | 110 | 11101 | 101110 | 0110 | 010001 | 0110 |
| D30.6 | 110 | 11110 | 011110 | 0110 | 100001 | 0110 |
| D31.6 | 110 | 11111 | 101011 | 0110 | 010100 | 0110 |


| Data Byte <br> Name | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HGF | EDCBA | abcdei | fghj | abcdei | fghj |
| D0. 7 | 111 | 00000 | 100111 | 0001 | 011000 | 1110 |
| D1. 7 | 111 | 00001 | 011101 | 0001 | 100010 | 1110 |
| D2.7 | 111 | 00010 | 101101 | 0001 | 010010 | 1110 |
| D3.7 | 111 | 00011 | 110001 | 1110 | 110001 | 0001 |
| D4.7 | 111 | 00100 | 110101 | 0001 | 001010 | 1110 |
| D5.7 | 111 | 00101 | 101001 | 1110 | 101001 | 0001 |
| D6. 7 | 111 | 00110 | 011001 | 1110 | 011001 | 0001 |
| D7. 7 | 111 | 00111 | 111000 | 1110 | 000111 | 0001 |
| D8.7 | 111 | 01000 | 111001 | 0001 | 000110 | 1110 |
| D9.7 | 111 | 01001 | 100101 | 1110 | 100101 | 0001 |
| D10.7 | 111 | 01010 | 010101 | 1110 | 010101 | 0001 |
| D11.7 | 111 | 01011 | 110100 | 1110 | 110100 | 1000 |
| D12.7 | 111 | 01100 | 001101 | 1110 | 001101 | 0001 |
| D13.7 | 111 | 01101 | 101100 | 1110 | 101100 | 1000 |
| D14.7 | 111 | 01110 | 011100 | 1110 | 011100 | 1000 |
| D15.7 | 111 | 01111 | 010111 | 0001 | 101000 | 1110 |
| D16.7 | 111 | 10000 | 011011 | 0001 | 100100 | 1110 |
| D17.7 | 111 | 10001 | 100011 | 0111 | 100011 | 0001 |
| D18.7 | 111 | 10010 | 01001 | 0111 | 010011 | 0001 |
| D19.7 | 111 | 10011 | 110010 | 1110 | 110010 | 0001 |
| D20.7 | 111 | 10100 | 001011 | 0111 | 001011 | 0001 |
| D21.7 | 111 | 10101 | 101010 | 1110 | 101010 | 0001 |
| D22.7 | 111 | 10110 | 011010 | 1110 | 011010 | 0001 |
| D23.7 | 111 | 10111 | 111010 | 0001 | 000101 | 1110 |
| D24.7 | 111 | 11000 | 110011 | 0001 | 001100 | 1110 |
| D25.7 | 111 | 11001 | 100110 | 1110 | 100110 | 0001 |
| D26.7 | 111 | 11010 | 010110 | 1110 | 010110 | 0001 |
| D27.7 | 111 | 11011 | 110110 | 0001 | 001001 | 1110 |
| D28.7 | 111 | 11100 | 001110 | 1110 | 001110 | 0001 |
| D29.7 | 111 | 11101 | 101110 | 0001 | 010001 | 1110 |
| D30.7 | 111 | 11110 | 011110 | 0001 | 100001 | 1110 |
| D31.7 | 111 | 11111 | 101011 | 0001 | 010100 | 1110 |

Valid Special Character Codes and Sequences (SC/D $=$ HIGH) ${ }^{[16]}$

| S.C. Byte Name | S.C. Code Name |  | Bits |  | Current RD- |  | Current RD+ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | HGF | EDCBA | abcdei | fghj | abcdei | fghi |
| K28.0 | C0.0 | (C00) | 000 | 00000 | 001111 | 0100 | 110000 | 1011 |
| K28.1 | C1.0 | (C01) | 000 | 00001 | 001111 | 1001 | 110000 | 0110 |
| K28. 2 | C2.0 | (C02) | 000 | 00010 | 001111 | 0101 | 110000 | 1010 |
| K28.3 | C3.0 | (C03) | 000 | 00011 | 001111 | 0011 | 110000 | 1100 |
| K28.4 | C4.0 | (C04) | 000 | 00100 | 001111 | 0010 | 110000 | 1101 |
| K28.5 | C5.0 | (C05) | 000 | 00101 | 001111 | 1010 | 110000 | 0101 |
| K28.6 | C6.0 | ( CO 6 ) | 000 | 00110 | 001111 | 0110 | 110000 | 1001 |
| K28.7 | C7.0 | (C07) | 000 | 00111 | 001111 | 1000 | 110000 | 0111 |
| K23.7 | C8.0 | (C08) | 000 | 01000 | 111010 | 1000 | 000101 | 0111 |
| K27.7 | C9.0 | (C09) | 000 | 01001 | 110110 | 1000 | 001001 | 0111 |
| K29.7 | C10.0 | (C0A) | 000 | 01010 | 101110 | 1000 | 010001 | 0111 |
| K30.7 | C11.0 | ( COB ) | 000 | 01011 | 011110 | 1000 | 100001 | 0111 |
| Reserved | C12.0 | (COC) | 000 | 01100 |  |  |  |  |
| : | : | : | : | : |  |  |  |  |
| Reserved | C31.0 | (C1F) | 000 | 11111 |  |  |  |  |
| Idle | C0.1 | (C20) | 001 | 00000 | -K28.5+, D21.4, D21.5, D21.5, repeat ${ }^{17}$ |  |  |  |
| R_RDY | C1. 1 | (C21) | 001 | 00001 | -K28.5+, D21.4, D10.2, D10.2,repeat ${ }^{18]}$ |  |  |  |
| EOFXX | C 2.1 | (C22) | 001 | 00010 | $-\mathrm{K} 28.5, \mathrm{Dn} \cdot \mathrm{xxx}^{[19]}$ |  | $+\mathrm{K} 28.5, \mathrm{Dn} . \mathrm{xxxi}[19]$ |  |
| Reserved | C3. 1 | (C23) | 001 | 00011 |  |  |  |  |
| : | : | : | : | : |  |  |  |  |
| Reserved | C31.6 | (CDF) | 110 | 11111 |  |  |  |  |
| Exception | C0.7 | (CE0) | 111 | 00000 | <Code Rule Violation> ${ }^{\text {[20] }}$ |  |  |  |
| -K28.5 | C1. 7 | (CE1) | 111 | 00001 | 001111 | $1010{ }^{[21]}$ | 001111 | $1010^{[21]}$ |
| +K28.5 | C2. 7 | (CE2) | 111 | 00010 | 110000 | $0101^{[22]}$ | 110000 | $0101^{\text {[22] }}$ |
| Reserved | C3. 7 | (CE3) | 111 | 00011 |  |  |  |  |
| Exception | C4. 7 | (CE4) | 111 | 00100 | $<$ Running Disparity Violation> ${ }^{[23]}$ |  |  |  |
| Reserved | C5. 7 | (CE5) | 111 | 00101 |  |  |  |  |
| : | : | : | : | : |  |  |  |  |
| Reserved | C31.7 | (CFF) | 111 | 11111 |  |  |  |  |

## Notes:

16. Notation for Special Character Byte Name is consistent with Fibre Channel and ESCON naming conventions. Special Character Code Name is intended to describe binary information present on I/O pins. Common usage for the name can either be in the form used for describing Data patterns (i.e., C0.0 through C31.7), or in hex notation (i.e., $\mathrm{C} n \mathrm{n}$ where $\mathrm{nn}=$ the specified value between 00 and FF ).
17. $\mathbf{C} 20=$ Transmit Negative K28.5 (-K28.5+) disregarding Current RD when input is held for only one byte time. If held longer, transmitter begins sending the repeating transmit sequence -K28.5+, D21.4, D21.5, D21.5, (repeat all four bytes)... defined in X3T9.3 as the primitive signal "Idle word." This Special Character input must be held for four (4) byte times or multiples of four bytes or it will be truncated by the new data.

Receiver will never output this Special Character, since K28.5 is decoded as C 05 , and the subsequent bytes are decoded as data.
18. $\mathrm{C} 21=$ Transmit Negative K 28.5 ( $-\mathrm{K} 28.5+$ ) disregarding Current RD when input is held for only one byte time. If held longer, transmitter begins sending the repeating transmit sequence $-\mathrm{K} 28.5+$, D21.4, D10.2, D10.2,(repeat all four bytes)... defined in X3T9.3 as the primitive signal "Receiver_Ready (R_RDY)."This Special Character input must be held for four (4) byte times or multiples of four bytes or it will be truncated by the new data.
Receiver will never output this Special Character, since K28.5 is decoded as C 05 , and the subsequent bytes are decoded as data.

Notes (continued):
19. $\mathrm{C} 22=$ Transmit either $-\mathrm{K} 28.5+$ or $+\mathrm{K} 28.5-$ as determined by Current RD and modify the Transmission Character that follows, by setting its least significant bit to 1 or 0 . If Current RD at the start of the following character is plus $(+)$ the LSB is set to 0 , and if Current RD is minus ( - ) the LSB becomes 1. This modification allows construction of X3T9.3 "EOF" frame delimiters wherein the second data byte is determined by the Current RD.
For example, to send "EOFdt" the controller could issue the sequence C22-D21.4-D21.4-D21.4, and the HOTLink Transmitter will send either K28.5-D21.4-D21.4-D21.4 or K28.5-D21.5-D21.4-D21.4 based on Current RD. Likewise to send "EOFdti" the controller could issue the sequence C22-D10.4-D21.4-D21.4, and the HOTLink Transmitter will send either K28.5-D10.4-D21.4D21.4 or K28.5-D10.5-D21.4-D21.4 based on Current RD.
Receiver will never output this Special Character, since K28.5 is decoded as $\mathbf{C} 05$, and the subsequent bytes are decoded as data.
20. $\mathrm{CE} 0=$ Transmit a deliberate code rule violation. The code chosen for this function follows the normal Running Disparity rules. Transmis-
sion of this Special Character has the same effect as asserting SVS $=$ HIGH.
Receiver will only output this Special Character if the Transmission Character being decoded is not found in the tables.
21. CE1 $=$ Transmit Negative K28.5 (-K28.5+) disregarding Current RD.
Receiver will only output this Special Character if K28.5 is received with the wrong running disparity. Receiver will output CE1 if -K28.5 is received with RD+, otherwise K 28.5 is decoded as C05.
22. CE2 $=$ Transmit Positive K28.5 (+K28.5-) disregarding Current RD. Receiver will only output this Special Character if K28.5 is received with the wrong running disparity. Receiver will output CE2 if +K 28.5 is received with RD-, otherwise K28.5 is decoded as C05.
23. CE4 = Transmit the same deliberate code rule violation as is sent by asserting CE0.
Receiver will only output this Special Character if the Transmission Characterbeing decoded is found in the tables, but Running Disparity does not match.

## Ordering Information

| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY7B921-DC | D22 | Commercial |
| CY7B921-JC | J64 |  |
| CY7B921-LC | L64 |  |
| CY7B921-PC | P21 |  |
| CY7B921-JI | J64 |  |
| CY7B921-PI | P21 |  |
| CY7B921-DMB | D22 | Military |
| CY7B921-LMB | L64 |  |


| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY7B922-DC | D22 | Commercial |
| CY7B922-JC | J64 |  |
| CY7B922-LC | L64 |  |
| CY7B922-PC | P21 |  |
| CY7B922-JI | J64 |  |
| CY7B922-PI | P21 |  |
| CY7B922-DMB | D22 | Military |
| CY7B922-LMB | L64 |  |


| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY7B923-DC | D22 | Commercial |
| CY7B923-JC | J64 |  |
| CY7B923-LC | L64 |  |
| CY7B923-PC | P21 |  |
| CY7B923-JI | J64 |  |
| CY7B923-PI | P21 |  |
| CY7B923-DMB | D22 | Military |
| CY7B923-LMB | L64 |  |


| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY7B931-DC | D22 | Commercial |
| CY7B931-JC | J64 |  |
| CY7B931-LC | L64 |  |
| CY7B931-PC | P21 |  |
| CY7B931-JI | J64 | Industrial |
| CY7B931-PI | P21 |  |
| CY7B931-DMB | D22 | Military |
| CY7B931-LMB | L64 |  |


| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY7B932-DC | D22 | Commercial |
| CY7B932-JC | J64 |  |
| CY7B932-LC | L64 |  |
| CY7B932-PC | P21 |  |
| CY7B932-JI | J64 | Industrial |
| CY7B932-PI | P21 |  |
| CY7B932-DMB | D22 | Military |
| CY7B932-LMB | L64 |  |


| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| CY7B933-DC | D22 | Commercial |
| CY7B933-JC | J64 |  |
| CY7B933-LC | L64 |  |
| CY7B933-PC | P21 |  |
| CY7B933-JI | J64 |  |
| CY7B933-PI | P21 |  |
| CY7B933-DMB | D22 | Military |
| CY7B933-LMB | L64 |  |

MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OHT}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OLT}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OHE}}$ | $1,2,3$ |
| $\mathrm{~V}_{\text {OLE }}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OST}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IHT}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{ILT}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IHE}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{ILE}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IHT}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{ILT}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IHE}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{ILE}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{DIFF}}$ | $1,2,3$ |
| $\mathrm{~V}_{\text {IHH }}$ | $1,2,3$ |
| $\mathrm{~V}_{\text {ILL }}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{CKR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CKW}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CKX}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{B}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CPWH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CPWL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CPRH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CPRL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CPXH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{CPXL}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RH}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{DS}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {PRH }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {PRL }}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{A}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SD }}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{ROH}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SEND }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SENP }}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HEN}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PDR}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {PPWH }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {PPWL }}$ |  |
|  |  |

## Features

- Output pair skew <100 ps typical (250 max.)
- All outputs skew <300 ps typical (750 max.)
- 15- to $\mathbf{8 0}-\mathrm{MHz}$ operation
- User-selectable output functions
-Selectable output skew to 18 ns
- Inverted and non-inverted outputs
-Outputs at $1 / 2$ and $1 / 4$ input freq.
-Outputs at $2 x$ and $4 x$ input freq.
- Zero input to output delay
- 50\% duty-cycle outputs
- Symmetrical output drivers
$- \pm 24 \mathrm{~mA}$ TTL levels (CY7B991)
$- \pm 50 \mathrm{~mA}$ CMOS levels (CY7B992)
-Drive terminated lines $50 \Omega$ lines
- Low operating current: $<65 \mathrm{~mA}$
- 32-pin PLCC/LCC package


## Functional Description

The CY7B991 and CY7B992 Programmable Skew Clock Buffers (PSCB) offer user-selectable control over system clock functions. These multiple-output clock drivers provide the system integrator with functionsnecessary to optimize the timing of high-performance computer systems. Eight individual drivers, arranged as four pairsofuser-controllable outputs, caneach drive terminated transmission lines with impedancesas low as $50 \Omega$ while delivering minimal and specified output skews and full-swing logic levels (CY7B991 TTL or CY7B992CMOS).
Each output can be hardwired to one of nine delay or function configurations. Delay increments of 0.7 to 1.5 ns are determinedby the operating frequency with out-

## Programmable Skew Clock Buffer (PSCB)

puts able to skew up to $\pm 6$ time units from their nominal "zero" skew position. The completely integrated PLL allows external load and transmission line delay effects to be canceled. When this "zero delay" capability of the PSCB is combined with the selectable output skew functions, the user can create Output-to-Output delays of up to $\pm 12$ time units.
Divide-by-two and Divide-by-four output functionsare provided for additional flexibility in designing complex clock systems. When combined with the internal PLL, these divide functions allow distribution of a low-frequency clock that can be multiplied by two or four at the clock destination. This facility minimizes clock distribution difficulty while allowingmaximumsystem clock speed and flexibility.

## Logic Block Diagram



## Pin Configurations

PLCC/LCC


## Pin Definitions

| Signal Name |  |  |
| :--- | :---: | :--- |
| I/O |  | Description |
| REF | I | Reference frequency input. This input supplies the frequency and timing against which all functional <br> variation ismeasured. |
| FB | I | PLL feedback input (typically connected to one of the eight outputs). <br> FS |
| 1F0, 1F1 | I | Three-state frequency range select. See Table 1. |
| 2F0, 2F1 | I | Three-state function select inputs for output pair 1 (1Q0, 1Q1). See Table 2. |
| 3F0, 3F1 | I | Three-state function select inputs for output pair 2 (2Q0, 2Q1). See Table 2. |
| 4F0, 4F1 | I | Three-state function seiect inputs for output pair 3 (3Q0, 3Q1). See Table 2. |
| TEST | I | Test mode select. In normal operation, this input will be wired to GND. |
| 1Q0, 1Q1 | O | Output pair 1. See Table 2. |
| 2Q0, 2Q1 | O | Output pair 2. See Table 2. |
| 3Q0, 3Q1 | O | Output pair 3. See Table 2. |
| 4Q0, 4Q1 | O | Output pair 4. See Table 2. |
| VCCN | PWR | Power supply for output drivers. |
| VCCO | PWR | Power supply for internal circuitry. |
| GND | PWR | Ground. |

## Block Diagram Description

## Phase Frequency Detector and Filter

These two blocks accept inputs from the reference frequency (REF) input and the feedback ( FB ) input and generate correction information to control the frequency of the Voltage-Controlled Oscillator(VCO). These blocks, along with the VCO, form a Pha-se-Locked Loop (PLL) that tracks the incoming REF signal.

## VCO and Time Unit Generator

The VCO accepts analog control inputs from the PLL filter block and generates a frequency that is used by the time unit generator to create discrete time units that are selected in the skew select matrix. The operationalrange of the VCO is determined by the FS control pin . The time unit ( $\mathrm{t}_{\mathrm{U}}$ ) is determined by the operating frequency of the device and the level of the FS pin as shown in Table 1.

Table 1. Frequency Range Select and $t_{U}$ Calculation ${ }^{[1]}$

| FS ${ }^{[2]}$ | $\mathbf{f l Q 0}_{\text {( }} \mathbf{( M H z )}$ |  | $\begin{gathered} \mathbf{t}_{\mathrm{U}}=\frac{1}{\mathbf{f}_{1 Q 0} \times \mathrm{N}} \\ \text { where } \mathbf{N}= \end{gathered}$ | Approximate Frequency At Which $\mathrm{t}_{\mathrm{U}}=1.0 \mathrm{~ns}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. |  |  |
| LOW | 15 | 30 | 44 ns | 22.7 MHz |
| MID | 25 | 50 | 26 ns | 37.5 MHz |
| HIGH | 40 | 80 | 16 ns | 62.5 MHz |

## Note:

1. For all three-state inputs, HIGH indicates a connection to $\mathrm{V}_{\mathrm{CC}}$, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to $\mathrm{V}_{\mathrm{Cd}}$ 2.
2. FS level is determined by output frequency on 1 Q 0 .

## Skew Select Matrix

The skew select matrix is comprised of four independent sections. Each section has two low-skew, high-fanout drivers (xQ0, xQ 1 ), and two corresponding three-state function select ( $\mathrm{xF} 0, \mathrm{xF} 1$ ) inputs. Table 2 below shows the nine possible output functions for each section as determined by the function select inputs. All times are measured with respect to the REF input assuming that the output connected to the FB input has $0 \mathrm{t}_{\mathrm{U}}$ selected.

Table 2. Programmable Skew Configurations ${ }^{[1]}$

| Function Selects |  | Output Functions |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 1F1,2F1, } \\ & \text { 3F1,4F1 } \end{aligned}$ | $\begin{aligned} & \mathbf{1 F 0 , 2 F 0 ,} \\ & \mathbf{3 F 0}, 4 \mathrm{~F} 0 \end{aligned}$ | $\begin{aligned} & 1 \mathrm{Q} 0,1 \mathrm{Q1}, \\ & 2 \mathrm{Q}, 2 \mathrm{Q} 1 \end{aligned}$ | 3Q0, 3Q1 | 4Q0, 4Q1 |
| LOW | LOW | $-4 \mathrm{t}_{\mathrm{U}}$ | Divide by 2 | Divide by 2 |
| LOW | MID | $-3 \mathrm{t}_{\mathrm{U}}$ | $-6 t_{U}$ | $-6 \mathrm{t}_{\mathrm{U}}$ |
| LOW | HIGH | $-2 \mathrm{t}_{\mathrm{U}}$ | $-4 t_{U}$ | $-4 t_{U}$ |
| MID | LOW | $-1 \mathrm{t}_{\mathrm{U}}$ | $-2 t_{U}$ | $-2 \mathrm{t}_{\mathrm{U}}$ |
| MID | MID | $0 \mathrm{t}_{\mathrm{U}}$ | $0 \mathrm{t}_{\mathrm{U}}$ | $0 \mathrm{t}_{\mathrm{U}}$ |
| MID | HIGH | $+1 \mathrm{t}_{\mathrm{U}}$ | $+2 \mathrm{t}_{\mathrm{U}}$ | $+2 \mathrm{t}_{\mathrm{U}}$ |
| HIGH | LOW | $+2 \mathrm{t}_{\mathrm{U}}$ | $+4 \mathrm{t}_{\mathrm{U}}$ | $+4 \mathrm{t}_{\mathrm{U}}$ |
| HIGH | MID | $+3 \mathrm{t}_{\mathrm{U}}$ | $+6 \mathrm{t}_{\mathrm{U}}$ | $+6 \mathrm{t}_{\mathrm{U}}$ |
| HIGH | HIGH | $+4 \mathrm{t}_{\mathrm{U}}$ | Divide by 4 | Inverted |

SEMICONDUCTOR

Figure 1. Typical Outputs with FB Connected to a Zero-Skew Output ${ }^{3]}$

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots \ldots \ldots \ldots \ldots . .$.
Ambient Temperaturewith
Power Applied ........................... . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Input Voltage ....................... -0.5 V to +7.0 V
Output Current into Outputs (LOW) ................. 64 mA
Static Discharge Voltage .............................. $>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)
Latch-UpCurrent ................................. $\quad>200 \mathrm{~mA}$
Notes:
3 FB connected to an output selected for "zero" skew (i.e., $x F 1=x F 0=$ MID)
4. Indicates case temperature.

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $\left.{ }^{4}\right]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

FB Input REF Input

| $\begin{aligned} & 1 F x \\ & 2 F x \end{aligned}$ | $\begin{aligned} & 3 F x \\ & 4 F x \end{aligned}$ |  |
| :---: | :---: | :---: |
| (N/A) | LM | $-6 \mathrm{t}_{\mathrm{u}}$ |
| LL | LH | $-4 \mathrm{t}_{\mathrm{U}}$ |
| LM | (N/A) | $-3 t_{u}$ |
| LH | ML | $-2 t_{u}$ |
| ML | (N/A) | $-1 t_{u}$ |
| MM | MM | Otu |
| MH | (N/A) | $+1 \mathrm{tu}^{\prime}$ |
| HL | MH | $+2 \mathrm{tu}^{\text {u }}$ |
| HM | ( $\mathrm{N} / \mathrm{A}$ ) | $+3 \mathrm{tu}$ |
| HH | HL | $+4 \mathrm{t}_{\mathrm{U}}$ |
| ( $\mathrm{N} / \mathrm{A}$ ) | HM | $+6 \mathrm{u}$ |
| (N/A) | LL/HH | DIVIDED |
| (N/A) | HH | INVERT |



Electrical Characteristics Over the Operating Range ${ }^{[5]}$

| Parameter | Description | Test Conditions | CY7B991 |  | CY7B992 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2.4 |  |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-50 \mathrm{~mA}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.75$ |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.45 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=50 \mathrm{~mA}$ |  |  |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (REF and FB inputs only) |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}-1.35$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (REF and FB inputs only) |  | $-0.5$ | 0.8 | -0.5 | 1.35 | V |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Leakage Current (REF and FB inputs only) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }} \geq 3.0 \mathrm{~V}$ |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Leakage Current (REF and FB inputs only) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }} \leq 0.4 \mathrm{~V}$ | $-500$ |  | - 500 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[6]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \\ & \left(25^{\circ} \mathrm{C} \text { only }\right) \end{aligned}$ |  | $-250$ |  | -250 | mA |
| $\mathrm{I}_{\mathrm{CCQ}}$ | Operating Current Used by InternalCircuitry | $\mathrm{V}_{\mathrm{CCN}}=\mathrm{V}_{\mathrm{CCO}}=$ Max. $^{\text {, }}$ Input Selects Open, $\mathrm{f}_{\text {MAX }}$ |  | 65 |  | 65 | mA |
| $\mathrm{I}_{\mathrm{CCN}}$ | Output Buffer Current |  |  | TBD |  | TBD | $\begin{gathered} \mathrm{mA} / \\ \mathrm{MHz} / \mathrm{pF} \\ \hline \end{gathered}$ |

Capacitance ${ }^{[7]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:
5. See the last page of this specification for Group A subgroup testing information.
6. Tested one output at a time, output shorted for less than one second, less than $10 \%$ duty cycle. Room temperature only.
7. Applies to REF and FB inputs only. Tested initially and after anydesign or process changes that may affect these parameters.

## AC Test Loads and Waveforms



TTL AC Test Load (CY7B991)


CMOS AC Test Load (CY7B992)


TTL Input Test Waveform (CY7B991)


CMOS Input Test Waveform (CY7B992)

SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[5, ~ 8]}$

| Parameters |  |  | CY7B991-7 |  |  | CY7B992-7 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Description |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{f}_{\text {REF }}$ | Operating Clock Frequency in MHz | FS $=$ LOW $^{[1]}$ | 15 |  | 30 | 15 |  | 30 | MHz |
|  |  | FS $=$ MID ${ }^{[1]}$ | 25 |  | 50 | 25 |  | 50 |  |
|  |  | FS $=\mathrm{HIGH}^{[1]}$ | 40 |  | 80 | 40 |  | 80 ${ }^{[9]}$ |  |
| $\mathrm{t}_{\text {RPWH }}$ | REF Pulse Width HIGH |  | 5.0 |  |  | 5.0 |  |  | ns |
| $\mathrm{t}_{\text {RPWL }}$ | REF Pulse Width LOW |  | 5.0 |  |  | 5.0 |  |  | ns |
| $\mathrm{t}_{\text {RRISE }}$ | REF Rise Time ( $1.0 \mathrm{~V}-2.0 \mathrm{~V}$ ) |  |  |  | 3.0 |  |  | 5.0 | ns |
| $\mathrm{t}_{\text {RFALL }}$ | REF Fall Time (2.0V - 1.0 V ) |  |  |  | 3.0 |  |  | 5.0 | ns |
| $\mathrm{t}_{\mathrm{U}}$ | Programmable Skew Unit |  | See Table 2. |  |  |  |  |  |  |
| $\mathrm{t}_{\text {UE }}$ | Programmable Skew Unit Error ${ }^{[10]}$ |  |  | 0.0 | $\pm 0.7$ |  | 0.0 | $\pm 0.7$ | ns |
| ${ }^{\text {t SKEWPR }}$ | Zero Output Matched-Pair Skew (XQ0, XQ1) ${ }^{[11, ~ 12]}$ |  |  | 0.1 | 0.25 |  | 0.1 | 0.25 | ns |
| $\mathrm{t}_{\text {SKEW0 }}$ | Zero Output Skew (All Outputs) ${ }^{[11,13]}$ |  |  | 0.3 | 0.75 |  | 0.3 | 0.75 | ns |
| ${ }_{\text {tSKEW1 }}$ | Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) ${ }^{[11,14]}$ |  |  | 0.6 | 1.0 |  | 0.6 | 1.0 | ns |
| ${ }^{\text {tSKEW2 }}$ | Output Skew (Rise-Fall,Nominal-Inverted,DividedDivided) ${ }^{[11,14]}$ |  |  | 1.0 | 1.5 |  | 1.0 | 1.5 | ns |
| ${ }^{\text {tSKEW3 }}$ | OutputSkew(Rise-Rise,Fall-Fall,DifferentClassOutputs) ${ }^{[11,14]}$ |  |  | 0.7 | 1.2 |  | 0.7 | 1.2 | ns |
| tSKEW4 | OutputSkew (Rise-Fall,Nominal-Divided,DividedInverted) ${ }^{[11,14]}$ |  |  | 1.2 | 1.7 |  | 1.2 | 1.7 | ns |
| tSKEW5 | Device-to-DeviceSkew |  | See Note 15. |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay, REF Rise to FB Rise |  | -0.7 | 0.0 | +0.7 | -0.7 | 0.0 | +0.7 | ns |
| todcv | $\text { Output Duty Cycle Variation }{ }^{[16]}$ |  | -1.0 | 0.0 | +1.0 | -1.0 | 0.0 | +1.0 | ns |
| torise | Output Rise Time ${ }^{[17]}$ |  | 1.0 | 2.0 | 3.0 | 1.0 | 3.0 | 5.0 | ns |
| tofall | Output Fall Time ${ }^{[17]}$ |  | 1.0 | 2.0 | 3.0 | 1.0 | 3.0 | 5.0 | ns |
| $\mathrm{t}_{\text {LOCK }}$ | $\text { PLL Lock Time }{ }^{[18]}$ |  |  |  | 0.5 |  |  | 0.5 | ms |

## Notes:

8. Testing levels for the CY7B991 are TTL levels (1.5V to 1.5V). Testing levels for the CY7B992 are CMOS levels ( $\mathrm{V}_{\mathrm{CC}} / 2$ to $\mathrm{V}_{\mathrm{CC}} / 2$ ).
9. Not specified under full load.
10. $\mathrm{t}_{\mathrm{UE}}$ is a measure of the timing error from $\mathrm{t}_{\mathrm{U}}$ as calculated in Table 1. The major contributors to this error include output edge variations, cross talk, and load-induced variations between package pins and between signal lines external to the chip. tue is not cumulative across multiple $\mathrm{t}_{\mathrm{U}}$ delays.
11. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same $t_{U}$ delay has been selected when all are loaded with 50 pF and terminated with $50 \Omega$ to 1.37 V (CY7B991) or $\mathrm{V}_{\mathrm{CC}} 2$ (CY7B992).
12. $\mathrm{t}_{\text {SKEWPR }}$ is defined as the skew between a pair of outputs (XQ0 and XQ1) when all eight outputs are selected for $\mathrm{Ot}_{\mathrm{U}}$.
13. tSKEW0 is defined as the skew between all eight outputs when all are selected for $0 t_{U}$.
14. There are three classes of outputs: Nominal (multiple of $t_{U}$ delay), Inverted (4Q0 and 4Q1 only with $4 F 0=4 F 1=H I G H)$, and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).
15. tSKEW $^{2}$ is the output-to-output skew between two or more devices operating under the same conditions ( $\mathrm{V}_{\mathrm{CC}}$, ambient temperature, air flow, etc.). The maximum variation between two parts is $0.2+$ $\mathrm{t}_{\text {SKEWn }} \# 1+\mathrm{t}_{\text {SKEWn }} \# 2$ where t SKEWn is one of the applicable skew specifications in this table.
16. $t_{\text {ODCV }}$ is the deviation of the output from a $50 \%$ duty cycle. Output pulse width variations are included in tSKEW2 $^{2}$ and tSKEW4 specifications.
17. Output rise and fall times are as specified with outputs loaded with 50 pF and terminated through $50 \Omega$ to 1.37 V (CY7B991) or $\mathrm{V}_{\mathrm{CC}} / 2$ (CY7B992). The measurement is taken between 1.0 V and 2.0 V for the CY7B991 and between $0.2 \mathrm{~V}_{\mathrm{CC}}$ and $0.8 \mathrm{~V}_{\mathrm{CC}}$ for the CY7B992.
18. $t_{\text {LOCK }}$ is the time that is required before synchronization is achieved. Thisspecification is valid only after $\mathrm{V}_{\mathrm{CC}}$ is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until $\mathrm{t}_{\mathrm{PD}}$ is within specified limits.

## AC Timing Diagrams

REF



7B99x-8

## Operational Mode Descriptions



Figure 2. Zero-Skew and/or Zero-Delay Clock Driver

Figure 2 shows the PSCB configured as a zero-skew clock buffer. In this mode the 7B991/992 can be used as the basis for a low-skew clock distribution tree. When all of the function select inputs (xF0, xF 1 ) are left open, the outputs are aligned and may each drive a terminated transmission line to an independent load. The FB input
can be tied to any output in this configuration and the operating frequency range is selected with the FS pin. The low-skew specification, coupled with the ability to drive terminated transmission lines(with impedances as low as 50 ohms ), allows efficient printed circuitboard design.


Figure 3. Programmable-Skew Clock Driver

Figure 3 shows a configuration to equalize skew between metal traces of different lengths. In addition to low skew between outputs, the PSCB can be programmed to stagger the timing of its outputs. The four groups of output pairs can each be programmed to different output timing. Skew timing can be adjusted over a wide range in small increments with the appropriate strapping of the function select pins. In this configuration the 4Q0 output is fed back to FB and configured for zero skew. The other three pairs of outputs are programmed to yield different skews relative to the feedback. By retarding the clock signal on the longer traces or advancing the clock signal on shorter traces, all loads can receive the clock pulse at the same time.
In this illustration the FB input is connected to an output with 0 -ns skew $(\mathrm{xF} 1, \mathrm{xF} 0=\mathrm{MID})$ selected. The internal PLL synchronizes
the FB and REF inputs and aligns their rising edges to insure that all outputs have precise phase and frequency alignment.
Clockskews can be advanced by $\pm 6$ time units ( $\mathrm{t}_{\mathrm{U}}$ ) when using an outputselected for zero skew as the feedback. A wider range of delays is possible if the output connected to FB is also adjusted. Since the definition of "Zero Skew", $+\mathrm{t}_{\mathrm{U}}$, and $-\mathrm{t}_{\mathrm{U}}$ are defined relative to output groups, and since the PLL aligns the rising edges of REF and FB , it is possible to create wider output skews by proper selection of $x F n$ inputs. For example $a+10 t_{\mathrm{U}}$ between REF and 3Qx can be achieved by connecting 1 Q 0 to FB and setting $1 \mathrm{~F} 0=1 \mathrm{~F} 1=$ GND, 3F0 $=$ MID, and 3F1 $=$ High. (Since FB aligns at $-4 \mathrm{t}_{\mathrm{U}}$ and 3 Qx skews to $+6 \mathrm{t}_{\mathrm{U}}$, a total of $+10 \mathrm{t}_{\mathrm{U}}$ skew is realized.) Many other configurationscan be realized by skewing both the output used as the FB input and skewing the other outputs.


Figure 4. Inverted Output Connections
Figure 4 shows an example of the invert function of the PSCB. In this example the 4Q0 output used as the FB input is programmed for invert ( $4 \mathrm{~F} 0=4 \mathrm{~F} 1=\mathrm{HIGH})$ while the other three pairs of outputs are programmed for zero skew. When $4 F 0$ and $4 F 1$ are tied high 4Q0 and 4Q1 become inverted, zero phase outputs. The PLL aligns the rising edge of the FB input with the rising edge of the REF. This causes the 1Q, 2Q, and 3Q outputs to become the "inverted" outputs with respect to the REF input. By selecting which output is connect to FB , it is possible to have 2 inverted and 6 noninvertedoutputs or 6 inverted and 2 non-inverted outputs. The correct configuration would be determined by the need for more (or fewer) inverted outputs. Although not shown, outputs can also be skewed to compensate for metal traces of varying length in addition to inversion.


Figure 5. Frequency Multiplier with Skew Connections

Figure 5 illustrates the PSCB configured as a clock multiplier. The 3 Q 0 output is programmed to divide by four and is fed back to FB This causes the PLL to increase its frequency until the 3 Q 0 and 3Q1 outputs are locked at 20 MHz while the 1Qx and 2Qx outputs run at 80 MHz . The 4Q0 and 4Q1 outputs are programmed to divide by two, which results in a $40-\mathrm{MHz}$ waveform at these outputs. Note that the $20-$ and $40-\mathrm{MHz}$ clocks fall simultaneously and are out of phase on their rising edge. This will allow the designer to use the rising edges of the $1 / 2$ frequency and $1 / 4$ frequency outputs without concern for rising-edge skew. The 2Q0, 2Q1, 1Q0, and 1Q1 outputs run at 80 MHz and are skewed by programming their select inputs accordingly. Note that the FS pin is wired for $80-\mathrm{MHz}$ operationbecause that is the frequency of the fastest output.

Figure 6. Frequency Divider Connections
Figure 6 demonstrates the PSCB in a clock divider application. 2Q0 is fed back to the FB input and programmed to zero skew. 3Qx is programmed to divide by four. 4 Qx is programmed to divide by two. Note that the falling edges of the 4Qx and 3Qx outputs are aligned. This allows use of the rising edges of the $1 / 2$ frequency and $1 / 4$ frequency without concern for skew mismatch. The 1Qx outputs are programmed to zero skew and are aligned with the 2 Qx outputs. In this example, the FS input is grounded to configure the device in the $15-$ to $30-\mathrm{MHz}$ range since the highest frequency output is running at 20 MHz .



Figure 7. Multi-Function Clock Driver

The other functions that are selectable on the 3Qxand 4Qxoutputs include inverted outputs and outputs that offer divide-by- 2 and di-vide-by-4 timing. An inverted output allows the system designer to clock different subsystems on opposite edges, without suffering from the pulse asymmetry typical of non-uniform loading. This functionallows the two subsystems to each be clocked 180 degrees out of phase, but still to be aligned within the skew spec.
The divided outputs offer a zero-delay divider for portions of the system that need the clock to be divided by either two or four, and still remain within a narrow skew of the " 1 X " clock. Without this feature, an external dividerwouldneed to be added, and the propa-
gation delay of the divider would add to the skew between the different clocksignals.
These divided outputs, coupledwith the Phase Locked Loop, allow the PSCB to multiply the clock rate at the REF input by either two or four. This mode will enable the designer to distribute a low-frequency clock between various portions of the system, and then locally multiply the clock rate to a more suitable frequency, while still maintaining the low-skew characteristics of the clock driver. The PSCB can perform all of the functions described above at the same time. It can multiply by two or four while it is dividing by two (or four) at the same time that it is shifting its outputs over a wide range or maintaining zero skew between all outputs.


Figure 8. Board-to-Board Clock Distribution
7B99x-15

The CY7B991/992 can be connected in series to construct a zeroskew clock distribution tree between boards. Delays of the downstream clock buffers can be programmed to compensate for the wire length (i.e., select negative skew equal to the wire delay) necessary to connect them to the master clock source, approximating
a zero-delay clock tree. Cascaded clock buffers will accumulate low-frequencyjitter because of the non-ideal filtering characteristics of the PLL filter. It is not recommended that more than two clock buffers be connected in series.
Ordering Information

| Accuracy <br> (ps) | Ordering Code |  |  |  | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 750 | CY7B991-7JC | J65 | Commercial |  |  |  |
|  | CY7B991-7LC | L55 |  |  |  |  |
|  | CY7B991-7JI | J65 | Industrial |  |  |  |
|  | CY7B991-7LI | L55 |  |  |  |  |
|  | CY7B991-7LMB | L55 | Military |  |  |  |


| Accuracy <br> (ps) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 750 | CY7B992-7JC | J65 | Commercial |
|  | CY7B992-7LC | L55 |  |
|  | CY7B992-7JI | J65 | Industrial |
|  | CY7B992-7LI | L55 |  |
|  | CY7B992-7LMB | L55 | Military |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing
DC Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | 1 |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameters | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\text {RPWH }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {RPWL }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {RRISE }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {RFALL }}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{U}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {UE }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SKEWPR }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SKEW0 }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SKEW1 }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SKEW2 }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SKEW3 }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {SKEW }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {PD }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {ODCV }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {ORISE }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {QFALL }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {LOCK }}$ | $9,10,11$ |

Document \#: 38-00188
INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
Сомм ..... 7
6RISC8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

Section Contents
RISCPage Number
Introduction to RISC ..... 8-1
Device Number
CY7C601A 32-Bit RISC Processor ..... 8-6CY7C604ACY7C605ACY7C611A
CY7C613CY7C614CY7C615
CY7C602A Floating-Point Unit ..... 8-14
Cache Controller and Memory Management Unit ..... 8-20
Cache Controller and Memory Management Unit ..... 8-29
32-Bit RISC Controller ..... 8-39
MBus Memory Controller ..... 8-46
MBus Peripheral I/O Controller ..... 8-47
Interrupt Controller ..... 8-48
CY7C616 MBus-to-SBus Interface Controller ..... 8-49
CY7C617 MBus-to-Video Graphics Controller ..... 8-50
CY7C618 SBus Controller ..... 8-51
CYM6001K SPARCore CPU Module ..... 8-52
CYM6002K SPARCore Dual-CPU Module ..... 8-58
CYM6003K ..... 8-65

## Introduction to RISC

## Introduction

This section provides an overview of the basic concepts and advantages of RISC computer architectures in general and a brief summary of the specific features of Cypress's CY7C600 family of SPARC ${ }^{\circledR}$ RISC microprocessors.

## Scalable Processor Architecture

The Cypress CY7C600 family is an implementation of the SPARC architecture. SPARC, an acronym for Scalable Processor ARChitecture, is the only open, multi-vendor RISC architecture, and it has quickly become an industry standard. The term "scalable" refers to the the fact that SPARC's inherent simplicity allows it to be manufactured in a variety of semiconductor technologies. This characteristic not only enables the CY7C600 SPARC family to scale down in size as process technologies mature, but lends itself to a wide range of system designs. Already, applications for the CY7C600 range from massively parallel multiprocessing supercomputers to desktop and laptop workstations and personal computers, as well as embedded control.

## What is RISC?

RISC, an acronym for Reduced Instruction Set Computer, is a computer architecture emphasizing simplicity and efficiency. RISC designs begin with a necessary and sufficient instruction set. Typically, a few simple operations account for almost all computations. RISC machines are about two to five times faster than machines with traditional complex instruction set architectures. Also, RISC's simpler designs are easier to implement, resulting in shorter design cycles.
RISC architectures are a response to the evolution from assembly language to high-level languages. Assembly language programs occasionally employ elaborate machine instructions, whereas highlevel language compilers rarely do. For example, most C compilers use only about $30 \%$ of the available instructions on CISC machines. Studies show that approximately $80 \%$ of a typical program's computations require only about $20 \%$ of a processor's instruction set.

RISC is to hardware what the UNIX ${ }^{\circledR}$ operating system is to software. The UNIX system proves that operating systems can be both simple and useful. Hardware studies lead to the same conclusion. As advances in semiconductor technology reduce the cost of processing and memory, complex instruction sets become a performance liability. The designers of RISC machines strive for hardware simplicity, with close cooperation between machine architecture
and compiler design. At each step, computer architects must ask: to what extent does a feature improve or degrade performance and is it worth the cost of implementation? Each additional feature, no matter how useful it is in an isolated instance, makes all others perform more slowly by its mere presence.
The goal of RISC architecture is to maximize the effective speed of a design by performing infrequent functions in software, including hardware-only features that yield a net performance gain. Performance gains are measured by conducting detailed studies of large high-level language programs. RISC improves performance by providing the building blocks from which high-level functions can be synthesized without the overhead of general but complex instructions.

## RISC Architecture

The following characteristics are typical of RISC architectures, including the CY7C600 design:

- Single-cycle execution. Most instructions are executed in a single machine cycle.
- Non-destructive three-address architecture. Holding source and destination operands in registers after an operation is completed allows compilers to better utilize the processor's pipeline by more efficiently scheduling instructions to reuse operands.
- Hardwired control with no microcode. Microcode adds a level of complexity and raises the number of cycles per instruction.
- Load/store, register-to-register design. All computational instructions involve registers. Memory accesses are made with only load and store instructions.
- Simple fixed-format instructions with few addressing modes. All instructions are one word long (typically 32 bits) and have few addressing modes.
- Pipelining. The instruction set design allows for the processing of several instructions at the same time.
- High-performance memory. RISC machines have a large number of general-purpose registers (the 7C601A has 136) and large cache memories.
- Migration of functions to software. Only those features that measurably improve performance are implemented in hardware. Programs contain sequences of simple instructions for executing complex functions rather than the complex instructions themselves.
- Simple, efficient instruction pipeline visible to compilers. For example, branches take effect after execution of the following instruction, permitting a fetch of the next instruction during execution of the current instruction.

SPARC is a registered trademark of SPARC International, Inc. Sun- $4^{\text {TM }}$, and NFS ${ }^{\text {TM }}$ are trademarks of Sun Microsystems, Inc. UNIX is a registered trademark of AT\&T Bell Laboratories.
VAX is a registered trademark of Digital Equipment Corporation.

The real keys to enhanced performance are single-cycle execution and keeping the cycle time as short as possible. Many characteristics of RISC architectures, such as load/store and register-to-register design, facilitate single-cycle execution. Simple fixed-format instructions, on the other hand, permit shorter cycles by reducing decoding time.

Note that some of these features, particularly pipelining and highperformance memories, have been used in super-computer designs for many years. The difference is that in RISC architectures these ideas are integrated into a processor with a simple instruction set and no microcode.

Moving functionality from run time to compile time also enhances performance. Functions calculated at compile time do not require further calculating each time the program runs. Furthermore, optimizing compilers can rearrange pipelined instruction sequences and arrange register-to-register operations to reuse computational results.

A new set of simplified design criteria has emerged:

- Instructions should be simple unless there is a good reason for complexity. To be worthwhile, a new instruction that increases cycle time by $10 \%$ must reduce the total number of cycles executed by at least $10 \%$.
- Microcode isn't any faster than sequences of hardwired instructions. Moving software into microcode does not make it better, it just makes it more difficult.
- Fixed-format instructions and pipelined execution are more important than program size. As memory gets cheaper and faster, the space/time tradeoff resolves in favor of time. Reducing space no longer decreases time.
- Compiler technology should use simple instructions to generate more complex instructions. Instead of substituting a complicated microcoded instruction for several simple instructions, which compilers did in the 1970s, optimizing compilers can form sequences of simple, fast instructions out of complex high-level code. Operands can be kept in registers to increase speed even further.


## RISC's Speed Advantage

Using any given benchmark, the performance (P) of a particular computer is inversely proportional to the product of the benchmark's instruction count (I), the average number of clock cycles per instruction (C), and the inverse of the clock speed (S). Assuming that a RISC machine runs at the same clock speed as a corresponding traditional machine, S is identical. The number of clock cycles per instruction (C), is around 1.3 to 1.7 for RISC machines, and between 4 and 10 for traditional machines. This makes the instruction execution rate of RISC machines about 3 to 6 times faster than traditional machines. But because traditional machines have more powerful instructions, RISC machines must execute more instructions for the same program, typically about $10 \%$ to $30 \%$ more. Since RISC machines execute $10 \%$ to $30 \%$ more instructions 3 to 6 times faster, they are about 2 to 5 times faster than traditional machines for executing typical large programs.

$$
P=\frac{1}{\operatorname{IxCx} \frac{1}{S}}
$$

Compiled programs on RISC machines are somewhat larger than compiled programs on traditional machines because several simple instructions replace one complex instruction resulting in decreased code density. All SPARC instructions are 32 bits wide, whereas some instructions on traditional machines are narrower. But the
number of instructions actually executed may not be as great as the increased program size would indicate. A windowed register file, for example, simplifies call/return sequences so that context switches become less expensive.

## CY7C600 Architecture

The CY7C600 family of 32-bit SPARC microprocessors has been partitioned to offer a complete solution for high-performance computer and embedded applications.

The SPARC CPU is comprised of the CY7C601A integer unit (IU), the CY7C602A floating-point unit (FPU), the CY7C604A/ CY7C605A cache controller and memory management units (CMU and CMU-MP), and the CY7C157A cache storage unit (CSU). The CY7C601A communicates with the CY7C602A and the CY7C604A via a 32-bit address bus and a 32-bit instruction/data bus. The CY7C604A also interfaces to Mbus, the SPARC-standard 64-bit multiplexed address/data bus that provides a high bandwidth path to main memory.
The CY7C604A/CY7C605A provide uni- and multiprocessing memory management and cache control functions that, when combined with the CY7C157A SRAMs, provide up to 256 K of zero-wait-state cache memory.
The CY7C611A is a derivative of the CY7C601A, but has been optimized for embedded control applications.
The CY7C601A and CY7C602A operate concurrently. The FPU performs all floating-point calculations with its own set of registers and ALU logic.

## Instruction Categories

The CY7C600 architecture has 62 basic integer instructions. CY7C600 instructions fall into seven basic categories:

- Load and store instructions (the only way to access memory). These instructions use two registers or a register and a constant to calculate the memory address involved. Half-word accesses must be aligned on 2-byte boundaries, word accesses on 4-byte boundaries, and double-word accesses on 8-byte boundaries. These alignment restrictions greatly speed up memory access.
- Arithmetic/logical/shift instructions. These instructions compute a result that is a function of two source operands and then place the result in a register. They perform arithmetic, logical, or shift operations.
- Floating-point and coprocessor instructions. These include floating-point calculations, operations on floating-point registers, and instructions involving the optional coprocessor. Floa-ting-point operations execute concurrently with IU instructions and with other floating-point operations when necessary. This concurrency is transparent to the programmer.
- Control transfer instructions. These include jumps, calls, traps, and branches. Control transfers are usually delayed until after execution of the next instruction so that the pipeline is not emptied every time a control transfer occurs. Thus compilers can be optimized for delayed branching.
- Read/write control register instructions. These include instructions to read and write the contents of various control registers. Generally the source or destination is implied by the instructions.
- Artificial intelligence instructions. These include the tagged arithmetic instructions Tagged Add and Tagged Subtract. Tagged instructions are useful for implementing artificial intelligence languages such as LISP, because tags can automatically indicate to software interpreters the data type of arithmetic operands.
- Multiprocessing instructions. These include two instructions for implementing semaphores in memory: Atomic Load/Store Unsigned Byte, which loads a byte from memory and then sets the location to all 1s, and SWAP, which exchanges the contents of a register and memory location. Both of these instructions are "atomic" or ininterruptible.


## Register Windows

A unique feature contributing to the high performance of the CY7C600 design is its register windows. Because of overlapping registers between adjoining windows, results left in registers by a calling routine automatically become available operands for the called routine, reducing the need for load and store instructions to memory.

According to the architectural specification, there may be anywhere between 2 and 32 register windows, each window having 24 working registers, plus 8 global registers. The CY7C601A has 8 register windows with 24 registers each plus 8 global registers, for a total of 136 registers. This windowed register model simplifies compiler design, speeds procedure calls, and efficiently supports AI programming languages such as Prolog, LISP, and Smalltalk. In addition, they can be alternately configured for fast context switching.

## Traps and Interrupts

The CY7C600 design supports a full set of traps and interrupts. They are handled by a table that supports 128 hardware and 128 software traps. Even though floating-point instructions can execute concurrently with integer instructions, floating-point traps are precise because the FPU supplies (from the table) the address of the instructions that failed.

## Protection

Some CY7C600 instructions are privileged and can only be executed while the processor is in supervisor mode. This instruction execution protection ensures that user programs cannot accidentally alter the state of the machine with respect to its peripherals.

The CY7C600 design also provides memory protection, which is essential for smooth multitasking operation. Memory protection makes it impossible for user programs to corrupt the system, other user programs, or themselves.

## Open Architecture

## Advantages of Open Architecture

The CY7C600 design is the first open RISC architecture, and one of the few open CPU architectures. Standard products are more beneficial than proprietary ones because standards allow users to acquire that most cost-effective hardware and software in a competitive multivendor marketplace. Integrated circuits come from several competing semiconductor vendors, while software is supplied by systems vendors. This advantage is lost when users are limited by a processor with proprietary hardware and software.

RISC architectures, and the CY7C600 design in particular, are easy to implement because they are relatively simple. Since they have short design cycles, RISC machines can absorb new technologies almost immediately, unlike more complicated computer architectures.

## CY7C600 Machines and Other RISC Machines

The CY7C600 design has more similarities to Berkeley's RISC-II architecture than to any other RISC architecture. Like the RISC-II architecture, it uses register windows in order to reduce the number of load/store instructions. The CY7C600 architecture allows 32 register windows, but the initial implementation has 8 windows. The tagged instructions are derived from SOAR, the "Smalltalk On A RISC" processor developed at Berkeley after implementing RISC-II.

CY7C600 systems are designed for optimal floating-point performance and support single-, double-, and extended-precision operands and operations, as specified by the ANIS/IEEE 754 floa-ting-point standard. High floating-point performance results from concurrency of the IU and FPU. The integer unit loads and stores floating-point operands, while the floating-point unit performs calculations. If an error (such as a floating-point exception) occurs, the floating-point unit specifies precisely where the trap took place; execution is expediently resumed at the discretion of the integer unit. Furthermore, the floating-point unit has an internal instruction queue; it can operate while the integer unit is processing unrelated functions.

CY7C600 systems deliver very high levels of performance. The flexibility of the architecture makes future systems capable of delivering performance many times greater than the performance of the initial implementation. Moreover, the openness of the architecture makes it possible to absorb technological advances almost as soon as they occur.

## CY7C600 Product Family

## CY7C601A Integer Unit

The IU is the basic processing engine that executes all of the instruction set except for floating-point operations. The CY7C601A IU contains a large $136 \times 32$ triple-port register file, which is divided into 8 windows. Each window contains 24 working registers and has access to the same 8 global registers. A current window pointer (CWP) filed in the processor state register keeps track of which window is currently active. The CWP is decremented when the processor calls a subroutine and is incremented when the processor returns.
The registers in each window are divided into ins, outs, and locals. Each window shares its ins and outs with adjacent windows. The outs of the previous window are the ins of the current window, and the outs of the current window are the ins of the next window. The globals are equally available to all windows and the locals are unique to each window. The windows are joined together in a circular stack where the outs of the last window are the ins of the first window.

The IU supports a multitasking operating system by providing user and supervisor modes. Some instructions are privileged and can only be executed while the processor is in supervisor mode. Changing from user to supervisor mode requires taking a hardware interrupt or executing a trap instruction.
The IU supports both asynchronous traps (interrupts) and synchronous traps (error conditions and trap instructions). Traps transfer control to an offset within a table. The base address of the table is specified by a trap base register and the offset is a function
of the trap type. Traps are taken before the current instruction causes any changes visible to the programmer and can therefore be considered to occur between instructions.

## CY7C602A Floating-Point Unit

The CY7C602A FPU provides high-performance, IEEE STD-754-1985-compatible single- and double-precision floatingpoint calculations for 7C600 systems and is designed to operate concurrently with the CY7C601A. All address and control signals for memory accesses by the CY7C602A are supplied by the CY7C601A. Floating-point instructions are addressed by the CY7C601A, and are simultaneously latched from the data bus by both the CY7C601A and CY7C602A. Floating-point instructions are concurrently decoded by the CY7C601A and the CY7C602A, but do not begin execution in the CY7C602A until after the instruction is enabled by a signal from the CY7C601A. Pending and currently executing FP instructions are placed in an on-chip queue while the IU continues to execute non-floating-point instructions.
The CY7C602A has a $32 \times 32$-bit data register file for floatingpoint operations. The contents of these registers are transferred to and from external memory under control of the CY7C601A using floating-point load/store instructions. Addresses and control signals for data accesses during a floating-point load or store are supplied by the CY7C601A, while the CY7C602A supplies or receives data. Although the CY7C602A operates concurrently with the CY7C601A, a program containing floating-point computations generates results as if the instructions were being executed sequentially.

## CY7C604A Cache Controller and Memory Management Unit

The CY7C604A Cache Controller and Memory Management Unit (CMU) provides hardware support for a demand-paged virtual memory environment for the CY7C601A processor. The CY7C604A conforms to the standard SPARC architecture definition for memory management. Page size is fixed at 4 kilobytes. The CMU translates 32-bit virtual addresses from the processor into 36-bit physical addresses and provides both write-through and buffered copy-back cache policies. The on-chip context register allows support of up to 4096 contexts.

High-speed address look-up is provided by an on-chip translation lookaside buffer (TLB). Each entry contains the virtual to physical mapping of a 4 -kbyte page. If a virtual address match is detected in one of the TLB entries, the physical address translation contained in that entry will be delivered to the outputs of the CMU. If the virtual address from the processor has no corresponding entry in the CMU, the CMU will automatically perform address translation for the virtual address using on-chip hardware to access a main memory resident three-level page table. Each "matched" TLB entry is checked for protection violation automatically and violations are reported to the Integer Unit as memory exceptions.

The CMU also provides storage for 2048 cache address tags for a 64 -kbyte cache with a 32 -byte line size. The tag entries can be directly written or read by the processor. In normal operation, eleven low-order bits $(15-5)$ of the virtual address from the processor are used to select one of the tag entries in the CY7C604A and its 16-bit
contents are compared on chip with the 16 high-order processor address bits to determine if the cache contains the required data or instruction. This cache hit/miss comparison is then qualified by various built-in protection checks. Pipelined accesses are supported via on-chip registers that capture both address and data from the processor.

The CY7C604A also contains the logic required in a system to implement the byte and half-word write capabilities provided in the SPARC instruction set. Cache tag update is also simplified by an automatic page update on miss feature, which eliminates the need for processor accesses during tag update.

## CY7C605A Cache Controller and Memory Management Unit for Multiprocessor Systems

The CY7C605A Cache Controller and Memory Management Unit is an extension of the CY7C604A for use in multiprocessor systems. The CY7C605A provides the same SPARC reference MMU as the CY7C604A, but adds an enhanced cache controller that incorporates bus snooping and cache coherency protocol required to maintain a multiprocessor cache. The CY7C605A provides a dual-cache tag memory, which allows the CY7C605A to perform bus snooping while it simultaneously supports cache accesses by the CY7C601A. The CY7C605A cache coherency protocol is based on the IEEE Futurebus, which has been recognized as a superior protocol for maintaining cache consistency without degrading processor performance.
The CY7C605A supports direct data intervention, which is the capability of a CY7C605A-based cache to directly supply modified data to another requesting cache without requiring main memory intervention. In addition to direct data intervention, the CY7C605A also supports memory reflection. Memory reflection allows a memory system to automatically update itself during a direct data intervention operation. This feature allows a multiprocessing system to update both a requesting cache and main memory in a single bus operation. The CY7C605A is pin-compatible with the CY7C604A. This feature allows a system to be upgraded from uniprocessor to multiprocessor by modifying the operating system and replacing the CY7C604A with the CY7C605A.

## CY7C157A Cache Storage Unit

The CY7C157A $16 \mathrm{~K} \times 16 \mathrm{CSU}$ is designed to interface easily to and provide maximum performance for the CY7C600 processor. The RAM has registered address inputs and latched data inputs and outputs as well as a self-timed write pulse that greatly simplifies the design of cache memories for the CY7C601A Integer Unit. The device has a single clock that controls loading of the address register, data input latches, data output latches, pipeline control latch, and chip enable register. The chip enable is clocked into a register and pipelined through a control register to condition the output enable. This pipelined design allows a cache that works as an extension of the internal instruction pipeline of the CY7C601A integer unit, thereby maximizing performance. The write enable is edge-activated and self-timed, thereby eliminating the need for the user to generate accurate write pulses in external logic. A separate asynchronous output enable is provided to disable outputs during a write or to allow other devices access to the bus.


Figure 1. Full System Block Diagram

## 32-Bit RISC Processor

## Features

- Reduced Instruction Set Computer (RISC) Architecture
-Simple format instructions
-Most instructions execute in a single cycle
- Very high performance
- 25-, 33-, and $40-\mathrm{MHz}$ clock speeds yield 18, 24, and 29 MIPS sustained throughput respectively
- Very fast interrupt response
-Four-stage pipeline
- Large windowed register file
- 136 general-purpose 32-bit registers
- Registers can be used as eight windows of 24 registers each for low procedure overhead
- Registers can also be used as register banks for fast context switching
- Multiprocessing support
- Large virtual address space
- 32-bit virtual address bus
- 8-bit address space identifier bus
- Hardware pipeline interlocks
- Multitasking support
- User/supervisor modes
—Privileged instructions
- Artificial intelligence support
- High-performance coprocessor interface for user-defined coprocessor
- FPU interface allows concurrent execution of floating-point instructions
- 0.8-micron CMOS technology
- 207-pin grid array package


## Overview

The CY7C601A integer unit is a highspeed CMOS implementation of the SPARC® 32-bit RISC processor. The RISCarchitecture makes possible the creation of a processor that can execute instructions at a rate of one instruction per processorclock. The CY7C601A supports a tightly coupled floating-point interface and coprocessor interface that allows concurrent execution of floating-point, coprocessor, andintegerinstructions.


## Selection Guide

|  | 7C601A-40 | 7C601A-33 | 7C601A-25 |
| :--- | :---: | :---: | :---: |
| MaximumOperating Current (mA) | 650 | 600 | 600 |

[^53]
## Overview (continued)

The CY7C601A SPARC processor provides the following features:
Simple instruction format. All instructions are 32-bits wide and aligned on 32-bit boundaries in memory. The three basic instruction formats feature uniform placement of opcode and address fields.
Register intensive architecture. Most instructions operate on either two registers or one register and a constant, and place the result in a third register. Only load and store instructions access off-chip memory.
Large windowed register file. The processor has 136 on-chip 32-bit registers configured as eight overlapping sets of 24 registers each and eight global registers. This scheme allows compilers to cache local values across subroutine calls and provides a register-based parameter passing mechanism.
Delayed control transfer. The processor always fetches the next instruction after a control transfer, and either executes it or annuls it depending on the state of a bit in the control transfer instruction. This feature allows compilers to rearrange code to place a useful instruction after a delayed control transfer and thereby take better advantage of the processor pipeline.
Concurrent floating-point. Floating-point instructions can execute concurrently with each other and with non-floating-point instructions.
Fast interrupt response. Interrupt inputs are sampled on every clock cycle and can be acknowledged in one to three cycles. The first instruction of an interrupt service routine can be executed within 6 to 8 cycles of receiving the interrupt request.

## The 7C600 Family

The SPARC processor family consists of a CY7C601A integer unit to perform all non-floating-point operations and a CY7C602A floating-point unit (FPU) to perform floating-point arithmetic concurrent with the CY7C601A. Support is also provided for a second generic coprocessor interface. The CY7C601A communicates with external memory via a 32 -bit address bus and a 32 -bit data/instruction bus. In typical data processing applications, the CY7C601A and CY7C602A are combined with a high-performance CY7C604A memory management unit and cache controller and a cache memory implemented with CY7C157A 16-Kbyte x 16 cache RAMS. In many dedicated controller applications the CY7C601A can function by itself with only high-speed local memory.

## Coprocessor Interface

The CY7C601A is the basic processing engine that executes all of the instruction set except for floating-point operations. The CY7C601A and CY7C602A operate concurrently. The CY7C602A recognizes floating-point instructions and places them in a queue while the CY7C601A continues to execute non-floating-point instructions. If the CY7C602A encounters an instruction that will not fit in its queue, the CY7C602A holds the CY7C601A until the instruction can be stored. The CY7C602A contains its own set of registers on which it operates. The contents of these registers are transferred to and from external memory under control of the CY7C601A via floating-point load/store instructions. Processor interlock hardware hides floating-point concurrency from the compiler or assembly language programmer. A program containing floating-point computations generates the same results as if instructions were executed sequentially.

## Registers

The CY7C601A contains a large $136 \times 32$ triple-port register file which is divided into 8 windows, each with 24 working registers and each having access to the same 8 global registers. A current window pointer (CWP) field in the processor state register keeps track of which window is currently active. The CWP is decremented when the processor calls a subroutine and is incremented when the processor returns. The registers in each window are divided into ins, outs, and locals. The eight global registers are shared by all windows and appear as registers 0-7 in each window. Registers 8-15 serve as outs, registers 16-23 as locals, and 24-31 serve as ins. Each window shares its ins and outs with adjacent windows. The outs of the previous window are the ins of the current window, and the outs of the current window are the ins of the next window. The globals are equally available to all windows and the locals are unique to each window. The windows are joined together in a circular stack where the outs of window 7 are the ins of window 0 .

## Multitasking Support

The CY7C601A supports a multitasking operating system by providing user and supervisor modes. Some instructions are privileged and can only be executed while the processor is in supervisor mode. Changing from user to supervisor mode requires taking a hardware interrupt or executing a trap instruction.

## Interrupts and Traps

The CY7C601A supports both asynchronous traps (interrupts) and synchronous traps (error conditions and trap instructions). Traps transfer control to an offset within a table. The base address of the table is specified by a trap base register and the offset is a function of the trap type. Traps are taken before the current instruction causes any changes visible to the programmer and can therefore be considered to occur between instructions.

## Instruction Set Summary

Instructions fall into five basic categories as follows:

1. Load and store instructions. Load and store are the only instructions which access external memory. They use two CY7C601A registers or one CY7C601A register and a signed immediate value to generate the memory address. The instruction destination field specifies either an CY7C601A register, a CY7C602A register, or a coprocessor register as the destination for a load or source for a store. Integer load and store instructions support 8 -, 16-, 32 -, and 64 -bit transfers while floating-point and coprocessor instructions support 32 - and 64-bit accesses.
2. Arithmetic/logical/shift. These instructions compute a result that is a function of two source operands and write the result into a destination register or discard it. They perform arithmetic, tagged arithmetic, logical, and shift operations. An instruction SETHI, useful in creating 32-bit constants in two instructions, writes a 22 -bit constant into the high order bits of a register and zeroes the remaining bits. The contents of any register can be shifted left or right any number of bits in one clock cycle as specified by a register or the instruction itself. The tagged instructions are useful in artificial intelligence applications.
3. Control transfer. Control transfer instructions include jumps, calls, traps and branches. Control transfer is usually delayed so that the instruction immediately following the control transfer (called the delay instruction) is executed before control is transferred to the target location. The delay instruction is always

## Instruction Set Summary (continued)

fetched,however, abit in the control transfer instruction can cause the delay instruction to be nullified if the branch is not taken. This flexibility increases the likelihood that a useful instruction can be placed after the control transfer thereby filling an otherwise unused hole in the processors pipeline. Branch and call instructions use program counter relative displacements. A jump and link instructionuses a registerindirectdisplacementcomputingitstarget address as either the sum of two registers or the sum of a register and a 13 -bit signed immediate value. The branch instruction provides a displacement plus or minus 8 megabytes, and the call instructions 30 -bit displacement allows transfer to almost any address.
4. Read/write control registers. The processor provides special instructions to read and write the contents of the various control registerswithin the machine. These registers include the multiply step register, processor state register, window invalid mask register, and trap base register.
5. Floating-point/coprocessor instructions. These instructions include all floating-point conversion and arithmetic operations as well as future coprocessor instructions. These instructions involve operationsonly on the contents of the register file internal to the CY7C602A or coprocessor.
The instruction set of the processor is summarized in Table 1.

## Registers

Thefollowingsections provide anoverview of the CY7C601Aregisters. The CY7C601A has two types of registers; working registers ( r registers), and control registers. The r registers provide storage for processes, and the control registers keep track of and control the state of the CY7C601A.
r Registers. The r registers (Figure 1) consist of eight 32-bit global registers, and 8 windows, each having twenty-four 32-bit registers. Each two adjacent windows are overlapped in eight


Figure 1. Register Windows
registers. This results in a total of 136 32-bit general purpose registers on the chip.
CY7C601A Control Registers. The CY7C601A control registers contain various addresses and pointers used by the system to control its internal state. They include the program counters (PC and nPC), the processor state register (PSR), the window invalid mask register(WIM), the trap base register (TBR), and the Y register. The following paragraphs briefly describe each:
Processor Status Register (PSR). The processor status register contains fields that describe and control the state of the CY7C601A (see Figure 2).
IU Implementation and IU Version Numbers (IMPL field, $P S R<31: 28>$; VER field, $P S R<27: 24>$ ). These are read-only fields in the PSR. The version number and the implementation number are each set to "0001".
Integer Condition Codes (PSR<23:20>). The integer condition codes consist of four flags: negative, zero, overflow, and carry. Theseflags are set by the conditions occurring during integer logic andarithmeticoperations.
Enable Coprocessor ( $E C$ bit, PSR $<13>$ ). This bit is used to enable the coprocessor. If a coprocessor operation (CPop) is encountered and the EC bit is cleared (i.e., coprocessor disabled), a coprocessor disabled trap is generated.
Enable Floating Point Unit (EF bit, PSR $<12>$ ). This bit is used to enable the floating point unit. If a floating point operation (FPop) is encountered and the EF bit is cleared (i.e., FPU disabled), a floating point disabled trap is generated.
Processor Interrupt Level (PIL field, PSR $<11: 8>$ ). This four bit field sets the CY7C601A interrupt level. The CY7C601A will only acknowledge interrupts greater than the level indicated by the PIL field. Bit 11 is the MSB; bit 8 is the LSB.
Supervisor Mode ( $S$ bit, PSR<7>). $\quad S=1$ indicates that the CY7C601A is in supervisor mode. Supervisor mode can only be entered by a software or hardware trap.


Figure 2. Processor State Register

Table 1. Instruction Set Summary

|  | Inputs | Operation |  | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| 毛 | $\begin{aligned} & \text { LDSB(LDSBA*) } \\ & \text { LDSH(LDSHA*) } \\ & \text { LDUB(LDUBA*) } \\ & \text { LDUH(LDUHA*) } \\ & \text { LD(LDA*) } \\ & \text { LDD(LDDA*) } \end{aligned}$ | Load Signed Byte <br> Load Signed Halfword <br> Load Unsigned Byte <br> Load Unsigned Halfword <br> Load Word <br> Load Doubleword | (from AlternateSpace) (from Alternate Space) <br> (from Alternate Space) <br> (from Alternate Space) <br> (from Alternate Space) <br> (from Alternate Space) | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 3 \end{aligned}$ |
|  | LDF LDDF LDFSR | Load Floating Point Load Double Floating Point Load Floating Point State Register |  | $\begin{aligned} & 2 \\ & 3 \\ & 2 \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { LDC } \\ & \text { LDDC } \\ & \text { LDCSR } \end{aligned}$ | LoadCoprocessor <br> Load Double Coprocessor <br> Load Coprocessor State Register |  | $\begin{aligned} & 2 \\ & 3 \\ & 2 \end{aligned}$ |
|  | $\begin{aligned} & \text { STB(STBA*) } \\ & \text { STH(STHA*) } \\ & \text { ST(STA*) } \\ & \text { STD(STDA*) } \end{aligned}$ | Store Byte Store Halfword Store Word StoreDoubleword | (into Alternate Space) (into Alternate Space) (into Alternate Space) (into Alternate Space) | $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 4 \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { STF } \\ & \text { STDF } \\ & \text { STFSR } \\ & \text { STDFQ* }^{*} \end{aligned}$ | Store Floating Point Store Double Floating Point Store Floating Point State Register Store Double Floating Point Queue |  | $\begin{aligned} & 3 \\ & 4 \\ & 3 \\ & 4 \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { STC } \\ & \text { STDC } \\ & \text { STCSR } \\ & \text { STDCO* } \end{aligned}$ | StoreCoprocessor Store Double Coprocessor Store Coprocessor State Register Store Double Coprocessor Queue |  | $\begin{aligned} & 3 \\ & 4 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { LDSTUB(LDSTUBA*) } \\ & \text { SWAP(SWAPA*) } \\ & \hline \end{aligned}$ | Atomic Load/Store Unsigned Byte Swap r Register with Memory | (in Alternate Space) <br> (in Alternate Space) | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { ADD(ADDcc) } \\ & \text { ADDX(ADDXcc) } \\ & \hline \end{aligned}$ | Add <br> Add with Carry | (modifyicc) <br> (modifyicc) | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
|  | TADDcc(TADDccTV) | Tagged Add and modify icc | (and Trap on overflow) | 1 |
|  | $\begin{aligned} & \hline \text { SUB(SUBcc) } \\ & \text { SUBX(SUBXcc) } \end{aligned}$ | Subtract <br> Subtract with Carry | (modifyicc) <br> (modifyicc) | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
|  | TSUBcc(TSUBccTV) | Tagged Subtract and modify icc | (and Trap on overflow) | 1 |
|  | MULScc | Multiply Step and modify icc |  | 1 |
|  | AND(ANDcc) ANDN(ANDNcc) OR(ORcc) ORN(ORNcc) XOR(XORcc) XNOR(XNORcc) | And <br> And Not <br> Inclusive Or <br> Inclusive Or Not <br> Exclusive Or <br> Exclusive Nor | (and modify icc) (and modify icc) (and modify icc) (and modify icc) (and modify icc) (and modify icc) | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
|  | $\begin{aligned} & \hline \text { SLL } \\ & \text { SRL } \\ & \text { SRA } \end{aligned}$ | Shift Left Logical Shift Right Logical Shift Right Arithmetic |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ |
|  | SETHI | Set High 22 Bits of $r$ Register |  | 1 |
|  | SAVE RESTORE | Save Caller's window Restore Caller'swindow |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
| 苞 | Bicc FBicc CBccc | Branch on Integer Condition Codes Branch on Floating Point Condition Codes Branch on Coprocessor Condition Codes |  | $\begin{aligned} & \hline \mathbf{1}^{* *} \\ & \mathbf{1}^{* *} \\ & 1^{* *} \end{aligned}$ |
|  | CALL | Call |  | 1** |
|  | JMPL | Jump and Link |  | $2^{* *}$ |
|  | RETT | Return from Trap |  | 2** |
|  | Ticc | Trap on Integer Condition Codes |  | 1 (4 if Taken) |

Table 1. Instruction Set Summary (continued)

| Inputs |  | Operation | Cycles |
| :---: | :---: | :---: | :---: |
|  | RDY RDPSR RDWIM RDTBR | Read Y Register Read Processor State Register Read Window Invalid Mask Read Trap Base Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ |
|  | WRY WRPSR* WRWIM* WRTBR* | Write Y Register Write Processor State Register Write Window Invalid Mask Write Trap Base Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
|  | UNIMP | UnimplementedInstruction | 1 |
|  | IFLUSH | Instruction Cache Flush | 1 |
| Aٌ룽 | $\begin{aligned} & \hline \text { FPop } \\ & \text { CPop } \\ & \hline \end{aligned}$ | Floating Point Unit Operations CoprocessorOperations | 1 to Launch 1 to Launch |

* Privileged instruction.


## Processor Status Register(continued)

Previous Supervisor Mode (PS bit, PSR $<6>$ ). This bit indicates the state of the supervisor bit before the most recent trap.
Trap Enable (ET bit, PSR $<5>$ ). This bit enables or disables the CY7C601A traps. This bit is automatically set to 0 (traps disabled) upon entering a trap. When $\mathrm{ET}=0$, all asynchronous traps are ignored. If a synchronous trap occurs when $\mathrm{ET}=0$, the CY7C601A enters error mode.
Current Window Pointer (CWP field, PSR $<4: 0>$ ). The r registers are addressed by the current window pointer (CWP), a field of the processor status register(PSR), which points to the 24 active local registers. It is incremented by a RESTORE instruction and decremented by a SAVE instruction. Note that the globals are always accessible regardless of the CWP. In the overlapping configuration each window shares its ins and outs with adjacent windows. The outs from a previous window (CWP +1 ) are the ins of the current window, and the outs from the current window are the ins for the next window (CWP -1). In both the windowed and register bank configurations globals are equally available and the locals are unique to each window.
Program Counters (PC and nPC). The program counter (PC) holds the address of the instruction being executed, and the next program counter (nPC) holds the address of the next instruction to be executed.
Trap Base Register (TBR). The trap base register contains the base address of the trap table and a field that provides a pointer into the trap table.


Figure 3. Trap Base Register

Window Invalid Mask Register (WIM). The window invalid maskregister determines which windows are valid and which window accesses cause window_overflow and window_underflow traps.
** Assuming delay slot is filled with useful instruction.


Figure 4. Window Invalid Mask

Y register. The Y register is used to hold the partial product during execution of the multiply-step instruction (MULSCC).

## Pin Description

The integer unit's external signals fall into three categories: (1) memory subsystem interface signals, (2) floating-point unit/ coprocessorinterface signals, and (3) miscellaneous I/O signals. Theseare described in the following sections. Paragraphsafter the tables describe each signal. Signals that are active LOW are markedwith an overcomer; all others are active HIGH. Forexample, $\overline{\mathrm{WE}}$ is active LOW, while RD is active HIGH.

## Memory Subsystem Interface Signals

$\mathbf{A}$ [31:0]. These 32 bits are the addresses of instructions or data and they are sent out "unlatched" by the integer unit. Assertion of the MAO signal during a cache miss will force the integer unit to put the previous (missed) addresson the addressbus. A [31:0] pins are three-stated if the $\overline{\mathrm{AOE}}$ or TOE signal is deasserted.
ASI[7:0]. These 8 bits are the address space identifier for an instruction or data access to the memory. ASI[7:0] are sent out "unlatched" by the integer unit. The value on these pins during any given cycle is the address space identifier corresponding to the memory address on the A[31:0] pins at that cycle. Assertion of the MAO signal during a cache miss will force the integer unit to put the previous address space identifier on the ASI[7:0] pins. $\mathrm{ASI}[7: 0]$ pins are three-stated if the $\overline{\mathrm{AOE}}$ or TOE signal is deas-
serted. Normally, the encoding of the ASI bits is as shown in Table 2. The remaining codes are software generated.

Table 2. ASI Bit Assignment

| Address Space Identifier (ASI) | Address Space |
| :---: | :--- |
| 00001000 | User Instruction |
| 00001010 | User Data |
| 00001001 | Supervisor Instruction |
| 00001011 | Supervisor Data |

$\mathrm{D}[31: 0]$. $\mathrm{D}[31: 0]$ is the bidirectional data bus to and from the integer unit. The data bus is driven by the integer unit during the execution of integer store instructions and the store cycle of atomicload/store instructions. Similarly, the data bus is driven by the floating-point unit only during the execution of floating-point store instructions. The store data is sent out unlatched and must be latched externally before it is used. Once latched, store data is valid during the second data cycle of a store single access, the second and third data cycle of a store double access, and the third data cycle of an atomic load store access. The alignment for load and store instructions is done inside the processor. A double word is aligned on an 8 -byte boundary, a word is aligned on a 4-byte boundary, and a half word is aligned on a 2-byte boundary. $\mathrm{D}(31)$ corresponds to the most significant bit of the least significant byte of the 32 -bit word. If a double word, word, or half word load or storeinstructiongenerates an improperly aligned address, a memory address not aligned trap will occur. Instructions and operands are always expected to be fetched from a 32-bit wide memory.
SIZE[1:0]. These two bits specify the data size associated with a data or instruction fetch. Size bits are sent out "unlatched" by the integer unit. The value on these pins at any given cycle is the data size corresponding to the memory address on the $\mathrm{A}[31: 0]$ pins at that cycle. SIZE[1:0] remains valid on the bus during all data cyclesofloads, stores, load_doubles, store_doubles and atomicload stores. Since all instructions are 32-bits long, SIZE[1:0] is set to " 10 " during all instruction fetch cycles. Encoding of the SIZE [1:0] bits is shown in Table 3.

Table 3. Size Bit Assignment

| Size 1 | Size 0 | Data Transfer Type |
| :---: | :---: | :--- |
| 0 | 0 | Byte |
| 0 | 1 | Halfword |
| 1 | 0 | Word |
| 1 | 1 | Word (Load/Store Double) |

$\overline{\text { MHOLDA }}$ and MHOLDB. The processor pipeline will be frozen while MHOLDA or MHOLDB is asserted and the CY7C601A outputswill revert to and maintain the value they had at the rising edge of the clock in the cycle before MHOLDA or MHOLDB was asserted. $\overline{\text { MHOLDA/B }}$ is used to freeze the clock to both the integer and floating point units during a cache miss (for systems with cache) or when a slow memory is accessed. This signal must be presentedto the processor chip at the beginning of each processor clock cycle and be stable during the high time of the processor clock. Either MHOLDA or MHOLDB can be used for stopping the processor during a cache miss or memory exception. MHOLDB has the same definition as MHOLDA. The processor hardware uses the logical "OR" of all hold signals (i.e., MHOL$\overline{\mathrm{DA}}, \overline{\text { MHOLDB }}$ and BHOLD $)$ to generate a final hold signal for
freezing the processor pipeline. All HOLD signals are latched (transparentlatch) in the CY7C601A before they are used.
$\overline{\text { BHOLD }}$. $\overline{\mathrm{BHOLD}}$ is asserted by the I/O controller when an external bus master requests the data bus. Assertion of this signal will freeze the processorpipeline. Externallogicshould guarantee thatafterdeassertion of BHOLD, the data at all inputs to the chip is the same as what it was before BHOLD was asserted. Thissignal must be presented to the processor chip at the beginning of each processor clock cycle and be stable during the high time of the processorclock since the CY7C601A processes the BHOLD input through a transparent latch before it is used. BHOLD should be used only for bus access requests by an external device since the $\overline{\text { MDS }}$ and $\overline{\text { MEXC }}$ signals are not recognized while this input is active. $\overline{\mathrm{BHOLD}}$ should not be deasserted while LOCK is asserted.
$\overline{\text { MDS }}$. Assertion of this signal will enable the clock input to the on-chipinstruction register (during an instruction fetch) or to the load result register (during a data fetch). In a system with cache, $\overline{\mathrm{MDS}}$ is used to signal the processor when the missed data (cache miss) is ready on the bus. In a system with slow memories, $\overline{\text { MDS }}$ is used to signal the processor when the read data is available on the bus. MDS must be asserted only while the processor is frozen by either the MHOLDA or MHOLDB input signals. The CY7C601A samples the MDS signal via an on-chip transparent latch before it is used. The MDS signal is also used for strobing memory exceptions. In other words, $\overline{\text { MDS }}$ should be asserted whenever MEXC is asserted (see MEXCdefinition).
$\overline{\text { MEXC. This signal is asserted by the memory (or cache) control- }}$ ler to initiate an instruction (or data) exception trap. MEXC is latched in the processor at the rising edge of CLK and is used in the following cycle. If MEXC is asserted during an instruction fetch cycle an instruction access exception is generated, and if MEXC is asserted during a data fetch cycle, a data access exception trap is generated. The MEXC signal is used during (MHOLD) in conjunction with the MDS signal to indicate to the CY7C601A that the memory system was unable to supplyvalid instruction or data. If $\overline{\text { MDS }}$ is applied without MEXC, the CY7C601A accepts the contents of the data bus as valid information but when MDS is applied with MEXC an exception trap is generated and the contents of the data bus is ignored by the CY7C601A(i.e., $\overline{M H O L D}$ and $\overline{M D S}$ must be low when $\overline{\text { MEXC }}$ is asserted). $\overline{\text { MEXC }}$ must be deasserted in the same clock cycle in which MHOLD is released.
$\overline{\text { AOE. Deassertion of this signal will three-state all output drivers }}$ associated with $\mathrm{A}[31: 0]$ and $\mathrm{ASI}[7: 0]$ outputs. $\overline{\mathrm{AOE}}$ is connected directly to the output drivers of the address and ASI signals and must be asserted during normal operations. This signal should be deasserted only when the bus is granted to another bus master (i.e., when either $\overline{\mathrm{BHOLD}}, \overline{\mathrm{MHOLDA}}$ or $\overline{\mathrm{MHOLDB}}$ is asserted).
$\overline{\text { DOE. }}$. Deassertion of this signal will three-state all output drivers of the data D [31:0] bus. $\overline{\mathrm{DOE}}$ is connected directly to the data bus output drivers and must be asserted during normal operations. This signal should be deasserted only when the bus is granted to another bus master (i.e., when either $\overline{\mathrm{BHOLD}}, \overline{\mathrm{MHOLDA}}$ or $\overline{\text { MHOLDB }}$ is asserted).
$\overline{\text { COE }}$. Deassertion of this signal will three-state all outputdrivers associated with SIZE[1:0], RD, $\overline{\text { WE, WRT, LOCK, LDSTO and }}$ DXFER outputs. $\overline{\text { COE }}$ is connected directly to the output drivers and must be asserted during normal operations. This signal should be deasserted only when the bus is granted to another bus master (i.e., when either BHOLD, MHOLDA, or MHOLDB is asserted).

RD. This signal specifies whether the current memory access is a read or write operation. It is sent out "unlatched" by the integer unit and must be latched externally before it is used. RD is set to " 0 " only during address cycles of store instructions including the store cycles of atomic load store instructions. This signal when used in conjunction with SIZE[1:0], ASI[7:0], and LDSTO, can be used to check access rights of bus transactions. In addition, the RD signal may be used to turn off the output drivers of data RAMs during a store operation. For atomic load store instructions the RD signal is " 1 " during the first address cycle (read cycle) and " 0 " during the second and third address cycles (write cycle).
$\overline{\text { WE. This signal is asserted by the integer unit during the sec- }}$ ond address cycle of store single instructions, the second and third address cycles of store double instructions, and the third address cycle of atomic load/store instructions. The WE signal is sent out "unlatched" and must be latched externally before it is used. The WE signal may be externally qualified by HOLD signals (i.e., MHOLDA and MHOLDB) to avoid writing into the memory during memory exceptions.
WRT. This signal is asserted (set to " 1 ") by the processor during the first address cycle of single or double integer store instructions, the first address cycle of single or double floating-point store instructions, and the second address cycle of atomic load/ store instructions. WRT is sent out "unlatched" and must be latched externally before it is used.
LDSTO. This signal is asserted by the integer unit during the data cycles of atomic load store operations. LDSTO is sent out "unlatched" by the integer unit and must be latched externally before it is used.
LOCK. This signal is set to " 1 " when the processor needs the bus for multiple cycle transactions such as atomic load/store, double loads and double stores. LOCK signal is sent "unlatched" and should be latched externally before it is used. The bus may not be granted to another bus master as long as LOCK signal is asserted (i.e., BHOLD should not be asserted in the following processor clock cycle when $\mathrm{LOCK}=1$ ).
DXFER. This signal is asserted by the processor at the beginning of all bus data transfer cycles. DXFER is "unlatched" and DXFER $=1$ indicates a data cycle.
INULL. Assertion of INULL indicates that the current memory access (whose address is held in an external latch) is to be nullified by the processor. INULL is intended to be used to disable cache misses (in systems with cache) and to disable memory exception generation for the current memory access (i.e., MDS and $\overline{\text { MEXC }}$ should not be asserted for a memory access when INULL=1). INULL is a latched output and is active during the same cycle as the address, which it nullifies (the address is not on the bus, but is latched externally). INULL is asserted under the following conditions: During the second cycle of a store instruction, or whenever the CY7C601A address is invalid due to an external or internal exception. If a floating-point unit or coprocessor unit is present in the system, INULL should be ORed with the FNULL and CNULL signals from these units.
$\overline{\text { IFT. The state of this pin determines the behavior of the }}$ IFLUSH instruction. If $\overline{\overline{I F T}}=1$, then IFLUSH executes like a NOP with no side effects. If IFT $=0$, then IFLUSH causes an unimplemented instruction trap.

## Floating-Point/Coprocessor Interface Signals

$\overline{\mathbf{F P}}$. This signal indicates whether or not a floating-point unit exists in the system. The FP signal is normally pulled up to VDD by a resistor. It is grounded when the FPU chip is present. The
integer unit generates a floating-point disable trap if $\overline{\mathrm{FP}}=1$ during the execution of a floating-point instruction, FBfcc instruction or floating-point load, and store instructions.
$\overline{\mathbf{C P}}$. This signal indicates whether or not a coprocessor exists in the system. The $\overline{\mathrm{CP}}$ signal is normally pulled up to VDD by a resistor. It is grounded when the coprocessor chip is present. The integer unit generates a coprocessor disable trap if $\overline{\mathrm{CP}}=1$ during the execution of a coprocessor instruction, CBccc instruction or coprocessor load and store instructions.
FCC[1:0]. These bits are taken as the current condition code bits of the FPU. They are considered valid if $\mathrm{FCCV}=1$. During the execution of the FBfcc instruction, the processor uses these bits to determine whether the branch should be taken or not. FCC[1:0] are latched by the processor before they are used.
CCC[1:0]. These bits are taken as the current condition code bits of the coprocessor. They are considered valid if $\mathrm{CCCV}=1$. During the execution of the CBccc instruction, the processor uses these bits to determine whether the branch should be taken or not. $\operatorname{CCC}[1: 0]$ are latched by the processor before they are used.
FCCV. This signal should be asserted only when the FCC[1:0] bits are valid. The floating-point unit deasserts FCCV if pending floating-point compare instructions exist in the floating-point queue. FCCV is reasserted when the compare instruction is completed and the floating-point condition codes FCC[1:0] are valid. The integer unit will enter a wait state if FCCV is deasserted (i.e., FCCV $=$ " 0 "). The FCCV signal is latched (transparent latch) in the CY7C601A before it is used.
CCCV. This signal should be asserted only when the CCC[1:0] bits are valid. The coprocessor deasserts CCCV if pending coprocessor compare instructions exist in the coprocessor queue. CCCV is reasserted when the compare instruction is completed and the coprocessor condition codes $\operatorname{CCC}[1: 0]$ are valid. The integer unit will enter a wait state if CCCV is deasserted (i.e., $\mathrm{CCCV}=$ " 0 "). The CCCV signal is latched (transparent latch) in the CY7C601A before it is used.
$\overline{\text { FHOLD }}$. This signal is asserted by the floating-point unit if a situation arises in which the FPU cannot continue execution. The floating-point unit checks all dependencies in the decode stage of the instruction and asserts FHOLD (if necessary) in the next cycle. This signal is used by the integer unit to freeze the instruction pipeline in the same cycle. The FPU must eventually deassert $\overline{F H O L D}$ in order to unfreeze the integer unit's pipeline. The FHOLD signal is latched (transparent latch) in the CY7C601A before it is used.
$\overline{\text { CHOLD. This signal is asserted by the coprocessor if a situation }}$ arises in which the coprocessor cannot continue execution. The coprocessor checks all dependencies in the decode stage of the instruction and asserts CHOLD (if necessary) in the next cycle. This signal is used by the integer unit to freeze the instruction pipeline in the same cycle. The coprocessor must eventually deassert CHOLD in order to unfreeze the integer unit's pipeline. The CHOLD signal is latched (transparent latch) in the CY7C601A before it is used.
FEXC. Assertion of this signal indicates that a floating-point exception has occurred. FEXC must remain asserted until the integer unit takes the trap and acknowledges the FPU via FXACK signal. Floating-point exceptions are taken only during the execution of floating-point instructions, FBfcc instruction and float-ing-point load, and store instructions. FEXC is latched in the integer unit before it is used. The FPU should deassert FHOLD if it detects an exception while FHOLD is asserted. In this case $\overline{\text { FEXC }}$ should be asserted a cycle before $\overline{\text { FHOLD }}$ is deasserted.
$\overline{\text { CEXC }}$. Assertion of this signal indicates that a coprocessor exception has occurred. This signal must remain asserted until the integer unit takes the trap and acknowledges the coprocessor via CXACKsignal. Coprocessor exceptions are taken only during the execution of coprocessor instructions, CBccc instruction and coprocessorload and store instructions. CEXC is latched in the integer unit before it is used. The coprocessor should deassert $\overline{\text { CHOLD }}$ if it detects an exception while $\overline{\text { CHOLD }}$ is asserted. In this case $\overline{\text { CEXC }}$ should be asserted a cycle before $\overline{\mathrm{CHOLD}}$ is deasserted.
INST This signal is asserted by the integer unit whenever a new instruction is being fetched. It is used by the FPU or coprocessor to latch the instruction on the $\mathrm{D}[31: 0$ ] bus into the FPU or coprocessor instruction buffer. The FPU (or coprocessor) needs two instruction buffers (D1 and D2) to save the last two fetched instructions. When INST is asserted a new instruction enters into the D1 buffer and the old instruction in D1 enters into the D2 buffer.

FLUSH. This signal is asserted by the integer unit and is used by the FPU or coprocessor to flush the instructions in its instruction registers. This may happen when a trap is taken by the integer unit. Instructions that have entered into the floating-point (or coprocessor) queue may continue their execution if FLUSH is raised as a result of a trap or exception other than floating-point (orcoprocessor) exceptions.
FINS1. This signal is asserted by the integer unit during the decode stage of an FPU instruction if the instruction is in the D1 buffer of the FPU chip. The FPU uses this signal to latch the instruction in D1 buffer into its execute stage instruction register.
FINS2. This signal is asserted by the integer unit during the decode stage of an FPU instruction if the instruction is in the D2 buffer of the FPU chip. The FPU uses this signal to latch the instruction in D 2 buffer into its execute stage instruction register.
CINS1. This signal is asserted by the integer unit during the decode stage of a coprocessor instruction if the instruction is in the D1 buffer of the coprocessor chip. The coprocessor uses this signal to latch the instruction in D1 buffer into its execute stage instructionregister.
CINS2. This signal is asserted by the integer unit during the decode stage of a coprocessor instruction if the instruction is in the D2 buffer of the coprocessor chip. The coprocessor uses this signal to latch the instruction in D2 buffer into its execute stage instructionregister.
FXACK. This signal is asserted by the integer unit in order to acknowledge to the FPU that the current FEXC trap is taken. The FPU must deassert $\overline{\text { FEXC }}$ after it receives an asserted level of FXACK signal so that the next floating-point instruction does not cause a "repeated" floating-point exception trap.

CXACK. This signal is asserted by the integer unit in order to acknowledge to the coprocessor that the current CEXC trap is taken. The coprocessor must deassert CEXC after it receives an asserted level of CXACK signal so that the next coprocessor instructiondoes not cause a "repeated" coprocessor exception trap.

## Miscellaneous I/O Signals

IRL[3:0]. The data on these pins defines the external interrupt level. IRL[3:0]=0000 indicates that no external interrupts are pending. The integer unit uses two on-chip synchronizing latches to sample these signals on the rising edge of CLK. A given interrupt level must remain valid for at least two consecutive cycles to be recognized by the integer unit. IRL[3:0]=1111 signifies an non-maskable interrupt. All other interrupt levels are maskable by the PILfield of the processor state register (PSR). External interrupts should be latched and prioritized by the external logic before they are passed to the integer unit. The external interrupt latches should keep the interrupts pending until they are taken (and acknowledged) by the integer unit. External interrupts can be acknowledged by software or by the Interrupt Acknowledge (INTACK) output.
INTACK. This signal is asserted by the integer unit when an external interrupt is taken.
RESET. Assertion of this pin will reset the integer unit. The $\overline{\text { RE- }}$ $\overline{\text { SET }}$ signal must be asserted for a minimum of eight processor clock cycles. After a reset, the integer unit will start fetching from address 0 . The $\overline{\text { RESET }}$ signal is latched by the integer unit before it is used.
ERROR. This signal is asserted by the integer unit when a trap is encountered while traps are disabled via the ET bit in the PSR. In this situation the integer unit saves the PC and nPC registers, sets the $t t$ value in the TBR, enters into an error state, asserts the ER$\overline{\mathrm{ROR}}$ signal and then halts. The only way to restart the processor trapped in the error state, is to trigger a reset by asserting the RE$\overline{\text { SET signal. }}$
TOE. This signal is used to force all output drivers of the processor chip into a high-impedance state. It is used to isolate the chip from the rest of the system for debugging purposes.
FPSYN. This pin is a mode pin which is used to allow execution of additional instructions in future designs. It should be normally kept deasserted (FPSYN=0) to disable the execution of these instructions.
CLK. CLK is a $50 \%$ duty-cycle clock used for clocking the CY7C601A's pipeline registers. It is HIGH during the first half of the processor cycle, and LOW during the second half. The rising edge of CLK defines the beginning of each pipeline stage in the CY7C601Achip.

## Features

- Direct interface to CY7C601 integer unit
- Direct interface to CY7C157 Cache Storage Unit (CSU)
- Full compliance with ANSI/IEEE-754 standard for binary floating-point arithmetic
- Supports single and double precision floating-point operations
- 6.15 MFLOPs peak doubleprecision performance at 40 MHz
- SPARC-compatible interface allows concurrent execution of integer and floating-point instructions
- Hardware interlocks synchronize integer unit and floating-point unit operations
- 64-bit multiplier and divide/square root unit
- 64-bit ALU
- 16 64-bit registers or 32 32-bit registers in a three-port floating-point register file with an independent load/ store port.
- 144-pin PGA package
- Available in speeds of $\mathbf{2 5}, \mathbf{3 3}$, and 40 $\mathbf{M H z}$


## Floating-Point Unit

## Description

The CY7C602A is a high-speed SPARC®compatible floating-point unit for use with the CY7C601A integer unit. The CY7C602Afloating-point unit allows floa-ting-point instructions to execute concurrently with CY7C601A integer unit instructions. The CY7C602A interfaces directly to the CY7C601A integer unit without glue logic. The CY7C602A provides a peak 6.15 MFLOPS of doubleprecisionperformance at 40 MHz .

## Logic Block Diagram

Pin Configuration


## Selection Guide

|  |  | 7C602A-40 | 7C602A-33 | 7C602A-25 |
| :---: | :---: | :---: | :---: | :---: |
| MaximumSupply Current (mA) | Commercial | 450 | 400 | 350 |

SPARC is a registered trademark of SPARC International, Inc.


C602-3
Figure 1. CY7C601A - CY7C602A Hardware Interface

## Functional Description

The CY7C602A floating-point unit is a high-performance, single-chip implementation of the SPARC reference floatingpoint unit. The CY7C602A FPU directly interfaces with the CY7C601A integer unit, providing concurrent floating-point and integer instruction execution. The Cypress 7C600 chipset, comprised of the CY7C601A integer unit, CY7C602A floating-point unit, CY7C604A cache controller and memory management unit, and two CY7C157A CSUs, constitutes a high-performance CPU requiring no interface logic. The Cypress 7C600 chip-set is available in speeds up to 40 MHz , providing a sustained 29 MIPS of integer unit performance and over 6 MFLOPS of dou-ble-precision floating-point performance.
The CY7C602A supports single and double precision floatingpoint operation. Double precision floating-point is efficiently executed in the CY7C602A using a 64 -bit internal datapath. The floating-point datapath circuitry contains a 64 -bit multiplier, a 64 -bit ALU, and a 64 -bit divide/square-root unit. The CY7C602A provides thirty-two 32-bit floating-point registers, which can be concatenated for use as 64 -bit registers. The CY7C602A complies with the ANSI/IEEE-754 floating-point standard.
The CY7C602A supports the execution of SPARC floating-point instructions. These instructions are separated into two groups: floating-point load/store and floating-point operate instructions (FPops). Floating-point load/store instructions are used to transfer data to and from the data registers (f registers). FP load/store instructions also allow the CY7C601A integer unit to read and write the floating-point status register (FSR) and to read the front entry of the floating-point queue. Floating-point operate instructions (FPops) include basic numeric operations (add, subtract, multiply, and divide), conversions between data types, register to register moves, and floating-point number comparison. FPops operate only on data in the floating-point registers. Floa-ting-point branch instructions are executed by the IU on the basis of FP condition codes, and are not executed by the FPU.

The SPARC floating-point/integer unit interface provides concurrent execution of integer and floating-point instructions. The CY7C601A integer unit fetches all instructions for both itself and the CY7C602A FPU, providing all addressing and control signals. The CY7C602A floating-point unit latches all integer and floating-point instructions in parallel with the CY7C601A. When the CY7C601A decodes a floating-point instruction, it signals the CY7C602A with the FINS1 or FINS2 signal. This starts the execution of the floating-point instruction by the CY7C602A.

## CY7C602A Registers

The CY7C602A has three types of user-accessible registers: the f registers, the FP queue, and the floating-point status register (FSR). The f registers are the CY7C602A data registers. The FSR is the CY7C602A status and operating mode register. The FP queue contains the CY7C602A instructions that have started execution and are awaiting completion. The following section describes these registers in detail.

## f Registers

The CY7C602A provides 32 registers for floating-point operations, referred to as f registers. These registers are 32 bits in length, which can be concatenated to support 64-bit double words.
Integer and single precision data requires a single 32 -bit f register. Double precision data requires 64 bits of storage and occupies an even-odd pair of adjacent f registers. Extended precision data requires 128 bits of storage and occupies a group of four consecutive f registers, always starting with register $\mathrm{f} 0, \mathrm{f} 4, \mathrm{f} 8, \mathrm{f} 12$, f 20 , f 24 , or f 28 .
The CY7C602A forces register addressing to match the data type specified by the floating-point instruction. This ensures data alignment in the f register file for double and extended precision data. Figure 2 illustrates how the CY7C602A uses the five
register address bits in a floating-point instruction for the different types of data. Single data word transfers (integer, single-precision floating-point) can be stored in any register. Consequently, all five bits of the register address specified in the floating-point instruction are valid. Double-precision data must reside in an even-odd pair of adjacent registers. By ignoring the LSB of the register address for a FPop requiring a register pair, the CY7C602A ensures data alignment. In a similar manner, the two LSBs of the register address are ignored in a SPARC FPU that supports extended precision data.

all five bits of register address are used


Figure 2. f Register Addressing

## FP Queue

The CY7C602A maintains a floating-point queue of instructions that have started execution, but have yet to complete execution. The FP queue is used to accommodate the multiple clock nature of floating-point instructions. It also allows the CY7C602A to optimize execution through the use of data forwarding. Data forwarding allows FPop results to be used by a subsequent FPop before the results have been stored in its destination register. This saves one clock of execution time for each instruction that uses this feature.
The other purpose of the FP queue is to support the handling of FP exceptions. When the CY7C602A encounters an exception case, it enters pending exception mode and waits for the next FP instruction to be executed. When the CY7C601A decodes a FP instruction following the exception, it asserts the FINS1 or FINS2 signal. The CY7C602A then enters exception mode and asserts FEXC to signal a floating-point exception. When the CY7C602A enters the exception mode, floating-point execution halts until the FP queue is emptied. This allows the CY7C601A to store the floating-point instructions under execution when the exception case occurred. Emptying the FP queue frees the CY7C602A for use by the trap handler without losing the preexception state of the CY7C602A. After the trap handler finishes execution, the CY7C601A again fetches the FPop instructions previously stored in the FP queue, thus bringing the CY7C602A back to its previous state.
The FP queue contains the 32 -bit address and 32-bit FPop instruction of up to three instructions under execution. Only FPop instructions are queued. The top entry of the FP queue is accessible by executing the store double floating-point queue (STDFQ) instruction. A load FP queue instruction does not exist, as the FP queue must be re-initialized by launching the queued instructions.

## Floating-Point Status Register (FSR)

The following paragraphs describe the bit fields of the Floatingpoint status register (FSR). Figure 3 illustrates the bit assignments for the FSR. Refer to Table 1 (following page) for bit assignments for the FSR fields.
RD FSR(31:30). Rounding Direction: These two bits define the rounding direction used by the CY7C602A during an FP arithmetic operation.
RP FSR (29:28). Rounding Precision: These two bits define the rounding precision to which extended results are rounded. This is in accordance with the ANSI/IEEE STD-745-1985.
TEM $\operatorname{FSR}$ (27:23). Trap Enable Mask: These five bits enable traps caused by FPops. These bits are ANDed ( $1=$ enable, $0=$ disable) with the bits of the CEXC (current exception field) to determine which traps will force a floating-point exception to the CY7C601A. All trap enable fields correspond to the similarly named bit in the CEXC field (see below). The TEM field only affects which bits in the CEXC field will cause the FEXC signal to be asserted. ALL trap types, regardless of the state of the TEM field, are reported in the AEXC and CEXC fields.
NS FSR(22). Non-Standard Floating Point: This bit enables non-standard floating-point operations in the CY7C602A.
version $\operatorname{FSR}$ (19:17). The version number is used to identify the SPARC floating-point processor type. This field is set to 011 $(3 \mathrm{H})$ for the CY7C602A, and is read-only.
FTT FSR(16:14). Floating-point Trap Type: This field identifies the floating-point trap type of the current FP exception. This field can be read only.
QNE FSR(13). Queue Not Empty: This bit signals whether the FP queue is empty. ( $0=$ empty, $1=$ not empty)
FCC FSR(11:10). Floating-point Condition Codes: These two bits report the FP condition codes (see Table 1 below).
AEXC FSR(9:5). Accumulated EXCeptions: This field reports the accumulated FP exceptions. All exception cases, masked or unmasked, are ORed with the contents of the AEXC and accumulated as status. All accumulated fields have the same definition as the corresponding field for CEXC (see below). This field can be read and written, and must be cleared by software (see Table 1).
CEXC FSR(4:0). Current EXCeptions: This field reports the current FP exceptions. This field is automatically cleared upon the execution of the next floating-point instruction. CEXC status is not lost upon assertion of a floating-point exception, since instructions following a valid exception are not executed by the CY7C602A. The following defines the five CEXC bits:
$n v c=1 \quad$ indicates invalid operation exception. This is defined as an operation using an improper operand value. An example of this is $0 / 0, \infty$, or $-\infty$.
$o f c=1$ indicates overflow exception. The rounded result would be larger in magnitude than the largest normalized number in the specified format.
$u f c=1$ indicates underflow exception. The rounded result is inexact, and would be smaller in magnitude than the smallest normalized number in the indicated format.
$d z c=$ lindicates division-by-zero, $\mathrm{X} / 0$, where X is subnormal or normalized. Note that $0 / 0$ does not set the dzc bit.
$n x c=$ lindicates inexact exception. The rounded result differs from the infinitely precise correct result.
R FSR21, 20, and 12. Reserved - always set to 0.


Figure 3. Floating-Point Status Register
Table 1. Floating-Point Status Register Summary

| Field | Values | FSR bits | Description | Loadable by LDFSR |
| :---: | :---: | :---: | :---: | :---: |
| RD | 0 - Round to nearest (tie-even) <br> 1 - Round to 0 <br> 2 - Round to $+\infty$ <br> 3 - Round to - $\infty$ | 31:30 | RoundingDirection | yes |
| RP | 0 - Extended precision <br> 1-Single precision <br> 2 - Double precision <br> 3 - Reserved | 29:28 | Extended Rounding Precision | yes |
| TEM | 0 - Disable trap <br> 1 - Enable trap NVM <br> OFM <br> UFM <br> DZM <br> NXM | $\begin{gathered} \hline 27: 23 \\ 27 \\ 26 \\ 25 \\ 24 \\ 23 \end{gathered}$ | Trap Enable Mask <br> invalid operation trap mask overflow trap mask underflow trap mask divide by zero trap mask inexact trap mask | yes |
| NS | 0 - Disable <br> 1 - Enable | 22 | Non-standardFloating-point | yes |
| version | 0-7 | 19:17 | FPUversion number | no |
| FTT | 0 - None 1 - IEEE Exception 2 - Unfinished FPop 3- Unimplemented FPop 4-Sequence Error 5-7 Reserved | 16:14 | Floating-point trap type | no |
| QNE | 0 - queue empty | 13 | Queue Not Empty | no |
| FCC | $\begin{array}{\|l\|} \hline 0-= \\ 1-< \\ 2-> \\ 3-\text { Unordered } \end{array}$ | 11:10 | Floating-pointCondition Codes | yes |
| AEXC | NVA OFA UFA DXA NXA | $9: 5$ 9 8 7 6 5 | Accrued Exception Bits accrued invalid exception accruedoverflowexception accrued underflow exception accrued divide by zero exception accrued inexact exception | yes |
| CEXC | $\begin{aligned} & \text { NVC } \\ & \text { OFC } \\ & \text { UFC } \\ & \text { DZC } \\ & \text { NXC } \end{aligned}$ | $\begin{gathered} \hline 4: 0 \\ 4 \\ 3 \\ 2 \\ 1 \\ 0 \end{gathered}$ | Current Exception Bits current invalid exception current overflow exception current underflow exception current divide by zero exception currentinexact exception | yes |
| r | Always set to 0 | 21, 20, 12 | reservedbits | no |

## CY7C602A Pin Definitions

## Integer Unit Interface Signals:

$\overline{\mathbf{F P}}$ active-low output. Floating-point Present: This signal indicates to the CY7C601A that a FPU is present in the system. In the absence of a FPU, this signal is pulled up to VCC by a resistor. This is a static signal; it always asserts a low output. The CY7C601Agenerates a floating-point disable trap if $\overline{\mathrm{FP}}$ is not asserted during the execution of a floating-point instruction.
FCC(1:0) output. Floating-point Condition Codes: The FCC(1:0) bits indicate the current condition code of the FPU, and are valid only if FCCV is asserted. FBfcc instructions use the value of these bits during the execute cycle if they are valid. If the FCC bits are not valid, then FCCV is released, which halts the CY7C601A until the FCC bits become valid.

| FCC1 | FCC0 | Condition |
| :---: | :---: | :---: |
| 0 | 0 | equal |
| 0 | 1 | Op1 $<$ Op2 |
| 1 | 0 | Op1 $>$ Op2 |
| 1 | 1 | Unordered |

Table 2. FCC(1:0) Condition Codes
FCCV output. Floating-point Condition Codes Valid: The CY7C602A asserts the FCCV signal when the FCC represent a valid condition. The FCCV signal is deasserted when a pending floating-point compare instruction exists in the floating-point queue. FCCV is reasserted when the compare instruction is completed and FCC bits are valid.
$\overline{\text { FHOLD }}$ output. Floating-point HOLD: The $\overline{\text { FHOLD }}$ signal is asserted by the CY7C602A if it cannot continue execution due to a resource or operand dependency. The CY7C602A checks for all dependencies in the decode stage, and if necessary, asserts FHOLD in the next cycle. The FHOLD signal is used by the CY7C601A to freeze its pipeline in the same cycle. The CY7C602A must eventually deassert FHOLD to release the CY7C601Apipeline.
$\overline{\text { FEXC }}$ output. Floating-point EXCeption: The $\overline{\text { FEXC }}$ is asserted if a floating-point exception has occurred. It remains asserted until the CY7C601A acknowledges that it has taken a trap by asserting FXACK. Floating-point exceptions are taken only during the execution of afloating-pointinstruction. The CY7C602Areleases $\overline{\text { FEXC }}$ when it receives FXACK.
FXACK input. Floating-point eXception ACKnowledge: The FXACK signal is asserted by the CY7C601A to acknowledge to the CY7C602A that the current FP trap is taken.
INST input. INSTruction fetch: The INST signal is asserted by the CY7C601A whenever a new instruction is being fetched. It is used by the CY7C602A to latch the instruction on the $\mathrm{D}(31: 0)$ bus into the FPU instruction buffer. The CY7C602A has two instruction buffers (D1 and D2) to save the last two fetched instructions. When INST is asserted, the new instruction enters the D1 buffer and the old instruction in D1 enters the D2 buffer.
FINS1 input. Floating-point INStruction in buffer 1: The FINS1 signal is asserted by the CY7C601A during the decode stage of a FPU instruction if the instruction is stored in the D1 buffer of the CY7C602A. The CY7C602A uses this signal to launch the instruction in the D1 buffer into its execute stage instruction register.

FINS2 input. Floating-point INStruction in buffer 2: The FINS2 signal is asserted by the CY7C601A during the decode stage of a FPU instruction if the instruction is stored in the D2 buffer of the CY7C602A. The CY7C602A uses this signal to launch the instruction in the D2 buffer into its execute stage instruction register.

FLUSH input. Floating-point instruction fLUSH: The FLUSH signal is asserted by the CY7C601A to signal to the CY7C602A to flush the instructions in its instruction registers. This may happen when a trap is taken by the CY7C601A. The CY7C601A will restart the flushed instructions after returning from the trap. FLUSH has no effect on instructions in the floating-point queue. In addition to freezing the FPU pipeline, the CY7C602A uses FLUSH to shut off D bus drivers during store. To ensure correct operation of the CY7C602A, FLUSH must not change state more than once during a clock cycle.

## Coprocessor Interface Signals:

$\overline{\text { CHOLD }}$ input. Coprocessor HOLD: The $\overline{\text { CHOLD }}$ signal is asserted by the coprocessor if it cannot continue execution. The coprocessormust check all dependencies in the decode stage of the instructionand assert the CHOLD signal, if necessary, in the next cycle. The coprocessor must eventually deassert this signal to unfreeze the CY7C601A and CY7C602A pipelines. The CHOLD signal is latched with a transparent latch in the CY7C602A before it is used.
CCCV input. Coprocessor Condition Codes Valid: The coprocessor asserts the CCCV signal when the $\mathrm{CCC}(1: 0)$ represent a valid condition. The CCCV signal is deasserted when a pending floating-point compare instruction exists in the coprocessor queue. CCCV is reasserted when the compare instruction is completed and CCC bits are valid. The CY7C602A will enter a wait state if CCCV is deasserted. The CCCV signal is latched with a transparentlatch in the CY7C602A before it is used.

## System/Memory Interface Signals:

A(31:0) input. Address bus (31:0): The address bus for the CY7C602A is an input-only bus. The CY7C601A supplies all addressesfor instruction and data fetches for the CY7C602A. The CY7C602Acaptures addresses offloating-point instructionsfrom the A(31:0) bus into the DDA register. When INST is asserted by the CY7C601A, the contents of the DDA is transferred to the DA1 register.
D(31:0) input/output. Data bus (31:0): The $\mathrm{D}(31: 0)$ bus is driven by the FPU only during the execution of floating-point store instructions. The store data is sent out unlatched and must be latched externally before it is used. Once latched, store data is valid during the second data cycle of a store single access and on the second and third data cycle of a store double access. The data alignmentfor load and store instructions is done inside the FPU. A double word is aligned on an eight-byte boundary. A single word is aligned on a four-byte boundary.
$\overline{\text { DOE }}$ input. Data Output Enable: The $\overline{\mathrm{DOE}}$ signal is connected directly to the data output drivers and must be asserted during normal operation. deassertion of this signal tri-states all output drivers on the data bus. This signal should be deasserted only when the bus is granted to another bus master, i.e, when either $\overline{B H O L D}, \overline{M H O L D A}$, or MHOLDB is asserted.
$\overline{\text { MHOLDA }} \overline{\text { MHOLDB }}$ input. Memory HOLD: Asserting $\overline{\text { MHOLDA }}$ or MHOLDB freezes the CY7C602A pipeline. Either $\overline{\text { MHOLDA }}$ or MHOLDB is used to freeze the FPU (and the

CY7C602A

IU) pipelines during a cache miss (for systemswith cache) or when slow memory is accessed.
$\overline{\text { BHOLD }}$ input. BusHOLD: This signal is asserted by the system's I/O controller when an external bus master requests the data bus. Assertionof this signal will freeze the FPU pipeline. External logic should guarantee that after deassertion of BHOLD, the state of all inputs to the chip is the same as before BHOLD was asserted.
$\overline{\text { MDS }}$ input. Memory Data Strobe: The $\overline{\text { MDS }}$ signal is used to load data into the FPU when the internal FPU pipeline is frozen by assertion of $\overline{\text { MHOLDA }}, \overline{M H O L D B}$, or $\overline{\text { BHOLD }}$.
FNULL output. Fpu NULLify cycle: This signal signals to the memory system when the CY7C602A is holding the instruction pipeline of the system. This hold would occur when FHOLD or

FCCV is asserted. This signal is used by the memory system in the same fashion as the integer unit's INULL signal. The system needs this signal because the IU's INULL does not take into account holds requested by the FPU.
RESET input. RESET: Asserting the $\overline{\text { RESET }}$ signal resets the pipeline and sets the writable fields of the floating-point status register (FSR) to zero. The $\overline{\text { RESET }}$ signal must remain asserted for a minimum of eight cycles. After a reset, the IU will start fetching from address 0 .
CLK input. CLOCK: The CLK signal is used for clocking the FPU'spipeline registers. It is high during the first half of the processor cycle and low during the second half. The rising edge of CLK defines the beginning of each pipeline stage in the FPU.

## Features

- Fully conforms to the SPARC ${ }^{\circledR}$ Reference Memory Management Unit (MMU) Architecture
- Support for virtual memory
- Supports context switching
- 4096 contexts for TLB entries
- 4096 contexts for cache tag
- On-chip Translation Lookaside Buffer (TLB)
- 64 fully associative entries
- Multi-level TLB flush
- TLB probe support
- Lockable entries
- Random TLB replacement
-Supports multi-level address mapping (4-Kbyte, 256-Kbyte, 16-Mbyte, and 4-Gbyte).
- Page-level memory access protection
— Read/Write/Execute
- User/supervisor modes


## Description

The CY7C604A consists of a cache controller with on-chip cache tag and a memory management unit. It is a highspeed CMOS implementation of the SPARC reference memory management architecture, combined with a cache tag and cache memory controller. The CY7C604A directly connects to the CY7C601A integer unit microprocessor and CY7C157A cache storage unit without any external circuitry.
When combined with two CY7C157A 16 -Kbyte by 16 cache storage units, the CY7C604A forms a complete, no waitstate, 64-Kbyte, direct-mapped virtual cache. The cache size can be scaled up to 256-Kbyte and the number of TLB entries increased to 256 with the use of additional CY7C604As and CY7C157As.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  |  | 7C604A-40 | 7C604A-33 | 7C604A-25 |
| :---: | :---: | :---: | :---: | :---: |
| MaximumSupply Current (mA) | Commercial | 650 | 600 | 600 |

[^54]

Figure 1. Virtual 64-Kbyte Cache
tual address bits (VA(4:2)) select the 32-bit word of the cache line, as illustrated in Figure 1. The CY7C604A provides access control for the cache by checking the context and virtual address against the cache tags. If the virtual address, access level, and context match the cache tag for the cache line addressed, a cache hit occurs and the access is enabled. If the virtual address or context do not match the cache tag for the cache line, a cache miss occurs and the cache controller accesses main memory for the required data.

The CY7C604A provides cache locking, which prevents the data stored in the cache from being replaced. The entire cache is locked by setting the cache lock bit (CL) in the System Control Register(SCR).
The cache controller supports two modes of caching: write-throughwith nowrite allocate and copy-back with write allocate. Write-through mode is a simpler style of cache management that causes write accesses to the cache to be written through to main memory upon each write access. The advantage of this method is that the cache always remains coherent with main memory. Its disadvantage is that each write to the cache is echoed to main memory, which increases traffic on the system bus. Another disadvantage to write-through is that the processor is delayed by the time required to arbitrate the system bus and write the data to main memory. However, in the case of the CY7C604A, this disadvantage is largely offset by the inclusion of write buffers. The write buffers can store up to four double-word accesses, allowing the CY7C601A to continue execution while data is written to main memory.
Copy-back cache mode causes write accesses to be written to the cache only. This causes the cache line to become modified. Modified cache lines are automatically written back to main memory only when the cache line is no longer needed. Copy-back mode provides substantial system performance improvements over write-throughdue to decreased traffic on the system bus.
A 32-byte write buffer and a 32-byte read buffer are provided in the CY7C604A to fully buffer the transfer of a cache line. This feature allows the CY7C604A to simultaneously read a cache line from main memory as it is flushing a modified cache line from the cache. This feature is also used in write-through cache mode for write accesses to main memory. The write buffer avoids stalling
the CY7C601A on writes to main memory by storing the write data until the physical bus becomes available. The write buffer writes the data to memory as a background task.
The CY7C604A supports the SPARC Mbus standard bus interface. The Mbus is a peer level, high-speed, 64-bit, multiplexed address and data bus which supports a full peer level protocol (i.e., multiple bus masters). The Mbus transfers data in either burst or non-burst mode, depending upon size. Data transactions larger than eight bytes (one doubleword) are transferred in burst mode, which consists of an address phase followed by four data phases ( 32 bytes total). Non-burst transactions consist of an address phase followed by one data phase, and are used for data transactions less than eight bytes. Bus mastership is granted and controlled by an external bus arbiter. The bus arbiter sets bus priorities, and grants access to a bus master.

## Memory Management Unit

The MMU provides virtual to physical address translation with the use of an on-chip translation lookaside buffer (TLB). The translationlookaside buffer is in reality a full Address Translation Cache (ATC) for address translation entries stored from tables in mainmemory. These entries, referred to as page table entries or PTEs, contain the mapping information used by the MMU to translate the virtual addresses. Addresses presented to the MMU for translation are compared against the set of PTEs stored in the TLB. All entries in the TLB are simultaneously accessed through the use of advanced content addressable memory (CAM) technology. If a match for the virtual address and context is found in a valid TLB entry and the access protection is not violated, a TLB hit occursand the address is translated. Avirtual address and context that matches a valid TLB entry but violates the memory access protections will cause the CY7C604A to generate a memory exception to the CY7C601A. If the TLB entries do not match the address and context, or the TLB entry is invalid, then a TLB miss occurs. The MMU responds to the TLB miss by initiating a table walk to find the correct PTE stored in main memory for the virtual address.
The MMU uses a tree-structured table walk algorithm to find page table entries not found in the TLB. The table walk is a search through a series of tables in main memory for the PTE corresponding to a virtual address. The table walk uses a series of four tables. These tables are: the context table, the level 1 table, the level 2 table, and the level 3 table. The table walk uses the context pointer register as a base register and the context number as an offsetto point to an entry in the context table. At any address, the MMU finds either a PTE, which terminates its search, or a page table pointer (PTP). A PTP is a pointer used in conjunction with a field in the virtual address to select an entry in the next level of tables. The table walk continuessearching throughlevels of tables as long as PTPs are found pointing to the next table. The table walk terminates when a PTE is found, or anexceptionisgenerated if a PTE is not found after accessing the level 3 table. An exception is also generated if the table walk finds an invalid or reserved entry in the page tables.
Upon finding the PTE, the CY7C604A stores it in an available TLB entry and translates the corresponding virtual address. The table walk processing is implemented in the CY7C604A hardware. It is self-initiated, and is transparent to the user.

## Cache Controller

The cache controller provides cache memory access control for a 64-Kbyte direct mapped virtual cache. The cache controller is designed to use two CY7C157A cache storage units for the cache memory. These cache RAMs are 16 -Kbyte x 16 SRAMs with
on-chip address and data latches and timing control. The CY7C601A cache can be expanded to a maximum of 256 Kbytes by adding additional groups of one CY7C604A and two CY7C157As. Using multiple CY7C604As to expand the cache is referredto as a multichip configuration for the CY7C604A, and is describedin the CY7C604A Multichip Configuration section in the SPARC RISCUser's Manual.
The cache is organized as 2048 cache lines of 32 bytes each. The CY7C604A has 2048 cache tag entries on-chip, one tag entry for each cache line. Addressing for the virtual cache is provided directly from the virtual address bus. The virtual address field (VA(15:5))selects one of the 2048 lines of the cache. Thisaddress field also selects one of the corresponding cache tag entries in the CY7C604A. A cache hit occurs when the upper sixteen bits of the virtual address and the context register match with the virtual address and context stored in the selected cache tag entry. The lowest five bits of the virtual address bus (VA(4:0)) select one of the 32 bytes in the cache line. Cache data replacement is always performed by replacing cache lines.
The cache is designed to provide data with every read access asserted on the virtual bus, regardless of the cache controller. The CY7C604A controls cache read access by holding the CY7C601A if a cache hit is not detected by the cache controller. The cache controller then reads the new cache line from main memory, and suppliesthe correct data to the CY7C601A. After the correct data is latched into the CY7C601A by strobing the MDS signal, the CY7C601A is released and execution proceeds normally.
Writes to the cache are controlled by the CY7C604A, which decodes the lowest two bits of the virtual address, the SIZE(1:0) signal, and checks for a cache hit to enable the correct cache byte write enable signals. If a cache write hit occurs, the CY7C604A decodes the correct CBWE signals for the write access, and outputs these to the CY7C157 cache RAMwrite enables. If the cache mode is set to write-through (see Cache Modes), the write data is also written to main memory. If a write cache miss occurs for write-through cache mode, the data is written to main memory and the cache is not updated. If the write cache miss occurs during copy-back cache mode (see Cache Modes), the cache line is fetched from main memory. If the cache line stored in the cache when the write cache miss occurred has been modified, the old cache line is written to main memory before the cache line is replacedby the new data. After the cache line has been replaced, the write access is enabled by the CY7C604A

## Cache Tag

The CY7C604A features 2048 direct-mapped cache tag entries. The on-chip cache tag and the TLB are accessed simultaneously. Each entry in the cache consists of 16 bits of virtual address (VA(31:16)), a 12-bit context number (CXN(11:0)), one valid bit $(\mathrm{V})$ and one modified bit $(\mathrm{M})$. The valid bit $(\mathrm{V})$ is set or cleared to indicate the validity of the cache tag entry. The modified bit (M) of a cache tag entry is set during copy-back mode after a write access to the cache line. This indicates that the cache line has been modified. The modified bit has no meaning for write-through cache mode. The cache line select field (VA(15:5)) is used to select a cache line entry and its corresponding cache tag entry. The address field (VA(31:16)) and context register are compared against the virtual address and the context fields of the selected cache tag entry. If a match occurs, then a cache hit is generated. If a match is not found, then a cache miss is generated. To complete an access successfully, both the cache tag and the TLB must be hit with appropriate access level permission. Upon power-on reset $(\overline{\mathrm{POR}})$, all cache tag entries are invalidated (all V bits are cleared).

A supervisor bit ( $\mathbf{S}$ ) is included in the cache tag entry. For cache tag entries which are accessible by the supervisor only (access level field 6 or 7 ), the $S$ bit is set. During a cache tag look up, if the access is supervisor mode and the the $S$ bit is set, the context number comparison is ignored and the context match is forced. This operation is similar to a TLB look up with access level field set to either 6 or 7.

## Cache Modes

The virtual cache can be programmed for either write-through with no write allocate or copy-back with write allocate. The two cache modes differ in how they treat cache write accesses. Write-through cache mode causes write hits to the cache to be written to both cache and main memory. Write-through write cache misses will only update main memory and invalidate the cache tag, but will not modify the cache.
A write access in copy-back mode will modify the cache only. The writing of the modified cache line to main memory is deferred until the cache line is no longer required. Copy-back cache mode has the advantage of reducing traffic on the system bus. Bus traffic is reduced since all updates to memory are deferred and are performed subsequently only as absolutely required. In addition, all such data transfers are made utilizing the more efficient burst mode.

## CY7C604A Registers

All values in all control registers are read/write (with the exception of the implementation and version fields of the SCR). Control registers are accessible by use of the alternate space load or store instructions with ASI $=4$.
Programmer's Note: To ensure software compatibility with future versions of the CY7C604A, reserved fields in a register should be written as zeros and masked out when read.

## System Control Register (SCR)

The system control register, as shown in Figure 2, defines the operation modes for the cache controller and MMU. The following describes the functions of the bit fields in the SCR.
CE. Cache-enable bit (SCR(8)) indicates whether the virtual cache is enabled or not. This bit is set to 1 to enable the cache controller.
CL. Cache-lock bit (SCR(9)) indicates whether the entire cache is locked or not. This bit is set to 1 to lock the cache.
CM. Cache-mode bit (SCR(10)) indicates whether the cache is operating under write-through no write allocate policy or copy-back write allocate policy. This bit is set to 1 to enable copy-back cache mode. Setting this bit to 0 will enable write-through cache mode.
C. Cacheable bit (SCR(13)) indicates whether the access is cacheable or not when the MMU is disabled. This bit is set to 1 if accesses on the physical bus (with the MMU disabled) are to be considered cacheable.
BM. Boot-mode bit (SCR(14)) indicates the system is in boot mode. This bit is set to 1 to indicate boot mode and is automatically set upon power-on reset.
MCA(1:0). Multichip address field (SCR(23:22)) provides the address field in multichip configuration. For more information, refer to the CY7C604A Multichip Configuration section in the SPARC RISC User's Manual.
MCM(1:0). Multichip mask field (SCR(21:20)) provides a masking facility to mask certain multichip address (MCA) bits in order to provide a facility to build systems with a different number of CY7C604As (from 1 to 4).
MV. Multichip configuration valid bit (SCR(19)) indicates that the MCA and MCM fields are valid.
NF. No-fault bit (SCR(1)) prevents supervisor data accesses from signaling data faults to the CY7C601A. When the NF bit is set, exception-generating logic (in both the TLB and the table walk) does not indicate supervisor data faults to the CY7C601A (via MEXC), but status and address information is recorded in the SFSR and SFAR registers as in normal data access operations. When the NF bit is not set, the CY7C604A reports the supervisor data exceptions.
ME. MMU-enable bit (SCR(0)) indicates whether the MMU is enabled or not. This bit is set to 1 to enable the MMU.
The implementation number ( $\operatorname{SCR}(31: 28)$ ) and the version number (SCR(27:24)) fields are hardwired; they are read only fields and writes to those fields are ignored.

## Implementation number field: 0001 <br> Version number field: 0001

On power-on reset, all writeable control bits except the BM bit are cleared. This sets the CY7C604A into the following state: cache disabled $(C E=0)$, cache unlocked $(C L=0)$, write-through mode $(C M=0)$, non-cacheable $(C=0)$, boot-mode enabled ( $B M=1$ ), multichip disabled ( $M V=0$ ), no fault disabled $(\mathrm{NF}=0)$, and MMU disabled ( $\mathrm{ME}=0$ ).


IMPL = Specific Implementation of the MMU
VER = Version of Specific Implementation (typically mask revision)
MCA (0:1) = Multichip Address
MCM (0:1) = Multichip Mask
MV = Multichip Valid
$B M=$ Boot Mode
C = Cacheable (when MMU disabled)
$C M=$ Cache Mode
$\mathrm{CL}=$ Cache Lock
CE = Cache Enable
NF = No Fault
$M E=M M U$ Enable
RSV = Reserved

Figure 2. System Control Register (SCR)

## Context Table Pointer Register (CTPR)

The context table pointer points to the context table in physical memory. The table is indexed by the contents of the context register. The context table pointer appears on bits 35 through 14 of the Mbus (MAD (35:14)) during the first fetch of TLB miss processing. Once the root pointer is cached in the PTPC (page table pointercache), no fetching of the root pointer is required until the context is changed (see Figure 3).

| CTP | RSV |  |
| :--- | :---: | :---: |
| 31 |  | 109 |
|  |  |  |
| CTP | $=$ Context Table Pointer |  |
| RSV | $=$ Reserved |  |

Figure 3. Context Table Pointer Register

## Context Register (CXR)

The context register defines a virtual address space associated with the current process. The CXR is a twelve bit register that supports 4096 contexts. This register is used to define the current context for the CY7C604A. Nearly all CY7C604A operations are dependentupon matching the value of this register to a cache tag entry or TLB entry.


Figure 4. Context Register

## Reset Register (RR)

The RR register contains information regarding whether watch dogreset (WDR), software internal reset (SIR), orsoftware externalreset (SER) occurred. This is a read/write register, and setting the software internal reset bit (SIR) or the software external reset (SER) causes the corresponding reset. Upon power-on reset, the WDR, SIR, and SER bits in the RR will be cleared. Reading the RR will also clear these bits.

| RSV | WDR | SIR | SER |
| :--- | :---: | :---: | :---: |
| 31 | RSV $=$ Reserved | 3 | 1 |
| WDR $=$ Watchdog Reset | 0 |  |  |
| SIR $=$ Software Internal Reset |  |  |  |
|  |  |  |  |
| SER $=$ Software External Reset |  |  |  |

Figure 5. Reset Register

## Root Pointer Register (RPR)

The RPR is the context-level table page table pointer (PTP) and is cached in the page table pointer cache.


Figure 6. Root Pointer Register
Onpower-on reset, the V bit is cleared. When the current context is changed by writing to the context pointer register (CXR), the $V$ bit of the RPR is cleared. The Vbit is also cleared when the CTPR register is written.

## Instruction access PTP (IPTP)

The IPTP is the instruction access level 2 table page table pointer (PTP) and is part of the page table pointer cache. Upon power-on reset, the V bit is cleared.


Figure 7. Instruction Access PTP Register

## Data access PTP (DPTP)

The DPTP is the data access level 2 table page table pointer (PTP) and is a register in the page table pointer cache. Upon power-on reset, the V bit is cleared.


Figure 8. Data Access PTP Register

## Index Tag Register (ITR)

The ITR contains the tag (index1 and index2) fields of the IPTP and DPTP entries.

| ITAG | RSV |  | DTAG | RSV |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 31 | 18 | 17 | 16 | 15 |  | 1 |

> RSV $=$ Reserved
> ITAG $=$ Instruction Access PTP Tag
> DTAG = Data Access PTP Tag

Figure 9. Index Tag Register

## TLB Replacement Control Register (TRCR)

The TRCR contains the replacement counter ( RC ) and initial replacement counter (IRC) fields as shown in Figure 10. These fields are used in order to support random replacement and to support locking capabilities of the TLB. On power-on reset, both the RC and IRC fields are initialized to zero.


RSV = Reserved
RC = Replacement Counter
IRC = Initial Replacement Counter

## Figure 10. TLB Replacement Control Register

## Synchronous Fault Status Register (SFSR)

The synchronous fault status register, illustrated in Figure 11, contains fault-associated information for synchronous faults. Synchronous faults are faults that occur during an integer unit access of memory. Synchronous faults include almost all possible faults for the CY7C604A. This type of fault is synchronous to the operations of the CY7C601A. For the CY7C604A, this fault type covers all cases except those caused by delayed writes of data stored in the write buffers. These faults are asynchronous to the operation of the CY7C601A, and are named asynchronous faults.
An example of a synchronous fault is a privilege violation fault caused by attempting an unauthorized memory access. Upon encountering a synchronous fault, the CY7C604A asserts the MEXCsignal, along with MHOLD and MDS. Synchronous faults are the only exception type that assert the MEXC signal.
The CBT bit indicates that a translation error occurred during a table walk for the flush of a modified cache line of a copy-back mode cache miss. The SFAR will contain the address of the missed cache access, not the modified cache line address causing the translation error. When this type of error occurs, the cache tag remains valid, and the cache line remains modified.
The uncorrectable error (UE), timeout error (TO), and bus error bits (BE) report error status as encoded in the MERR, MRTY, and MRDY signals. (Refer to the section on Mbus for further information.) The level bits ( L ) describe the level in a table walk process at which the fault occurred (if applicable).


Figure 11. Synchronous Fault Status Register
The access type bits (AT(2:0)) describes the access type that caused the fault. This field specifies user/supervisor access and whether the access is load or store of data or instruction. The fault type bits (FT) describe the fault type. The fault address valid bit is set when the address in the synchronous fault address register
(SFAR) is a valid fault address. The over-write bit (OW) is set in the case of a double fault where the fault status stored in the SFSR does not correspond with the fault first trapped on by the CY7C601A.

## Synchronous Fault Address Register (SFAR)

The synchronous fault address register contains the faulted virtual address.

| SFA |
| :---: |
| 31 |
|  |
|  |

Figure 12. Synchronous Fault Address Registers

## Asynchronous Fault Status Register (AFSR)

Asynchronous faults are those faults caused by a delayed memory access initiated by the CY7C604A. This type of error can only be caused by a delayed write to main memory initiated by the write buffer. Asynchronous faults cause the CMER signal to be asserted, which can be used as an interrupt to the CY7C601A.
The UC, TO, and BEbits are identical to those in the SFSR. They are set by the information encoded into the MERR, MRTY, and MRDY signals of the Mbus. The asynchronous fault address bits provide the upper four bits of the physical address not captured in the asynchronous fault address register (AFAR), which is a thirty-two bit register.


Figure 13. Asynchronous Fault Status Register
The asynchronous fault occurred bit (AFO) is set when an asynchronous fault is encountered. Once the asynchronous fault occurred (AFO) bit is set, no further asynchronous faults are recorded until the AFO bit is cleared, which is accomplished by reading the asynchronous fault address register (see Figure 13). On power-on reset, the UC, TO, BE, and AFO bits in the AFSR will be cleared. Reading the AFSR will also clear these bits.

## Asynchronous Fault Address Register (AFAR)

The AFAR contains bits 31-0 of the physical address for a asynchronous faults (bus errors). Asynchronous faults can occur during delayed write accesses or during background cache line flushoperations in copy-back mode (see Figure 14). The address in the AFAR is concatenated with the four AFA bits in the AFSR to define the entire 36 -bit physical address.

Figure 14. Asynchronous Fault Address Register


SEMICONDUCTOR


Figure 15. CY7C604A Pin Configuration

## Pin Definitions

The functional pinout is shown in Figure 15. Note that all three-stateoutput signals are driven to their inactive state before they are released to three-state.

|  |  | Virtual Bus Signals |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |
| A(31:16) | I | Virtual Address bus. A(31:16) are input sig- <br> nals during normal read/write accesses and <br> are latched into the CY7C604A on the rising <br> edge of clock. |
| A(15:2) | I/O | Virtual Address bus. Three-state input/out- <br> put signals. A(15:2) are input signals during <br> normal read/write accesses and are latched <br> into the CY7C604A on the rising edge of the <br> clock. They are output signals during cache <br> line loads into the cache RAM and modified <br> cache-line reads from the cache RAM. |
|  | I | Virtual Address bus. A(1:0) are input signals <br> during normal read//write accesses and are |
| l(1:0) |  | latched on the rising edge of clock. |


|  | Virtual Bus Signals (continued) |  |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |


|  | Virtual Bus Signals (continued) |  |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |

## Mbus Signals

| Signal <br> Name |
| :--- |
| $\overline{\text { CMER }}$ |
|  |
|  |
|  |
| MAD |
| $(63: 0)$ |

Description
CMU Error (active LOW). This signal is asserted if any bus error has occurred during writes to main memory. A system can use this signal to cause an interrupt. This signal has the same timing specifications as the Mbus control signals and remains asserted until the AFAR is read. This signal is a threestate signal.
(63:0)
I/O Mbus Address and Data (three-stated bus). During the address phase of a transaction

MAD (35:0) contains the physical address PA(35:0). The remaining signals MAD (63:36) during the address phase of the transaction contains the transaction associated information as shown below:

| MAD(39:36) | Transaction Type |
| :---: | :--- |
| 0 H | Mbus write |
| 1 H | Mbus read |
| $2-\mathrm{F} \mathrm{H}$ | Reserved |
| MAD(42:40) | Transaction Size |
| 0 | Byte (8 bits) |
| 1 | Halfword (16 bits) |
| 2 | Word (32 bits) |
| 3 | Doubleword (64bits) |
| 4 | 16 Bytes* |
| 5 | 32 Bytes |
| 6 | 64 Bytes* |
| 7 | 128 Bytes* |
| * Not supported by the CY7C604A. |  |
| MAD(43) (MC) Mbus Cacheable (active |  |
| HIGH). Indicates the current Mbus transa |  | HIGH). Indicates the current Mbus transaction is cacheable.

Mbus Signals (continued)

| Signal | I/O | Description |
| :--- | :--- | :--- |
| Name |  |  |

MAD(45) (MBL) Mbus Boot Mode/Local indicator. MBL is high during the address phase of boot mode transactions. The instruction fetch and data accesses to the Mbus while the MMU is disabled in boot mode are considered BOOT MODE transactions. The data transactions on the Mbus required for Load/Store Alternate instructions with ASI = 1 are considered LOCAL transactions.
MAD(63:46) Reserved during address phase (Driven high).
During the data phase of the transaction the MAD(63:0) lines contain the 64 bits of data being transferred.

O Mbus Address Strobe (active LOW). Asserted by the bus master during the first cycle of every bus transaction to indicate the address phase of that transaction. This is a three-state output.
I/O Mbus Bus Busy (active LOW). Asserted by the current Mbus master during an entire transaction and, if required, during both the read and write transactions of indivisible accesses. The potential bus master devices sample $\overline{\mathrm{MBB}}$ in order to obtain bus mastership as soon as the current master releases the bus. This is a three-state output.
I Mbus Bus Grant (active LOW). Asserted by external arbiter when the Mbus is granted to a master. This signal is continually driven.

O Mbus Bus Request (active LOW). Asserted by potential Mbus master devices to acquire bus mastership. This signal is continually driven.
I Mbus Error (active LOW). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released.

I Mbus Ready (active LOW). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released.
O Mbus Reset (active LOW). Asserted for 1024 clock cycles by only one source on the Mbus to initialize all devices on the Mbus. This signal is continually driven.

I Mbus Retry (active LOW). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released.

## CY7C604A

| Mbus Signals (continued) |  |  |  |  |
| :--- | :--- | :---: | :---: | :--- |
| Signal <br> Name | I/O |  | Description |  |
|  | $\overline{\text { MERR }}$ | $\overline{\text { MRDY }}$ | $\overline{\text { MRTY }}$ | Action |
|  | H | H | H | Nothing |
|  | H | H | L | Relinguish |
|  |  |  |  | and Retry |
|  | H | L | H | Data |
|  | H | L | L | Strobe |
|  | Reserved |  |  |  |
|  | L | H | H | Bus Error |
|  | L | H | L | Time Out |
|  | L | L | H | Uncorrect- |
|  | L | L | L | able Error |
|  |  |  |  | Retry |


|  | Miscellaneous Signals |  |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |

I Test Output Enable (active LOW). This signal is used (when high) to three-state all output drivers of the CY7C604A. TOE
SHOULD BE TIED LOW DURING NORMALOPERATION. It is used to isolate the CY7C604A from the rest of the system for debugging purposes.

## Cache Controller and Memory Management Unit

## Features

- Multiprocessing support
- Pin-compatible with CY7C604A
- Cache coherency protocol modeled after IEEE Futurebus
- Separate virtual and physical cache tag memories
— Each cache tag memory holds 2048 cache entries
- Allows concurrent bus snooping without stalling processor
- Large address space support
-32-bit virtual address
- 36-bit physical address
- 32-byte cache line size
- Byte write generation
- Write-through and copy-back cache policies
- 32-byte read line buffer
- 32-byte copy-back write line buffer
- 32-byte write-through buffer
- Fully conforms to SPARC Reference Mbus Level 2 specification
- Fully conforms to the SPARC reference Memory Management Unit (MMU) architecture
- On-chip Translation Lookaside Buffer (TLB)
-64 fully associative entries
- Multilevel TLB flush
- TLB probe support
-Lockable entries
—Random TLB replacement
-Supports multilevel address mapping (4-Kbyte, 256-Kbyte, 16-Mbyte, and 4-Gbyte)
- Supports context switching
- 4096 contexts for TLB entries
- 4096 contexts for cache tag
- Page-level memory access protection
— Read/write/execute
- User/supervisor modes
- Hardware table walk
- 0.8-micron CMOS technology


## Description

The CY7C605A is a combined cache controller and memory management unit optimized for multiprocessing systems. It is a high-speed CMOS implementation of the SPARC® reference memory management architecture, combined with a cache memory controller and on-chip virtual and physical cache tag memories. The CY7C605A supports the SPARC reference Mbus level-2 protocol for multiprocessing systems.
The CY7C605A is a functional superset of the CY7C604A, and is pin-compatible to the CY7C604A. The CY7C605A directly connects to the CY7C601A integer unit microprocessor and CY7C157A cache storage unit without any external circuitry. When combined with two CY7C157A 16-Kbyte $x 16$ cache storage units, the CY7C605A forms a complete, no wait-state, 64-Kbyte direct-mapped virtual cache system.

## Selection Guide

|  | 7C605A-40 | 7C605A-33 | 7C605A-25 |
| :---: | :---: | :---: | :---: |
| Maximum Supply Current (mA) | 650 | 600 | 600 |

[^55]
## Functional Description

The CY7C605A represents the evolution of the Cypress CY7C600 family into the realm of multiprocessing. The CY7C605A is a combined memory management unit (MMU) and cache controller with on-chip cache tag memory. A superset of the CY7C604A, the CY7C605A is designed to support the requirements of multiprocessing systems. The CY7C605A provides two separate cache tag memories as compared to the single cache tag memory used on the CY7C604A. The second cache tag memory allows concurrent bus snooping without stalling the CY7C601A. This allows the CY7C605A to maintain cache coherency with other cache systems without degrading CPU performance. The CY7C605A supports the Mbus cache coherency protocol, which is modeled after the acclaimed IEEE Futurebus. The CY7C605A is pin-compatible with the CY7C604A. This allows a CY7C604A-based CPU to be used in a multiprocessor system by substituting the CY7C605A.
The CY7C605A is designed as part of a system solution for high-performance multiprocessor computing using the Cypress SPARC chip set. This chip set consists of the CY7C601A integer unit, the CY7C602A floating-point unit, the CY7C605A CMU, and two CY7C157A cache RAMs. The Cypress SPARC chip set comprises a five chip, high-performance CPU requiring no additional glue logic. As part of this chip set, the CY7C605A provides support for large addressing spaces with virtual to physical address translation, and provides control for a 64-Kbyte virtual cache. As part of a multiprocessor system, the CY7C605A automatically maintains cache coherency with other multiprocessor CPUs sharing a common memory system.
The MMU portion of the CY7C605A provides translation from a 32 -bit virtual address range ( 4 gigabytes) to a 36 -bit physical address ( 64 gigabytes), as provided in the SPARC reference MMU specification. Virtual address translation is further extended with the use of a context register, which is used to identify up to 4096 contexts or tasks. The cache tag entries and TLB entries contain context numbers to identify tasks or processes. This minimizes unnecessary cache tag and TLB entry replacement during task switching.
The MMU features a 64 -entry translation lookaside buffer (TLB). The TLB acts as a cache for address mapping entries used by the MMU to map a virtual address to a physical address. These mapping entries, referred to as page table entries or PTEs, allow one of four levels of address mapping. A PTE can be defined as the address mapping for a single 4-Kbyte page, a $256-\mathrm{Kbyte}$ region, a $16-\mathrm{Mbyte}$ region, or a 4-Gbyte region. The TLB entries are lockable, allowing important TLB entries to be excluded from replacement.
The MMU performs its address translation task by comparing a virtual address supplied by the CY7C601A (integer unit) to the address tags in the TLB entries. If the virtual address and the value of the context register match a valid TLB entry, a TLB "hit" occurs. When this occurs, the physical address stored in the TLB is used to translate the virtual address to a physical address. The access type (read/write of data or instruction) and privilege level (user/supervisor) are checked during translation. If a TLB hit occurs but access level protection is violated, the MMU signals an exception and the operation ends.
If the virtual address or context does not match any valid TLB entry, a TLB "miss" occurs. This causes a table walk to be performed by the MMU. The table walk is a search performed by the MMU through the address translation tables stored in main memory. The MMU searches through several levels of tables for the PTE corresponding to the virtual address. Upon finding the

PTE, the MMU translates the address and selects a TLB entry for replacement, where it then stores the PTE.
The 64-Kbyte virtual cache is organized into 2048 lines of 32 bytes each. The term "virtual cache" refers to the direct addressing of the cache by the integer unit (CY7C601A) with the virtual address bus. Virtual address bits (VA(15:5)) select the cache line, and virtual address bits (VA(4:2)) select the 32-bit word of the cache line, as illustrated in Figure 1. The cache line selected by (VA(15:5)) is associated with a cache tag entry for that cache line. The CY7C605A provides access control for the cache by checking the context and virtual address against the cache tag for the selected cache line. If the virtual address, access level, and context match the validated cache tag for the cache line addressed, a cache hit occurs and the access is enabled. If the virtual address or context do not match the cache tag, or if the cache tag entry has been invalidated, a cache miss occurs and the cache controller accesses main memory for the required data.


Figure 1. Virtual 64-Kbyte Cache
The cache controller supports two modes of caching: write-through with nowrite allocate and copy-backwith write allocate. The difference between the two caching modes is in how they handle write accesses to the cache. Write-through mode causes write accesses to the cache to be written through to both cache and main memory upon each write access. Copy-back cache mode causes write accesses to be written to the cache only, which causes the caches lines to become modified with respect to main memory. Modified cache lines are automatically written back to main memory only when the cache line is no longer needed.

Write-through has the disadvantage that each write to the cache increases traffic on the system bus. This disadvantage becomes of increasing importance as multiple processors contend for memory bus bandwidth. Write-through also has the disadvantage that the processor is delayed by the time required to arbitrate the system bus and write the data to main memory. However, in the case of the CY7C605A, this disadvantage is largely offset by the inclusion of write buffers. The write buffers can store up to four double-word accesses, allowing the CY7C601A to continue execution while data is written to main memory.
Copy-back caching has long been recognized as providing higher system performance than write-through. Blocks of write accesses (typically occurring in context switching or data intensive opera-
tions) cause a write-through cache system to stall the processor even with the inclusion of write buffers. This is a problem inherent with write-through that is avoided by copy-back caching mode. However, copy-back caching in multiprocessing systems introduces the issue of data consistency. Since copy-back holds modified data until the processor no longer requires the data, main memory becomes inconsistent with the contents of the cache.

Cache coherency protocols have been established to deal with the data consistency problem, but many cache designs have avoided copy-back caching due to the complexity of implementing the protocol. The CY7C605A solves the problems of supporting cache consistency protocols and provides the multiprocessor designer with the performance of a true copy-back cache system The CY7C605A supports a cache coherency protocol modeled after the IEEE Futurebus, which has been acclaimed in the industry as a superior cache protocol. To support this protocol, the CY7C605A utilizes a dual cache tag memory to allow concurrent bus snooping. This enables the CY7C605A to monitor all bus activity without stalling the processor. The CY7C605A uses the bus activity information to maintain cache coherency, which it does automatically as a concurrent task without interfering with the cache operations for the processor. Therefore, the CY7C605A provides a multiprocessing system that allows a maximum performance copy-back cache without the problems of supporting a cache coherency protocol.
A 32-byte write buffer and a 32-byte read buffer are provided in the CY7C605A to fully buffer the transfer of a cache line. This feature is used in copy-back cache mode to allow the CY7C605A to simultaneously read a cache line from main memory as it is flushing a modified cache line from the cache. This feature is also used in write-through cache mode for write accesses to main memory. The write buffer avoids stalling the CY7C601A on writes to main memory by storing the write data until the physical bus becomes available. The write buffer then writes the data to memory as a background task.

The CY7C605A supports the SPARC Mbus standard bus interface. The Mbus is a peer level, high-speed, 64-bit, multiplexed address and data bus that supports a full peer level protocol (i.e., multiple bus masters). The Mbus transfers data in transaction sizes from 1 to 128 bytes. These data transfers are performed in either burst or non-burst mode, depending upon size. Data transactions larger than eight bytes (one doubleword) are transferred in burst mode, which consists of an address phase followed by multiple data phases. Non-burst transactions consist of an address phase followed by one data phase, and are used for data transactions less than eight bytes. Bus mastership is granted and controlled by an external bus arbiter. The bus arbiter sets bus priorities, and grants access to a bus master.
Mbus is divided into two levels of implementation: level 1 and level 2. Level 1, implemented on the CY7C604A, is the uniprocessor version of Mbus. Level 1 is a subset of level 2, which is the multiprocessor version of Mbus. The CY7C605A supports level 2 Mbus. Level 2 Mbus includes the IEEE Futurebus cache coherency protocol, which has been recognized in the industry as a superior method of supporting multiprocessing systems.

The level 2 Mbus supports direct data intervention, which allows a cache system with the up-to-date version of a cache line to directly supply the data to another cache system without having to
first update main memory. Direct data intervention provides a significant performance improvement over systems which do not support this feature. In addition, the CY7C605A provides support for memory systems with reflective memory controllers. A memory system with reflective memory control can recognize a cache to cache data transaction and automatically update itself without delaying the system. Secondary cache controllers are also supported by the CY7C605A, which provide a performance advantage over systems directly using main memory.

## Memory Management Unit

The MMU provides virtual to physical address translation with the use of an on-chip translation lookaside buffer (TLB). The translation lookaside buffer is in reality a full address translation cache (ATC) for address translation entries stored from tables in main memory. These entries, referred to as page table entries or PTEs, contain the mapping information used by the MMU to translate the virtual addresses. Addresses presented to the MMU for translation are compared against the set of PTEs stored in the TLB. All entries in the TLB are simultaneously accessed through the use of advanced content addressable memory (CAM) technology. If a match for the virtual address and context is found in a valid TLB entry and the access protection is not violated, a TLB hit occurs and the address is translated. A virtual address and context that matches a valid TLB entry but violates the memory access protections will cause the CY7C605A to generate a memory exception to the CY7C601A. If the TLB entries do not match the address and context, or the TLB entry is invalid, then a TLB miss occurs. The MMU responds to the TLB miss by initiating a table walk to find the correct PTE stored in main memory for the virtual address.

The MMU uses a tree-structured table walk algorithm to find page table entries not found in the TLB. The table walk is a search through a series of tables in main memory for the PTE corresponding to a virtual address. The table walk uses a series of four tables. These tables are: the context table, the level 1 table, the level 2 table, and the level 3 table. The table walk uses the context pointer register as a base register and the context number as a offset to point to an entry in the context table. At any address, the MMU finds either a PTE, which terminates its search, or a page table pointer (PTP). A PTP is a pointer used in conjunction with a field in the virtual address to select an entry in the next level of tables. The table walk continues searching through levels of tables as long as PTPs are found pointing to the next table. The table walk terminates when a PTE is found, or an exception is generated if a PTE is not found after accessing the level 3 table. An exception is also generated if the table walk finds an invalid or reserved entry in the page tables.
Upon finding the PTE, the CY7C605A stores it in an available TLB entry and translates the corresponding virtual address. The table-walk processing is implemented in the CY7C605A hardware. It is self-initiated, and is transparent to the user.

## Cache Controller

The cache controller provides cache memory access control for a 64-Kbyte direct-mapped virtual cache. The cache controller performs this task by comparing memory accesses against the address and status entries in a cache tag memory. The CY7C605A provides two separate cache tag memories for access comparison. Cache memory accesses from the processor are compared against the processor virtual cache tag (PVTAG) memory. Bus snooping operations are compared against the Mbus physical cache tag (MPTAG) memory. The use of two cache tag memories allows the
cache controller to service processor cache accesses concurrently with bus snooping cache tag accesses. This feature of the CY7C605Aprovidessignificant performance improvements over cache systems sharing a single cache tag memory between the processor cache access and the bus snooping operations. Single cache tag systems typically must stall the processor when a bus snooping operationis required, causing serious performance degradation.
The cache controller is designed to use two CY7C157A cache storage units for the cache memory. These cache RAMs are 16-Kbyte x 16 SRAMswith on-chip address and data latches and timing control. Two CY7C157As and one CY7C605A comprise an entire 64-Kbyte cache system with physical bus interface and read and write buffers.

The cache is organized as 2048 cache lines of 32 bytes each. The CY7C605A has 2048 cache tag entries in both the PVTAG and MPTAG, one entry in each cache tag memory per cache line. Addressing for the virtual cache is provided directly from the virtual address bus. The virtual address field (VA(15:5)) selects one of the 2048 lines of the cache. This address field also selects the cache tag entry in the PVTAGdedicated to the selected cache line. A cache hit occurs when the upper sixteen bits of the virtual address and the context register match with the virtual address and contextstored in the selected cache tag entry in PVTAG. The lowest five bits of the virtual address bus (VA(4:0)) select one of the 32 bytes in the cache line. Cache data replacement is always performed by replacing cache lines.
The cache is designed to provide data with every read access asserted on the virtual bus, regardless of the cache controller. The CY7C605A controls cache read access by halting the CY7C601 if a cache hit is not detected by the cache controller. The cache controller then reads the new cache line from main memory, and supplies the correct data to the CY7C601A. After the correct data is latched into the CY7C601A by strobing the MDS signal, the CY7C601A is released and execution proceeds normally.
Writes to the cache are controlled by the CY7C605A, which decodes the lowest two bits of the virtual address, the SIZE(1:0) signal, and checks for a cache hit to enable the correct cache byte write enable signals. If a cache write hit occurs, the CY7C605A decodes the correct CBWE signals for the write access, and outputs these to the CY7C157 cache RAM write enables. If the cache mode is set to write-through (see Cache Modes), the write data is also written to main memory. If a write cache miss occurs for write-through cache mode, the data is written to main memory and the cache is not updated. If the write cache miss occurs during copy-back cache mode (see Cache Modes), the cache line is fetched from main memory. If the cache line stored in the cache when the write cache miss occurred has been modified, the old cache line is written to main memory before the cache line is replacedby the new data. After the cache line has been replaced, the write access is enabled by the CY7C605A.

## Cache Tag

The CY7C605A features two separate cache tag arrays: the processorvirtual cache tag memory (PVTAG) and the Mbus physical cache tag memory (MPTAG). Cache controllers using only one cache tag array must delay the processor when bus snooping requires access to the cache tags. The inclusion of two independent cache tag memories allows the CY7C605A to support processor accesses to cache while simultaneously performing bus snooping on the Mbus.

## Cache Modes

The cache can be programmed for either write-through with no write allocate or copy-back with write allocate. The two cache modes differ in how they treat cache write accesses. Write-through cache mode causes write hits to the cache to be written to both cache and main memory. Write-through write cache misses will only update main memory and will not modify the cache.

A write access in copy-back mode will modify the cache only. The writing of the modified cache line to main memory is deferred until the cache line is nolonger required. Copy-back cache mode has the advantage of reducing traffic on the system bus. Bus traffic is reduced since all updates to memory are deferred and are subsequently performed only as absolutely required. In addition, all such data transfers are made utilizing the more efficient burst mode. The following describes the two cache modes in detail.

## Write-through mode with no Write Allocate

For write-through cache mode, write access cache hits cause both the cache and main memory to be updated simultaneously. A write access cache miss causes only main memory to be updated (no write allocate). Write-through caching mode normally requires a processor to delay during a write miss while the data is written to main memory. The CY7C605A provides write buffers to prevent this delay in most cases. The write buffers store the write access and write the data to main memory as a background task.
During read access cache hits, the cached data is read out and supplied to the CY7C601A. In the case of a read access cache miss, a cache line is fetched from main memory to load into the cache and the required data is supplied to the CY7C601A.

## Copy-back mode with Write Allocate

When the cache is configured for copy-back mode, only the cache is updated on write access cache hits (i.e., main memory is not updated). The modified bit of the cache tag for the cache line is set on a copy-back write access (write hit or after a write miss is corrected). During write access cache misses, if the selected cache line is clean (not modified), a cache line is fetched from main memory to load into the cache and only the cache is updated. If the selected cache line is modified, the selected cache line is flushed out to update main memory. The CY7C605A simultaneouslyfetches the new cache line from main memory and stores it into the read buffer as it flushes the modified cache line from the cache and stores it into its write buffer. After the modified cache line has been flushed, the CY7C605A writes the modified cache line out of its write buffer into main memory while the new cache line is stored into the cache memory from the read buffer.
During read access cache hits, the cached data is read out and supplied to the CY7C601A. During read access cache misses, if the selected cache line is clean (not modified), a cache line is fetched from main memory to load into the cache. If the selected
cache line is modified, the selected cache line is flushed out to the CY7C605A write buffer, and a new cache line is fetched from main memory and stored into the read buffer. The new cache line is then stored in the cache from the read buffer, while the modified cache line stored in the write buffer is written out to main memory.

## Multiprocessing Support

The CY7C605A is specifically designed to support multiprocessing systems. The CY7C605A accomplishes this by providing features necessary to maintain cache coherency with a second-level memory system (typically main memory or a secondary cache) and other caching systems on the shared bus.
The CY7C605A supports two modes of caching: write-through and copy-back. Write-through caching mode modifies main memory with each write access to the cache. This avoids the issue of lack of coherency between the individual cache systems and main memory, but greatly increases memory bus traffic. The effect of this increased bus traffic is a degrading of the performance of a multiprocessor system as the processing nodes compete for memory bus bandwidth. This problem is greatly reduced when copy-back caching mode is used.
Copy-back mode holds all changes to a cache line until the line is flushed from the cache. This minimizes bus traffic to only those transactions necessary to maintain the cache. However, by allowing the cache line to be modified without updating main memory, a problem arises when other processing nodes require an up-to-date copy of that memory location. The problem of modified cache lines is solved by the enforcement of a cache coherency protocol.
The CY7C605A implements a cache coherency protocol specified by the SPARC reference standard Mbus level-2 interface. This protocol is modeled after that used by the IEEE Futurebus. In this protocol, each cache line is described by one of five states: Invalid (I), Exclusive Clean (EC), Exclusive Modified (EM), Shared Clean (SC), and Shared Modified (SM). The following describes these five cache states:

## Invalid (I): Cache line is not valid.

Exclusive Clean (EC): Only this cache module has a valid copy of this cache line, other than the next level of memory (main memory or secondary cache). No other cache module on the same level of memory has a valid copy of this cache line.
Exclusive Modified (EM): Only this cache module has a valid copy of this cache line. This cache module is the OWNER of the cache line, and has the responsibility to update the next level of memory (main memory or secondary cache) and also to supply data if any other cache references this memory location.
Shared Clean (SC): The same cache line may exist in more than one cache module. The next level of memory may or may not contain a valid copy of this cache line, depending upon whether this cache line has been modified in any other cache.

Shared Modified (SM): The same cache line may exist in more than one cache module, but this cache module is the OWNER of the cache line. The next level of memory does not have a valid copy of this cache line, and this cache module has the responsibility to update the next level of memory and to supply any other cache that may reference this same memory location.
These five states are described by three state bits (valid (V), shared (SH), and modified(M)) in each MPTAG cache tag entry. The PVTAG cache tag entries corresponding to the same cache lines have two state bits, valid (V) and shared (SH).
Under write-through cache mode, only the valid and invalid states apply to either the MPTAG or PVTAG cache tag entries. The shared and modified bits in the MPTAG are ignored by the CY7C605A when in write-through mode.

## CY7C605A Registers

All values in all control registers are read/write (with the exception of the implementation and version fields of the SCR). Control registers are accessible by use of the alternate space load or store instructions with ASI $=4$.

## System Control Register (SCR)

The system control register, as shown in Figure 2, defines the operation modes for the cache controller and MMU. The following describes the functions of the bit fields in the SCR.
IMPL, VER-The implementation number (SCR(31:28)) and the version number (SCR(27:24)) fields are hardwired; they are read only fields and writes to those fields are ignored.

Implementation number field: 0001
Version number field: 1111
MID(3:0)-Module Identification number (SCR(18:15)) identifies the processor module during transactions on the Mbus. This four- bit module identification number is embedded in the Mbus address phase of all Mbus transactions initiated by the CY7C605A.
BM-Boot-mode bit (SCR(14)) indicates the system is in boot mode. This bit is set to 1 to indicate boot mode. This bit is automatically set upon power-on reset.
C -Cacheable bit (SCR(13)) indicates whether the access is cacheable or not when the MMU is disabled. This bit is set to 1 if accesses on the physical bus (with the MMU disabled) are to be considered cacheable.
MR-Memory Reflection (SCR(11)) indicates whether the main memory system on the Mbus supports memory reflection. MR affects the status of the MTAG cache tag bits.
CM-Cache-mode bit (SCR(10)) indicates whether the cache is operating under write-through no write allocate policy or copy-back write allocate policy. This bit is set to 1 to enable copy-back cache mode. Setting this bit to 0 will enable write-through cache mode.

|  | IMPL | VER | RSV |  | MID (3:0) | BM | C | RSV | MR | CM | RSV | CE |  | RSV |  | NF | ME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | $\mathrm{IMPL}=$ Specific Implementation of the MMU |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| VER = Version of Specific Implementation (typically mask revision) CM = Cache Mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\operatorname{MID}(3: 0)=$ Module Identifier (3:0) $\quad$ CE $=$ Cache Enable |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BM $=$ Boot Mode $\quad$ NF $=$ No Fault |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}=$ Cacheable (when MMU disabled) |  |  |  |  |  |  | ME = MMU Enable |  |  |  |  |  |  |  |  |  |  |

Figure 2. System Control Register (SCR)

CE-Cache-enable bit (SCR(8)) indicates whether the virtual cache is enabled or not. This bit is set to 1 to enable the cache controller.

NF-No-fault bit (SCR(1)) prevents supervisor data accesses from signaling data faults to the CY7C601A. When the NF bit is set, exception-generating logic (in both the TLB and the table walk) does not indicate supervisor data faults to the CY7C601A (via MEXC), but status and address information is recorded in the SFSR and SFAR registers as in normal data access operations. When the NF bit is not set, the CY7C605A reports the supervisor dataexceptions.
ME-MMU-enable bit (SCR(0)) indicates whether the MMU is enabled or not. This bit is set to 1 to enable the MMU.
On power-on reset, all writeable control bits except the BM bit are cleared. This sets the CY7C605A into the following state: cache disabled $(\mathrm{CE}=0)$, write-through mode $(\mathrm{CM}=0)$, non-cacheable $(\mathrm{C}=0)$, boot-mode enabled $(\mathrm{BM}=1)$, no fault disabled $(\mathrm{NF}=$ 0 ), and MMU disabled ( $\mathrm{ME}=0$ ).

## Context Table Pointer Register (CTPR)

The context table pointer points to the context table in physical memory. The table is indexed by the contents of the context register. The context table pointer appears on bits 35 through 14 of the Mbus (MAD(35:14)) during the first fetch of TLB miss processing. Once the root pointer is cached in the PTPC (page table pointercache), no fetching of the root pointer is required until the context is changed (see Figure 3).


Figure 3. Context Table Pointer Register

## Context Register (CXR)

The context register defines a virtual address space associated with the current process. The CXR is a twelve-bit register that supports 4096 contexts. This register is used to define the current context for the CY7C605A. Nearly all CY7C605A operations are dependent upon matching the value of this register to a cache tag entry or TLB entry.


Figure 4. Context Register

## Reset Register (RR)

The RR register contains information regarding whether watch dogreset(WDR) orSoftware Internal Reset(SIR) occurred. This is a read/write register, and setting the software internal reset bit (SIR) or the software external reset (SER) causes the corresponding reset. Upon power-on reset, the WDR, SIR, and SER bits in the $R R$ will be cleared. Reading the $R R$ will also clear these bits.


Figure 5. Reset Register

## Root Pointer Register (RPR)

The RPR is the context level table page table pointer (PTP) and is cached in the page table pointer cache.


## Figure 6. Root Pointer Register

Onpower-on reset, the V bit is cleared. When the current context is changed by writing to the context pointer register (CXR), the V bit of the RPR is cleared. The Vbit is also cleared when the CTPR register is written.

## Instruction access PTP (IPTP)

The IPTP is the instruction access level 2 table page table pointer (PTP) and is part of the page table pointer cache. Upon power-on reset, the V bit is cleared.


## Figure 7. Instruction Access PTP Register

## Data access PTP (DPTP)

The DPTP is the data access level 2 table page table pointer(PTP) and is a register in the page table pointer cache. Upon power-on reset, the V bit is cleared.


Figure 8. Data Access PTP Register

## Index Tag Register (ITR)

The ITR contains the tag (index1 and index2) fields of the IPTP and DPTP entries.


Figure 9. Index Tag Register

## TLB Replacement Control Register (TRCR)

The TRCR contains the replacement counter (RC) and Initial Replacement Counter (IRC) fields as shown in Figure 10. These fields are used in order to support random replacement and to supportlocking capabilities of the TLB. On power-on reset, both the RC and IRC fields are initialized to zero.

| RSV |  | RC | RSV |  | IRC |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 31 |  | 14 | 13 | 8 | 7 |

## Figure 10. TLB Replacement Control Register

## Synchronous Fault Status Register (SFSR)

Thesynchronous fault status register, illustrated in Figure 11, contains fault-associated information for synchronous faults. Synchronousfaults are faults that occur during an integer unit access of memory. Synchronous faults include almost all possible faults for the CY7C605A. This type of fault is synchronous to the operations of the CY7C601A. For the CY7C605A, this fault type coversall cases except those caused by delayed writes of data stored in the write buffers. These faults are asynchronous to the operation of the CY7C601A, and are named asynchronous faults.
An example of a synchronous fault is a privilege violation fault caused by attempting an unauthorized memory access. Upon encountering a synchronous fault, the CY7C605A asserts the $\overline{\text { MEXC }}$ signal, along with MHOLD and MDS. Synchronousfaults are the only exception type that assert the MEXC signal.
The uncorrectable error (UE), timeout error (TO), and bus error bits (BE) report error status as encoded in the MERR, MRTY, and MRDY signals. (Refer to the section on Mbus for further information.) The level bits ( L ) describe the level in a table walk process at which the fault occurred (if applicable).

| RSV | UC | TO | BE | L | AT | FT | FAV | OW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | 13 | 12 | 11 | 109 | 87 | 5 | 4 | 2 |

Figure 11. Synchronous Fault Status Register
The access type bits (AT(2:0)) describes the access type that caused the fault. This field specifies user/supervisor access and whetherthe access is load or store of data or instruction. The fault address valid bit is set when the address in the synchronous fault addressregister (SFAR) is a valid fault address. The over-write bit (OW) is set in the case of a double fault where the fault status storedin the SFSR does not correspond with the fault first trapped on by the CY7C601A.

Synchronous Fault Address Register (SFAR)
Thesynchronous fault address register contains the faultedvirtual address.


Figure 12. Synchronous Fault Address Register

## Asynchronous Fault Status Register (AFSR)

Asynchronousfaults are those faults caused by a delayed memory access initiated by the CY7C605A. This type of error can only be caused by a delayed write to main memory initiated by the write buffer. Asynchronous faults cause the CMER signal to be asserted, which can be used as an interrupt to the CY7C601A.
The UC, TO, and BE bits are identical to those in the SFSR. They are set by the information encoded into the $\overline{\text { MERR }}, \overline{M R T Y}$, and MRDY signals of the Mbus. The asynchronous fault address bits provide the upper four bits of the physical address not captured in the asynchronous fault address register (AFAR), which is a thirty-two bit register.

| RSV | UC | TO | BE | RSV | AFA(35:32) | RSV | AFO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | 312 | 11 | 109 |  | 7 | 3 | 0 |
| RSV = Reserved BE $=$ Bus Error <br> UC = Uncorrectable Error AFA = Asynchronous Fault Address <br> TO = Time Out Error AFO $=$ Asynchronous Fault Occurred |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

Figure 13. Asynchronous Fault Status Register
The Asynchronous Fault Occurred bit (AFO) is set when an asynchronousfault is encountered. Once the Asynchronous Fault Occurred (AFO) bit is set, no further asynchronous faults are recorded until the AFO bit is cleared, which is accomplished by reading the asynchronous fault address register (see Figure 13). On power-on reset, the UC, TO, BE, and AFO bits in the AFSR will be cleared. Reading the AFSR will also clear these bits.

## Asynchronous Fault Address Register (AFAR)

The AFAR contains bits 31-0 of the physical address for asynchronous faults (bus errors). Asynchronous faults can occur during delayedwrite accesses orduring background cache line flushoperations in copy-back mode (see Figure 14). The address in the AFAR is concatenated with the four AFA bits in the AFSR to define the entire 36 -bit physical address.


## AFA $=$ Asynchronous Fault Address

Figure 14. Asynchronous Fault Address Register

SEMICONDUCTOR


Figure 15. CY7C605A Pin Configuration

## Pin Definitions

The functional pinout is shown in Figure 15. Note that all three-stateoutput signals are driven to their inactive state before they are released to three-state.

|  |  | Virtual Bus Signals |
| :--- | :---: | :--- |
| Signal <br> Name | I/O | Description |


| Virtual Bus Signals (continued) |  |  |
| :---: | :---: | :---: |
| Signal <br> Name | I/O | Description |
| ASI(5:0) | I | Address Space Identifiers. The ASI bits are used to: <br> 1. Identify various types of accesses (user/ supervisor, instruction/data) <br> 2. Access CY7C605A registers <br> 3. Initiate MMU flush/probe operation <br> 4. Identify cache flush operations <br> 5. Recognize diagnosticoperations <br> 6. Recognize pass physical address space |
| $\mathrm{D}(31: 0)$ | I/O | Virtual Data bus. Three-state input/output signals. $\mathrm{D}(31: 0)$ are input signals during CY7C601A normal write accesses, modified cache-line reads from the cache RAM, CY7C605A register writes, or CY7C605A diagnostic accesses. They are output signals during cache line loads into cache RAM, CY7C605A register reads, or CY7C605A diagnosticaccesses. |
| $\overline{\text { ERROR }}$ | I | Error (active LOW) signal from the CY7C601. When this signal is asserted, it indicates the CY7C601A has halted due to entering the error state. The CY7C605A reads this signal and initiates a watch dog reset. |
| FNULL | I | Floating point unit NULLification cycle (active HIGH). When FNULL is active, the current access will be ignored. |
| INULL | I | Integer unit NULLification cycle (active HIGH). When INULL is active, the current access will be ignored. |
| $\overline{\text { IOE }}$ | I/O | Integer unit Output Enable (active LOW). Three-state input/output. This signal is connected to the $\overline{\mathrm{AOE}}$ and $\overline{\mathrm{DOE}}$ inputs of the CY7C601A. When asserted, the IOE will place the address $(\mathrm{A}(31: 0))$, address space identifiers (ASI(7:0)), and data (D(31:0)) drivers of the CY7C601 in a three-state condition. |
| $\overline{\text { IRST }}$ | 0 | Integer unit Reset (active LOW) is asserted to reset integer unit. This signal is continually driven HIGH or LOW. |
| LDSTO | I | Load Store Atomic operation indicator (active HIGH). Asserted by the CY7C601 during atomic load store cycles and is sampled by the CY7C605A on the rising edge of the clock. |


|  |  | Virtual Bus Signals <br> Signal <br> Name |
| :--- | :---: | :--- |
| $\overline{\text { MDS }}$ | I/O | Description |

 load/store alternate instructions with ASI $=1$ are considered LOCAL transactions.

MAD(63:46) Reserved during address phase (driven HIGH).

During the data phase of the transaction the $\operatorname{MAD}(63: 0)$ lines contain the 64 bits of data being transferred.
$\overline{\text { MAS }} \quad$ I/O Mbus Address Strobe (active LOW). Asserted by the bus master during the first cycle of every bus transaction to indicate the address phase of that transaction. This signal is bidirectional on the CY7C605A.
$\overline{\text { MBB }} \quad$ I/O Mbus Bus Busy (active LOW) asserted by the current Mbus master during an entire transaction and, if required, during both the read and write transactions of indivisible accesses. The potential bus master devices sample MBB in order to obtain bus mastership as soon as the current master releases the bus. This is a three-state output.

| Mbus Signals (continued) |  |  | Cache RAM Signals |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Signal <br> Name | 1/0 | Description | Signal Name | I/O | Description |
| $\overline{\text { MBG }}$ | I | Mbus Bus Grant (active LOW). Asserted by external arbiter when the Mbus is granted to a master. This signal is continually driven. | $\begin{aligned} & \overline{\overline{\text { CBWE }}} \\ & (3: 0) \end{aligned}$ | 0 | Cache Byte Write Enables (active LOW). During normal write operations, certain byte enable signals are asserted depending upon the size and $\mathrm{A}(1: 0)$ inputs. During a cache line load all four byte enable signals are asserted. These signals can also be driven by using a store alternate instruction with ASI = FH. This feature is supported for diagnostic purposes. This output is continually driven (not three-stated). CBWEO controls the most significant byte (MSB) and CBWE3 controls the least significant byte (LSB). |
| $\overline{\text { MBR }}$ | 0 | Mbus Bus Request (active LOW). Asserted by potential Mbus master devices to acquire bus mastership. This signal is continually driven. |  |  |  |
| $\overline{\text { MERR }}$ | I | Mbus Error (active LOW). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released. |  |  |  |
| $\overline{\text { MIH }}$ | I/O | Memory INhibit (active LOW). Asserted by the CY7C605A for Mbus transactions where the cache owns the data that has been requested on the Mbus. This signal is monitored during bus snooping by the CY7C605A | $\overline{\text { CROE }}$ | 0 | Cache RAM Output Enable (active LOW). Asserted during normal read operations with ASI $=8,9, \mathrm{~A}, \mathrm{~B}$ and during modified cache line read operations. This signal is also asserted during cache data read operations with ASI $=\mathrm{F}$ for diagnostic purposes. This signal is continually driven. |
| $\overline{\text { MRDY }}$ | I/O | Mbus Ready (active LOW). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is asserted by the CY7C605A during direct data intervention operations This signal is to be three-stated when released. |  |  |  |
|  |  |  | Miscellaneous Signals |  |  |
|  |  |  | Signal <br> Name | I/O | Description |
| $\overline{\text { MRTY }}$ | I | Mbus Retry (active LOW). Asserted or deasserted by an Mbus slave during every data phase of a transaction. This signal is to be three-stated when released. | CLK | I | System Clock. This is the same clock used by the 7C601 integer unit. |
|  |  |  | $\overline{\text { CSEL }}$ | I | Chip Select (active LOW). In multi-CMU systems, CSEL on each CY7C604A is connected to different address lines (any one from A(31:16)) to initialize the Multichip Configuration. In single-CMU systems, CSEL should be connected to ground in order to permanently enable the CY7C604A. In multiCMU systems, CSEL should be connected to ground or $\mathrm{V}_{\mathrm{CC}}$ through a resistor during power-on reset. This is required in order to enalbe only one boot mode CMU. |
|  | MERR | $\overline{\text { MRDY }}$ MRTY Action |  |  |  |
|  | H | $\mathrm{H} \quad \mathrm{H} \quad$ Nothing |  |  |  |
|  | H | H L $\quad$Relinquish <br> and Retry |  |  |  |
|  | H | $\mathrm{L} \quad \mathrm{H} \quad$ Data |  |  |  |
|  |  | Strobe |  |  |  |
|  | H | L L Reserved |  |  |  |
|  | L | $\mathrm{H} \quad \mathrm{H} \quad$ Bus Error |  |  |  |
|  | L | H L Time Out |  |  |  |
|  | L | L H $\quad \begin{aligned} & \text { Uncorrect- } \\ & \text { able Error }\end{aligned}$ | $\overline{\text { TOE }}$ | I | Test Output Enable (active LOW). This signal is used (when high) to three-state all output drivers of the CY7C605A. TOE <br> SHOULD BE TIED LOW DURING NORMALOPERATION. It is used to isolate the CY7C605A from the rest of the system for debugging purposes. |
|  | L | $\mathrm{L} \quad \mathrm{L} \quad$ Retry |  |  |  |
| MSH | I/O | Memory SHared (active LOW). Asserted by the CY7C605A after detecting a data request on the Mbus for which the CY7C605A has a copy. This signal is monitored by the CY7C605A during bus snooping. |  |  |  |
| $\overline{\text { POR }}$ | I | Power-On Reset (active LOW). The POR initializes all on-chip logic to a known state, invalidates all the TLB entries, and all cache tag entries. It must be asserted for a minimum of 8 clocks. It also causes the CY7C605A to assert IRST to reset the | Docum | 38-1 | -10006-A |

## Features

- SPARC ${ }^{\circledR}$ processor optimized for embedded control applications
- Reduced Instruction Set Computer (RISC) architecture
-Simple format instructions
- Most instructions execute in a single cycle
- Very high performance
-40-ns instruction cycle with 4-stage pipeline
-18 sustained MIPS at 25 MHz
- 240 -ns worst-case interrupt response
- 136 32-bit registers
— Eight overlapping windows of 24 registers each
-Dividing registers into seperate register banks allows fast context switching
- 8 global registers
- Hardware pipeline interlocks
- 16 prioritized interrupts levels
- Large address space
- 24-bit address space
- 3-bit address space indentifier
- Multitasking support
— User/supervisor modes


## - Privileged instructions

- Artificial intelligence support
- Multiprocessing support
- High-performance floating-point processor interface
- Concurrent execution of float-ing-point instructions
- 0.8-micron 2-layer metal CMOS technology
- 160-pin quad flat package
- Power
-3 watts maximum



## Selection Guide

| CY7C611A-25 |  |  |  |
| :--- | :---: | :---: | :---: |
| MaximumOperating Current (mA) | Commercial | 600 |  |

[^56]
## Overview

The CY7C611A controller is a high-speed CMOS implementation of the SPARC 32-bit RISC architecture processor optimized for embedded control applications. RISC architecture makes possible the creation of a processor which can execute instructions at a rate of one instruction per processor clock. The CY7C611A supports a tightly-coupled floating-point coprocessor capable of executing at a rate of 4-5 MFLOPS. The CY7C611A SPARC controller provides the following features:

Simple instruction format. All instructions are 32 bits wide and aligned on 32-bit boundaries in memory. Three basic instruction formats feature uniform placement of opcode and address fields.
Register intensive architecture. Most instructions operate on either two registers or one register and a constant, and place the result in a third register. Only load and store instructions access off-chip memory.
Large windowed register file. The processor has 136 on-chip 32-bit general purpose registers. Eight of these are global registers. The remaining 128 registers can be configured as four separate non-overlapping register banks or as eight overlapping sets of 24 registers each. The first configuration allows for extremely fast context switch times and the second provides for very low overhead procedure calls. The actual configuration and use of the registers is determined by the user's application.

Delayed control transfer. The processor always fetches the next instruction after a control transfer, and either executes it or annuls it depending on the state of a bit in the control transfer instruction. This feature allows compilers to rearrange code to place a useful instruction after a delayed control transfer and thereby take better advantage of the processor pipeline.

Concurrent floating point. Floating-point instructions can execute concurrently with each other and with non-floating-point instructions.

Fast interrupt response. Interrupt inputs are sampled on every clock cycle and can be acknowledged in one to three cycles. The first instruction of an interrupt service routine can be executed within six to eight cycles of receiving the interrupt request.

## The 7C600 Family

The SPARC processor family consists of the CY7C601A and CY7C611A integer units and the CY7C602A floating-point unit. The CY7C601A and CY7C611A integer units are a high-speed implementation of the SPARC architecture, and are binary compatible with all SPARC processors. The CY7C602A is a high-performance floating-point unit that allows floating-point instructions to execute concurrently with the CY7C601A or the CY7C611A.

The CY7C611A is designed for embedded control and application specific systems. The CY7C611A communicates with external memory via a 24 -bit address bus and a 32 -bit data/ instruction bus. In many dedicated controller applications, the CY7C611A can function by itself with high-speed local memory. The CY7C611A retains the signals supplied on the CY7C601A for discrete implementations of cache systems. The CY7C157A cache storage unit can be used with the CY7C611A to provide a zero wait-state memory system with no glue logic. The CY7C289 registered PROM provides a zero wait-state PROM memory for most accesses and requires no glue logic for interfacing to the CY7C611A.

## Floating-Point Coprocessor Interface

The CY7C611A is the basic processing engine which executes all of the instruction set except for floating-point operations. The CY7C602A and CY7C611A operate concurrently. The CY7C602A recognizes floating-point instructions and places them in a queue while the CY7C611A continues to execute non-floating point instructions. If the CY7C602A encounters an instruction which will not fit in its queue, the CY7C602A holds the CY7C611A until the instruction can be stored. The CY7C602A contains its own set of registers on which it operates. The contents of these registers are transferred to and from external memory under control of the CY7C611A via floatingpoint load/store instructions. Processor interlock hardware hides floating-point concurrency from the compiler or assembly language programmer. A program containing floating-point computations generates the same results as if instructions were executed sequentially.

## Multitasking Support

The CY7C611A supports a multitasking operating system by providing user and supervisor modes. Some instructions are privileged and can only be executed while the processor is in supervisor mode. Changing from user to supervisor mode requires taking a hardware interrupt or executing a trap instruction.

## Interrupts and Traps

The CY7C611A supports both asynchronous traps (interrupts) and synchronous traps (error conditions and trap instructions). The occurrence of a trap causes the CY7C611A to fetch the beginning address of the trap routine from a trap table. The base address of the trap table is specified by a trap base register and the offset is a function of the trap type. After fetching the trap routine address, program control jumps to the trap routine. Traps are taken before the current instruction is executed and can therefore be considered to occur between instructions.

## Registers

The following sections provide an overview of the CY7C611A registers. The CY7C611A has two types of registers; working registers ( $r$ registers), and control registers. The $r$ registers provide storage for processes, and the control registers keep track of and control the state of the CY7C611A.
Special $r$ Registers. The utilization of four $r$ registers is partially fixed by the instruction set. Global register $\mathrm{r}[0]$ is dummy register; it returns the value " 0 " when it is used as a source register, and it is not modified when used as a destination register. This feature makes the most common value easily available and eliminates the need for a clear register instruction. Another r register fixed by the instruction set is r[15]. Upon executing a CALL instruction, the address of the CALL instruction is written into $\mathrm{r}[15]$. Upon entering a trap routine, registers $\mathrm{r}[17]$ and $\mathrm{r}[18]$ contain the PC and nPC .
r Register Addressing. r registers r 8 through r31 are addressed internally using the register number and current window pointer (CWP) field of the processor status register (PSR; see next section). The CWP is essentially an index field for r register addressing, and acts as a pointer to a group of 24 registers. Figure 1 illustrates r register addressing using the CWP. Incrementing or


Figure 1. CWP register addressing

## Registers (continued)

decrementing the CWP changes the register offset by 16 , thereby causing the register addressing to overlap by eight registers. This allows r24 through r31 of the current window to act as r 8 through r15 of the previous window. Registers r0 through r7 do not use the CWP to address them, therefore they are global in nature.

The window invalid mask register (WIM) is used to disallow selected CWP values. Each bit of the least significant byte of the WIM register corresponds to a register window or CWP value. Incrementing or decrementing the CWP to a window invalidated by the WIM register causes the CY7C611A to cause a window underflow or window overflow trap. This is used in a register window environment to set the boundaries for software. The WIM register can also be used to set boundaries for register banks in a bank switching environment.

CY7C611A Control Registers. The CY7C611A's control registers contain various addresses and pointers used by the system to control its internal state. They include the program counters (PC and nPC ), the processor state register (PSR), the window invalid mask register (WIM), the trap base register (TBR), and the Y register. The following paragraphs briefly describe each:

Processor Status Register (PSR). The processor status register contains fields that describe and control the state of the CY7C611A. Figure 2 illustrates the bit assignments for the PSR.
IU Implementation and IU Version Numbers. These are read-only fields in the PSR. The version number is set to "0001" and the implementation number is set to binary " 0011 ".

Integer Condition Codes. The integer condition codes consist of four flags: negative, zero, overflow, and carry. These flags are set by the conditions occurring during integer logic and arithmetic operations.

Enable Floating-Point Unit (EF bit). This bit is used to enable the floating-point unit. If a floating-point operation (FPop) is encountered and the EF bit is cleared (i.e., FPU disabled), a floating-point disabled trap is generated.

Processor Interrupt Level (PIL). This four bit field sets the CY7C611A interrupt level. The CY7C611A will only acknowledge interrupts greater than the level indicated by the PIL field. Bit 11 is the MSB; bit 8 is the LSB.

Supervisor Mode (S). $\mathrm{S}=1$ indicates that the CY7C611A is in supervisor mode. Supervisor mode can only be entered by a software or hardware trap.

Previous Supervisor Mode (PS). This bit indicates the state of the supervisor bit before the most recent trap.
Trap Enable (ET). This bit enables or disables the CY7C611A traps. This bit is automatically set to 0 (traps disabled) upon entering a trap. When $\mathrm{ET}=0$, all asynchronous traps are ignored. If a synchronous trap occurs when $E T=0$, the CY7C611A enters error mode.

Current Window Pointer (CWP). The r registers are addressed by the Current Window Pointer (CWP), a field of the Processor Status Register (PSR) that points to the 24 active local registers. It is
incremented by a RESTORE instruction and decremented by a SAVE instruction. Note that the globals are always accessible regardless of the CWP. In the overlapping configuration each window shares its ins and outs with adjacent windows. The outs from a previous window (CWP +1) are the ins of the current window, and the outs from the current window are the ins for the next window (CWP-1). In both the windowed and register bank configurations globals are equally available and the locals are unique to each window.


Figure 2. Processor State Register

Program Counters (PC and nPC). The program counter (PC) holds the address of the instruction being executed, and the next programcounter (nPC) holds the address of the next instruction to be executed.
Trap Base Register (TBR). The trap base register contains the base address of the trap table and a field that provides a pointer into the trap table.

| Reserved | Trap Base Address | Trap Type (tt) | Reservec |
| :---: | :---: | :---: | :---: |
| 9 | 11 | 8 | 4 |
| $31 \quad 23$ | 22 | 11 | 430 |

Figure 3. Trap Base Register

Window Invalid Mask Register (WIM). The window invalid mask register determines which windows are valid and which window accessescause window_overflow and window_underflow traps.


Figure 4. Window Invalid Mask
$\mathbf{Y}$ register. The Y register is used to hold the partial product during execution of the multiply-step instruction (MULSCC).

## Pin Description

The integer unit's external signals fall into three categories:

1. memory subsystem interface signals,
2. floating-point unit interface signals, and
3. miscellaneous I/O signals.

These are described in the following sections. Paragraphs after the tables describe each signal. Signals that are active LOW are marked with an overbar; all others are active HIGH. Forexample, $\overline{\mathrm{WE}}$ is active LOW, while RD is active HIGH.

## Memory Subsystem Interface Signals

The memory interface signals consist of 27 bit of address (24 bits of address and a three-bit address space identifier), 32 bits of bidirectional data lines, and two bits to identify the size (byte, halfword, word, or double word) of data bus transactions.

A[23:0]-These 24 bits are the addresses of instructions or data and they are sent out" unlatched" by the CY7C611A. Assertion of the MAO signal during a cache miss will force the integer unit to put the previous (missed) address on the address bus. A [23:0] pins are three-stated if the TOE signal is deasserted.
ASI[2:0]-These three bits are the address space identifier for an instruction or data access to the memory. ASI[2:0] are sent out "unlatched" by the integer unit. The value on these pins during any given cycle is the address space identifier corresponding to the memory address on the A[23:0] pins at that cycle. Assertion of the MAO signal during a cache miss will force the integer unit to put the previous address space identifier on the ASI[2:0] pins. ASI[2:0] pins are tri-stated if the TOE signal is deasserted. Normally, the encoding of the ASI bits is as shown in Table 1. The remaining codes are software generated.

Table 1. ASI Bit Assignment

| Address Space Identifier (ASI) | Address Space |
| :---: | :---: |
| 000 | UserInstruction |
| 010 | User Data |
| 001 | SupervisorInstruction |
| 011 | SupervisorData |

$\mathbf{D}[31: 0]-\mathrm{D}[31: 0]$ is the bidirectional data bus to and from the integer unit. The data bus is driven by the integer unit during the executionof integer store instructions and the store cycle of atomic load/store instructions. Similarly, the data bus is driven by the floating-pointunit only during the execution offloating-pointstore instructions. The store data is sent out unlatched and must be latched externally before it is used. Once latched, store data is valid during the second data cycle of a store single access, the second and third data cycle of a store double access, and the third data cycle of an atomic load store access. The alignment for load and store instructions is done inside the processor. A double word is aligned on an eight-byte boundary, a word is aligned on a four-byte boundary, and a half word is aligned on a two-byte boundary.D(31) corresponds to the most significant bit of the least significantbyte of the 32-bit word. If a double-word, word, or half-

## Memory Subsystem Interface Signals (continued)

word load or store instruction generates an improperly aligned address, a memory address not aligned trap will occur. Instructions and operands are always expected to be fetched from a 32-bit wide memory.
SIZE [1:0]. These two bits specify the data size associated with a data or instruction fetch. Size bits are sent out "unlatched" by the CY7C611A. The value on these pins at any given cycle is the data size corresponding to the memory address on the $\mathrm{A}[23: 0]$ pins in that cycle. SIZE[1:0] remains valid on the bus during all data cycles of loads, stores, load_doubles, store_doubles and atomic load stores. Since all instructions are 32 -bits long, SIZE[1:0] is set to "10" during all instruction fetch cycles. Encoding of the SIZE[1:0] bits is shown in Table 2.

Table 2. Size Bit Assignment

| SIZE1 | SIZE0 | Data Transfer Type |
| :---: | :---: | :---: |
| 0 | 0 | Byte |
| 0 | 1 | Halfword |
| 1 | 0 | Word |
| 1 | 1 | Word (Load/Store Double) |

$\overline{\text { MHOLDA }}$ or MHOLDB. The processor pipeline will be frozen while $\overline{M H O L D A}$ is asserted and the CY7C611A outputs will revert to and maintain the value they had at the rising edge of the clock in the cycle before MHOLDA was asserted. MHOLDA is used to freeze the clock to both the integer and floating-point units during a cache miss (for systems with cache) or when a slow memory is accessed. This signal must be presented to the processor chip at the beginning of each processor clock cycle and be stable during the high time of the processor clock. Either $\overline{\text { MHOLDA }}$ or MHOLDB can be used for stopping the processor during a cache miss or memory exception. MHOLDB has the same definition as MHOLDA. The processor hardware uses the logical "OR" of all hold signals (i.e., MHOLDA, MHOLDB, and $\overline{\mathrm{BHOLD}}$ ) to generate a final hold signal for freezing the processor pipeline. All HOLD signals are latched (transparent latch) in the CY7C611A before they are used.
$\overline{\text { BHOLD }}$. $\overline{\mathrm{BHOLD}}$ is asserted by the I/O controller when an external bus master requests the data bus. Assertion of this signal will freeze the processor pipeline. External logic should guarantee that after deassertion of BHOLD, the data at all inputs to the chip is the same as what it was before BHOLD was asserted. This signal must be presented to the processor chip at the beginning of each processor clock cycle and be stable during the high time of the processor clock since the CY7C611A processes the BHOLD input through a transparent latch before it is used. BHOLD should be used only for bus access requests by an external device since the MDS and MEXC signals are not recognized while this input is active. BHOLD should not be deasserted while LOCK is asserted.
$\overline{\text { MDS. }}$. Assertion of this signal will enable the clock input to the on-chip instruction register (during an instruction fetch) or to the load result register (during a data fetch). In a system with cache, $\overline{\mathrm{MDS}}$ is used to signal the processor when the missed data (cache miss) is ready on the bus. In a system with slow memories, MDS is used to signal the processor when the read data is available on
the bus. $\overline{\text { MDS }}$ must be asserted only while the processor is frozen by either the MHOLDA or MHOLDB input signals. The CY7C611A samples the MDS signal via an on-chip transparent latch before it is used. The MDS signal is also used for strobing memory exceptions. In other words, MDS should be asserted whenever MEXC is asserted (see MEXC definition).
$\overline{\text { MEXC. }}$ This signal is asserted by the memory (or cache) controller to initiate an instruction (or data) exception trap. MEXC is latched in the processor at the rising edge of CLK and is used in the following cycle. If MEXC is asserted during an instruction fetch cycle, an instruction access exception is generated, and if MEXC is asserted during a data fetch cycle, a data access exception trap is generated. The MEXC signal is used during (MHOLD) in conjunction with the MDS signal to indicate to the CY7C611A that the memory system was unable to supply valid instruction or data. If MDS is applied without MEXC, the CY7C611A accepts the contents of the data bus as valid information, but when MDS is applied with MEXC an exception trap is generated and the contents of the data bus is ignored by the CY7C611A. (In other words, MHOLD and MDS must be low when $\overline{\text { MEXC }}$ is asserted.) $\overline{\text { MEXC }}$ must be deasserted in the same clock cycle in which MHOLD is released.

RD. This signal specifies whether the current memory access is a read or write operation. It is sent out "unlatched" by the integer unit and must be latched externally before it is used. RD is set to " 0 " only during address cycles of store instructions including the store cycles of atomic load store instructions. This signal, when used in conjunction with SIZE[1:0] and LDSTO, can be used to check access rights of bus transactions. In addition, the RD signal may be used to turn off the output drivers of data RAMs during a store operation. For atomic load store instructions the RD signal is " 1 " during the first address cycle (read cycle), and " 0 " during the second and third address cycles (write cycle).
$\overline{\mathbf{W E}}$. This signal is asserted by the integer unit during the second address cycle of store single instructions, the second and third address cycles of store double instructions, and the the third data cycle of atomic load/store instructions. The WE signal is sent out "unlatched" and must be latched externally before it is used. The WE signal may be externally qualified by HOLD signals (i.e., MHOLDA and MHOLDB) to avoid writing into the memory during memory exceptions.
WRT. This signal is asserted (set to " 1 ") by the processor during the first address cycle of single or double integer store instructions, the first data cycle of single or double floating-point store instructions, and the second data cycle of atomic load/store instructions. WRT is sent out "unlatched" and must be latched externally before it is used.
LDSTO. This signal is asserted by the integer unit during the data cycles of atomic load store operations. LDSTO is sent out "unlatched" by the integer unit and must be latched externally before it is used.
LOCK. This signal is set to " 1 " when the processor needs the bus for multiple cycle transactions such as atomic load/store, double loads and double stores. The LOCK signal is sent "unlatched" and should be latched externally before it is used. The bus may not be granted to another bus master as long as the LOCK signal is asserted (i.e., BHOLD should not be asserted in the following processor clock cycle when LOCK=1).
INULL. Assertion of INULL indicates that the current memory

## Memory Subsystem Interface Signals (continued)

access (whose address is held in an external latch) is to be nullifiedby the processor. INULL is intended to be used to disable cachemisses (in systems with cache) and to disable memory exceptiongenerationfor the currentmemoryaccess(i.e., $\overline{\mathrm{MDS}}$ and MEXC should not be asserted for a memory access when INULL=1). INULL is a latched output and is active during the same cycle as the address which it nullifies. INULL is asserted under the following conditions: During the second cycle of a store instruction, or whenever the CY7C611A address is invalid due to an external or internal exception. If a floating-point unit or coprocessorunit is present in the system INULL should be ORed with the FNULL and CNULL signals from these units.

## Floating-Point Interface Signals

The floating-point/coprocessor unit interface is a dedicated group of connections between the CY7C611A and the CY7C602A. Note that no external circuits are required between the CY7C611A and the CY7C602A; all traces should connect directly. The interface consists of the following signals:
$\overline{\mathbf{F P}}$. This signal indicates whether or not a floating-point unit exists in the system. The $\overline{\mathrm{FP}}$ signal is normally pulled up to VDD by a resistor. It is grounded when the CY7C602A chip is present. The integerunit generates a floating-point disable trap if $\overline{\mathrm{FP}}=1$ during the execution of a floating-point instruction, FBfcc instruction or floating-pointload and store instructions.
FCC[1:0]. These bits are taken as the current condition code bits of the CY7C602A. They are considered valid if $\mathrm{FCCV}=1$. During the execution of the FBfccinstruction, the processor uses these bits to determine whether the branch should be taken or not. FCC[1:0] are latched by the processor before they are used.

FCCV. This signal should be asserted only when the FCC[1:0] bits are valid. The floating-point unit deasserts FCCV if pending floating-point compare instructions exist in the floating-point queue. FCCV is reasserted when the compare instruction is completed and the floating-point condition codes FCC[1:0] are valid. The integer unit will enter a wait state if FCCV is deasserted (i.e., $\mathrm{FCCV}=$ " 0 "). The FCCV signalislatched(transparentlatch) in the CY7C611A before it is used.
$\overline{\text { FHOLD }}$. This signal is asserted by the floating-point unit if a situation arises in which the CY7C602A cannot continue execution. The floating-point unit checks all dependencies in the Decode stage of the instruction and asserts FHOLD (if necessary) in the next cycle. This signal is used by the integer unit to freeze the instruction pipeline in the same cycle. The CY7C602A must eventually deassert $\overline{\mathrm{FHOLD}}$ in order to unfreeze the integer unit's pipeline. The FHOLD signal is latched (transparent latch) in the CY7C611A before it is used.

FEXC. Assertion of this signal indicates that a floating-point exception has occurred. $\overline{\text { FEXC must remain asserted until the }}$ integer unit takes the trap and acknowledges the CY7C602A via FXACK signal. Floating-point exceptions are taken only during the execution of floating-point instructions, FBfcc instruction and floating-point load and store instructions. FEXC is latched in the integer unit before it is used. The CY7C602A should deassert $\overline{\text { FHOLD }}$ if it detects an exception while $\overline{\mathrm{FHOLD}}$ is asserted. In this case $\overline{\mathrm{FEXC}}$ should be asserted a cycle before $\overline{\mathrm{FHOLD}}$ is deasserted.

INST. This signal is asserted by the integer unit whenever a new instruction is being fetched. It is used by the CY7C602A to latch the instruction on the D[31:0] bus into the CY7C602A instruction buffer. The CY7C602A needs two instruction buffers (D1 and D2) to save the last two fetched instructions. When INST is asserted a new instruction enters into the D1 buffer and the old instruction in D1 enters into the D2 buffer.
FLUSH. This signal is asserted by the integer unit and is used by the CY7C602A to flush the instructions in its instruction registers. This may happen when a trap is taken by the integer unit. Instructions that have entered into the floating-point queue may continue their execution if FLUSH is raised as a result of a trap or exception other than floating-pointexceptions.

FINS1. This signal is asserted by the integer init during the decode stage of a CY7C602A instruction if the instruction is in the D1 buffer of the CY7C602A chip. The CY7C602A uses this signal to latch the instruction in D1 buffer into its execute stage instruction register.
FINS2-This signal is asserted by the integer unit during the decodestage of a CY7C602A instruction if the instruction is in the D2 buffer of the CY7C602A chip. The CY7C602A uses this signal to latch the instruction in D2 buffer into its execute stage instructionregister.
FXACK-This signal is asserted by the integer unit in order to acknowledge to the CY7C602A that the current FEXC trap is taken. The CY7C602A must deassert $\overline{\text { FEXC }}$ after it receives an asserted level of FXACK signal so that the next floating-point instruction does not cause a "repeated" floating-point exception trap.

## Miscellaneous I/O Signals

Thesesignals are used by the CY7C611A to control external events or to receive input from external events. This interface consists of the following signals:
IRL[3:0]. The data on these pins defines the external interrupt level. IRL[3:0] $=0000$ indicates that no external interrupts are pending. The integer unit uses two on-chip synchronizing latches to sample these signals on the rising edge of CLK. A given interrupt level must remain valid for at least two consecutive cycles to be recognized by the integer unit. IRL[3:0]=1111 signifies an non-maskableinterrupt. All other interrupt levels are maskable by the PIL field of the Processor State Register (PSR). External interrupts should be latched and prioritized by the external logic before they are passed to the integer unit. The external interrupt latches should keep the interrupts pending until they are taken (and acknowledged) by the integer unit. External interrupts can be acknowledged by software or by the Interrupt Acknowledge (INTACK) output.
INTACK-This signal is asserted by the integer unit when an externalinterrupt is taken.
RESET-Assertion of this pin will reset the integer unit. The RESET signal must be asserted for a minimum of eight processor clock cycles. After a reset, the integer unit will start fetching from address 0 . The RESET signal is latched by the integer unit before it is used.
ERROR-This signal is asserted by the integer unit when a trap is encountered while traps are disabled via the ET bit in the PSR.

## Miscellaneous I/O Signals (continued)

In this situation the integer unit saves the PC and nPC registers, sets the tt value in the TBR, enters into an error state, asserts the ERROR signal and then halts. The only way to restart the processortrapped in the error state, is to trigger a reset by asserting the RESET signal.
$\overline{\mathrm{TOE}}$-This signal is used to force all output drivers of the processorchip into a high-impedance state. It is used to isolate the chip from the rest of the system for debugging purposes. This pin should be tied LOW for normal operation.
FPSYN-This pin is a mode pin which is used to allow execution of additional instructions in future designs. It should be normally kept deasserted (FPSYN=0) to disable the execution of these instructions.

Document \#: 38-R-10003-A

CLK-CLK is a $50 \%$ duty-cycle clock used for clocking the CY7C611A's pipeline registers. It is HIGH during the first half of the processor cycle, and LOW during the second half. The rising edge of CLK defines the beginning of each pipeline stage in the CY7C611A chip.


## Features

- Level-1 and Level-2 MBus operations
- Four-deep FIFO for optimum writes to DRAMs
- Byte-wide odd/even or no parity
- CAS before RAS refresh scheme
- Supports $1 \mathrm{M} \times 9,4 \mathrm{M} \times 9,1 \mathrm{Mx} 36$, 4M $\times 36$ DRAM modules
- Memory configurations supported: 8 Mbytes to 128 Mbytes of memory in steps of 8 Mbytes
- Clock speed of $\mathbf{4 0} \mathbf{~ M H z}$

This is an abbreviated datasheet.
Contact a Cypress representative for complete specifications.

- External buffers needed for $\overline{\text { RAS, }}$ CAS, $\overline{\text { WE }}$ and memory address for 128 Mbytes of DRAM
- Built-in scan chain for $\mathbf{1 0 0 \%}$ fault coverage
- 1- to 128-byte DRAM read or write transaction using fast page mode access


## Introduction

The CY7C613 is a high-performance CMOS integrated circuit that provides all
the necessary control signals between the DRAM array and the MBus in a SPARC processor-based workstation. The CY7C613 is implemented in 160-pin PQFP. Due to the fact that both the MBus and the memory data path are 64 bits wide, the design of this ASIC is sliced. Hence, a pair of CY7C613 ASICs are required to interface MBus to the DRAM array. The chip that interfaces MAD[63:32] is termed the EVEN slice, while the chip that interfacesMAD[31:0] is termed the ODD slice.

## Logic Block Diagram



## Features

- Converts MBus cycles into cycles of 386SX protocol
- Allows MBus access to 8 on-board devices without requiring additional glue logic
- Performs MBus arbitration, supporting up to six masters
- Contains MBus watchdog timer

Introduction
The CY7C614 provides a means by which MBus slave accesses are transformed into
accesses in 386SX protocol. That is, the MBusinterface of the chip acts as an MBus slave, while the 386SX side acts as a master. Then, other logic can translate the 386 master cycles into bus cycles of a standard system bus, such as the AT.
Another function of the CY7C614 is to handle accesses to basic on-board devices, such as the boot PROM and serial ports. These do not proceed as 386SX cycles, but do use the 386 address and data buses. No additional "glue" logic is necessary to connect these to the CY7C614. The timing of the on-board cycles is programmable using
internal registers. The CY7C614 is implemented in a standard 208-pin PQFP package.
The CY7C614 also contains two systemlevel functions. The first is the MBus arbitration logic, which supports up to six MBus masters. The second function is a watchdog timer for the MBus. If an MBus master gains control of the MBus and the bus is continuously busy for 204.8 microseconds without any acknowledgment appearingon the busfrom the MBus slave, the watchdog timer will generate an MBus erroracknowledgment.

## Logic Block Diagram




CYPRESS

## SEMICONDUCTOR

## Features

- Fifteen interrupt request levels for SPARC-based system design
- Levels one through fourteen individually maskable
- Level fifteen SPARC non-maskable interrupt
- Two built-in 32-bit counters clocked by dedicated reference clock input
- Built-in soft-reset register
- Built-in four-bit register designed to drive diagnostic LEDs
- Built-in 4-bit auxiliary I/O port


## Introduction

The interrupt/timer chip implements the system-level interrupt logic for SPARCbased system designs. This chip handles the 15 SPARC interrupt levels. There is a


## MBus to SBus Interface Controller

## Features

- MBus to SBus Interface (32-bit slice)
- Allows MBus byte, halfword, word, and doubleword transactions
- Allows SBus byte, halfword, and word transfers
- Contains SBus controller with the following features:
- Arbitration for four SBus masters
- Geographical selects for four SBus slaves (=slots)
- Eight-entry fully associative TLB, with LRU replacement
- Lockable TLB entries
- Eight types of TLB flushing operations
- 32-Mbyte address space for each SBus slot
- Address translation enable/disable for each SBus slot
- Readable error register for debugging
- $40-\mathrm{MHz}$ MBus operating frequency
- $25-\mathrm{MHz}$ SBus operating frequency


## Introduction

The CY7C616 contains the logic that con-

This interface can behave as both a master or slave on either MBus or SBus. Fortransactions going from MBus to SBus, the CY7C616 is an MBus slave for an MBus master like the CPU. After receiving the transaction, the CY7C616 then becomes an SBus master and initiates a transfer to the targeted SBus slave. For transfers going from SBus to MBus, the CY7C616 is an SBus slave for an SBus master like a DVMA master. After receiving the transfer, the CY7C616 then becomes an MBus master and initiates a transaction to the targeted MBus slave.
Since MBus and SBus have different bus data widths, data buffers are needed to provide temporary storage while data is being packed or unpacked. There are two sets of 8 -byte buffers, one for data transfers from MBus to SBus and the other for data transfers from SBus to MBus. This allows the CY7C616 to handle byte, halfword, word, and doubleword transfers on MBus and byte, halfword, and word transfers on SBus.
MBus and SBus may be running at different clock frequencies. MBus will be
typically be running at 33 or 40 MHz while SBus has to run between 16.67 and 25 MHz . In order to keep both buses synchronized, the SBus clock will be at the same frequency as the MBus clock for clock frequencies of 25 MHz or less and at half of the MBus clock frequency for frequencies greater than 25 MHz .
The CY7C616 also contains the logic for an SBus controller. The SBus controller can arbitrate between four SBus masters, one being the M2S logic and the other three being external SBus masters. It supports geographically selecting four SBus slaves, one being the M2S logic, the other three being external SBus slots. Virtual-tophysical address translation is done through an eight-entry fully associative TLB with a Least Recently Used (LRU) replacement policy. The TLBs provide translation for a 32-MByte address space for each SBus slot. A pass-through mode is also provided so that the virtual address can be passed directly to the physical address.



This is an abbreviated datasheet. Contact a Cypress representative for complete specifications.

## Mbus-to-Video Graphics Controller

## Features

- Programmable shift register size and video transfer window size for performance
- Two-deep posting on MBus writes
- Compatible to Sun Microsystems' $1152 \times 900$ color or mono display systems
- Interfaces MBus to RAMDAC (Bt458) and VRAMs
- Supports 256-word color palette
- Programmable VSYNC, HSYNC, and BLANK signals for the CRT control
- Generates interrupt every $\mathbf{6 0 0} \mathbf{~ m s}$ if enabled, for color palette updates


## Introduction

The CY7C617 CRT controller is an MBus device used for displaying bitmapped graphics on raster scan CRT displays. The CRT controller provides a simple slave in-
terface on the MBus providing a data path for read/write transactions to the VRAM array and the RAMDAC. The controller does not provide any support for MBus transactions. The MBus transaction sizes supported are:
—bytes read/write
—halfwords read/write

- words read/write
- doubleword read/write

If an unknown transaction type or size is encountered on the MBus, an ERROR is generated by activating the line $\overline{\mathrm{AERR}}$. Typically, in a system this signal could be tied to an interrupt line to inform the processor of the failure. If a master issues an MBus address that is out of the controller's scope, it does nothing and lets the MBus time itself out. This could be a mechanism to size the controller's memory space.

The CY7C617 is fully user programmable. The timing of the CRT control signals such as HSYNC, VSYNC, and BLANK are controlled by a set of internal registers. These registers should be initialized at the boot-up time by the host processor for the controller to function properly. The controller also handles the serial data transfer from RAM to SAM and the memory refresh operations. The memory refresh is done by using the CAS before RAS refresh scheme. A definition of these registers and their functions are in the External Registers and Internal Registers sections.
The CY7C617 comes in a 208 -pin package. Apart from the CY7C617, a designer needs only VRAMs, RAMDAC, crystal oscillator and a clock generator IC (for instance, see Brooktree part Bt438) to build a high-performance, Sun-compatible video system.

## Logic Block Diagram



## Features

- Supports two independent peripheral channels
- Supports packing and unpacking from 32-bit SBus to 16- or 8-bit data paths
- Byte, halfword, and word transfers on the SBus are supported as both master and slave
- Rerun acknowledgments are supported as both master and slave
- Support for access of SBus Fcode PROM is included


## Introduction

The SBus DMA controller provides an SBusinterface forperipheral controllers of subsystems such as the Ethernet and disk I/O. It provides two independentchannels, one with a 16-bit data path and one with an

$$
-5-1+2
$$

Logic Block Diagram


## Features

- Complete SPARC ${ }^{(1)}$ CPU solution, including cache
- CY7C601 Integer Unit (IU)
- CY7C602 Floating-Point Unit (FPU)
- CY7C604 Cache Controller and Memory Management Unit (CMU)
-Two CY7C157 Cache Storage Units (CSU)
- SPARC compliant
- SPARC Instruction Set Architecture (ISA) compliant
- Conforms to SPARC Reference MMU Architecture
—Conforms to SPARC Level 1 MBus Module Specification (Revision 1.2)
- High performance
- 32 MIPS (sustained)
-7 MFLOPS [SP], 5 MFLOPS [DP] (sustained)
- 28 SPECmarks
- Available at 25,33 , and 40 MHz
- Each SPARCore module features:
- SPARC integer and floating-point processing
- Zero-wait-state, 64-Kbyte cache
—Demand-paged virtual memory management
-Surface-mount packaging for more compact design
- Provides CPU upgrade path at module level
- Module design
-Two power and two ground planes
- Minimum-skew clock distribution
—MBus-standard form factor: 3.30" $(8.34 \mathrm{~cm}) \times 5.78^{\prime \prime}(14.67 \mathrm{~cm})$
- SPARCore MBus connector
—SPARC-standard
- Separate power and ground blades (100 active pins)
- Designed for high frequency (low capacitance, low inductance)


## Functional Description

The CYM6001K SPARCore Module is a complete SPARC CPU board. It is packaged as a compact PCB and interfaces to the remainder of the system via a SPARCstandard MBus connector. The CPU on the CYM 6001 K consists of a high-speed integer unit (CY7C601), floating-point unit (CY7C602), cache controller and memory management unit (CY7C604), and two $16 \mathrm{~K} \times 16 \mathrm{CY} 7 \mathrm{C} 157$ cache storage units (providing a 64-Kbyte cache for the CPU).The CYM6001K delivers sustained performance of 32 MIPS and 7/5 (single precision/double precision) MFLOPS at an operating frequency of 40 MHz . The CYM6001K achieves an overall SPECmark rating of 28 . IC components are surface mounted for a compact footprint. The CYM6001K fits within the clearance envelope for MBus modules per the SPARC MBusSpecification.

## Logic Block Diagram



## Selection Guide

|  |  | $\mathbf{6 0 0 1 K}-\mathbf{4 0}$ | $\mathbf{6 0 0 1 K} \mathbf{- 3 3}$ | $\mathbf{6 0 0 1 K} \mathbf{- 2 5}$ |
| :--- | :---: | :---: | :---: | :---: |
| Operating Frequency(MHz) |  | 40 | 33 | 25 |
| Typical Supply Current (mA) | Commercial | 1720 | 1555 | 1390 |
| Maximum Supply Current (mA) |  |  |  | Commercial |
| Required Ambient Airflow - Module Top Side (LFM) |  | 2600 | 2350 | 2100 |

SPARCore is a trademark of ROSS Technology, Inc.
SPARC is a trademark of SPARCInternational.

## Functional Description (continued)

The CYM6001K interfaces to the rest of the system via the SPARC MBus and conforms to the SPARC Reference MMU. This standardizationallows the CYM6001K to be replaced by other Cy-pressSPARCMBus-basedCPU moduleswithouthaving to modify any portion of the memory system or I/O. This CPU "building block" strategy not only decreases the user's time to market, but also provides a mechanism for upgrading in the field. For a more completedescription of the individual SPARC components used in the CYM6001K (i.e., the CY7C601 IU, the CY7C602 FPU, the CY7C604 CMU, and the CY7C157 CSUs), please refer to the Cypress SPARC RISC User's Guide.

## Module Design

## Clock Distribution

The CYM6001K uses two module clock signals (MCLK0 and MCLK1) as defined in the MBus Specification. In order to minimize clock skew, traces have been carefully routed. All clock lines are routed on inner layers of the module PCB, and their impedanceshave been matched. All clocklineshave diode termination to reducesignal undershoot and overshoot.

## MBus Connector (Module)

The CYM6001K interface is via the 100 -pin SPARC MBus connector, which is a two-row male connector with $0.050^{\prime \prime}$ spacing (AMP "microstrip" part number 121354-4). The connector is a controlled impedance-type $(55 \Omega+10 \%)$ based on a microstrip configuration which provides a controlled characteristic impedance plus very low inductance and capacitance. Separate power and ground blades are provided for isolation to prevent noise. Table 1 details the CYM6001K standard connector pinout.

## Mating MBus Connector (System Interface Board)

The module connects to the system interface by means of a standard MBus female connector (AMP vertical receptacle assembly, part number 121340-4).

## Reset and Interrupt Signals

A power-on reset signal is generated to the module from the MBus via the RSTIN signal. Level-sensitive interrupts ( 15 max ) are generated to the CY7C601 via the IRL0[3:0] and lines from the MBus. A value of 0000b means that there is no interrupt while a value of 1111b means an NMI (Non-Maskable Interrupt) is being asserted.IRL values between 0 and 15 represent interruptrequests that can be masked by the processor.

Table 1. MBus Connector Pinout ${ }^{[1]}$

| Pin \# | Signal Name | Blade | Pin \# | Signal Name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | RES1 | Blade \#1 | 2 | RES2 |
| 3 | RES3 | Ground | 4 | RES4 |
| 5 | RES5 |  | 6 | IRL0[1] |
| 7 | IRL0[0] | Ground | 8 | IRLO[3] |
| 9 | IRL0[2] |  | 10 | RES6 |
| 11 | MAD[0] | Ground | 12 | MAD[1] |
| 13 | MAD[2] |  | 14 | MAD[3] |
| 15 | MAD[4] | Ground | 16 | MAD[5] |
| 17 | MAD[6] |  | 18 | MAD[7] |
| 19 | MAD[8] |  | 20 | MAD[9] |
| 21 | MAD[10] | Blade \#2 | 22 | MAD[11] |
| 23 | MAD[12] | $+5 \mathrm{~V}$ | 24 | MAD[13] |
| 25 | MAD[14] |  | 26 | MAD[15] |
| 27 | MAD[16] | $+5 \mathrm{~V}$ | 28 | MAD[17] |
| 29 | MAD[18] |  | 30 | MAD[19] |
| 31 | MAD[20] | $+5 \mathrm{~V}$ | 32 | MAD[21] |
| 33 | MAD[22] |  | 34 | MAD[23] |
| 35 | MAD[24] | $+5 \mathrm{~V}$ | 36 | MAD[25] |
| 37 | MAD[26] |  | 38 | MAD[27] |
| 39 | MAD[28] |  | 40 | MAD[29] |
| 41 | MAD[30] | Blade \#3 | 42 | MAD[31] |
| 43 | $\overline{\text { MBR[ } 0]}$ | Ground | 44 | RES7 |
| 45 | MBG[0] |  | 46 | RES8 |
| 47 | MCLK0 | Ground | 48 | $\overline{\text { MRTY }}$ |
| 49 | MCLK1 |  | 50 | $\overline{\text { MRDY }}$ |
| 51 | RES9 | Ground | 52 | $\overline{\text { MERR }}$ |
| 53 | RES10 |  | 54 | $\overline{\text { MAS }}$ |
| 55 | RES11 | Ground | 56 | $\overline{\text { MBB }}$ |
| 57 | RES12 |  | 58 | SPARE1 |
| 59 | MAD[32] |  | 60 | MAD[33] |
| 61 | MAD[34] | Blade \#4 | 62 | MAD[35] |
| 63 | MAD[36] | $+5 \mathrm{~V}$ | 64 | MAD[37] |
| 65 | MAD[38] |  | 66 | MAD[39] |
| 67 | MAD[40] | $+5 \mathrm{~V}$ | 68 | MAD[41] |
| 69 | MAD[42] |  | 70 | MAD[43] |
| 71 | MAD[44] | $+5 \mathrm{~V}$ | 72 | MAD[45] |
| 73 | MAD[46] |  | 74 | MAD[47] |
| 75 | MAD[48] | $+5 \mathrm{~V}$ | 76 | MAD[49] |
| 77 | MAD[50] |  | 78 | MAD[51] |
| 79 | MAD[52] |  | 80 | MAD[53] |
| 81 | MAD[54] | Blade \#5 | 82 | MAD[55] |
| 83 | MAD[56] | Ground | 84 | MAD[57] |
| 85 | MAD[58] |  | 86 | MAD[59] |
| 87 | MAD[60] | Ground | 88 | MAD[61] |
| 89 | MAD[62] |  | 90 | MAD[63] |
| 91 | SPARE2 | Ground | 92 | RES13 |
| 93 | RES14 |  | 94 | RES15 |
| 95 | RES16 | Ground | 96 | AERR |
| 97 | RSTIN |  | 98 | RES17 |
| 99 | RES18 |  | 100 | RES19 |

Note:

1. RES pins are not used in the CYM6001K but are reserved for other MBus module upgrades (e.g., multiprocessing, dual CPUs, JTAG capabilities). See the System Design Considerations section for the assignments of these reserved pins per the SPARCMBus Specification.

PRELIMINARY

## Operating Range

| Range | Ambient <br> Temperature${ }^{[3]}$ |
| :---: | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}}$

Maximum Ratings ${ }^{[2]}$
(Provided as guidelines; not tested.)
Storage Temperature $\qquad$
Ambient Temperaturewith
PowerApplied . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . $\quad-0.3 \mathrm{~V}$ to +7.0 V

DC Electrical Characteristics Over the Operating Range ${ }^{4]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.1 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IZ}}$ | Input Leakage Current (non-clockpins) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{CLKZ}}$ | Input Leakage Current (clock pins) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -40 | +40 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -15 | +15 | mA |
| $\mathrm{I}_{\mathrm{SC}}$ | OutputShort Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | -30 | -350 | mA |

## Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 12 | pF |
| $\mathrm{C}_{\text {IO }}$ | OutputCapacitance |  | 15 | pF |
| $\mathrm{C}_{\text {INCLK }}$ | Input/OutputCapacitance |  | 60 | pF |

## Notes:

2. All power and ground pins must be connected to other pins of the same type before any power is applied to the module. At least one clock cycle must be applied to the module to setup the internal chip drivers properly.
3. Ambient temperature is the temperature of the air in immediate proximity of the module.
4. Not more than one output should be tested at one time. Duration of the short circuit should not be more than one second.
5. Tested initially and after any design or process changes that may affect these parameters.

SEMICONDUCTOR
AC Electrical Characteristics Over the Operating Rangel6, 7] Synchronous Signals ${ }^{[8]}$

| Parameter | Description | $\underset{\text { Edge }}{\text { Signal }}$ | CYM6001K-40 |  | CYM6001K-33 |  | CYM6001K-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ CY | Clock Cycle |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {chenL }}$ | Clock High and Low |  | 11.5 | 13.5 | 13.5 | 16.5 | 18.5 | 21.5 | ns |
| $\mathrm{t}_{\mathrm{R}, \mathrm{t}_{\mathrm{F}}}$ | Clock Rise and Fall (between 0.8 V and 2.0 V ) |  | 0.8 |  | 0.8 |  | 0.8 |  | $\overline{\mathrm{V} / \mathrm{ns}}$ |
| ${ }_{\text {tSKU }}$ | Clock Skew ${ }^{[9]}$ |  |  | 1.0 |  | 2.0 |  | 2.0 | ns |
| $\mathrm{t}_{\text {MOD }}$ | MAD(63:0) Output Delay | CLK+ |  | 20 |  | 22 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{MOH}}$ | MAD(63:0) Output Valid | CLK+ | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {MIS }}$ | MAD(63:0) Input Set-Up | CLK+ | 3.5 |  | 5.5 |  | 7.5 |  | ns |
| $\mathrm{t}_{\text {MIH }}$ | MAD(63:0) Input Hold | CLK+ | 4.5 |  | 4.5 |  | 4.5 |  | ns |
| ${ }^{\text {t }}$ COD | MBus Bused Control Output Delay | CLK+ |  | 19 |  | 21 |  | 29 | ns |
| ${ }^{\text {t }} \mathrm{COH}$ | MBus Bused Control Output Valid | CLK+ | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {CIS }}$ | MBus Bused Control Input Set-Up | CLK+ | 5.5 |  | 8 |  | 10 |  | ns |
| ${ }^{\text {t }}$ CIH | MBus Bused Control Input Hold | CLK+ | 4.5 |  | 4.5 |  | 4.5 |  | ns |
| tPOD | MBus Point-to-Point Control Output Delay | CLK+ |  | 17 |  | 19 |  | 27 | ns |
| tPOH | MBus Point-to-Point Control Output Valid | CLK+ | 3.5 |  | 3.5 |  | 3.5 |  | ns |
| $\mathrm{t}_{\text {PIS }}$ | MBus Point-to-Point Control InputSet-Up | CLK+ | 7.5 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\text {PIH }}$ | MBus Point-to-Point Control Input Hold | CLK+ | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {RIS }}$ | $\overline{\text { POR }}$ Input Setup | CLK+ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{RIH}}$ | $\overline{\text { POR }}$ Input Hold | CLK+ | 6 |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {IIS }}$ | IRLInput Setup | CLK+ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {IIH }}$ | IRL Input Hold | CLK+ | 7 |  | 7 |  | 7 |  | ns |

## Asynchronous Signals [10, 11]

|  | Description | Signal Edge | CYM6001K-40 |  | CYM6001K-33 |  | CYM6001K-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| RSTIN $^{12]}$ | MBus Reset | Input | 500 |  | 500 |  | 500 |  | ms |

## Notes:

6. Test conditions assume signal transition times of 3 ns or less, a timing reference level of 1.5 V , input levels of 0 to 3.0 V , and output loading of $100-\mathrm{pF}$ capacitance, not including the module itself (with the exception of $\overline{\mathrm{MBR}}$, tested with an output loading of 40 pF ).
7. All measurements made at MBus connector.
8. All timing parameters are guaranteed relative to MCLK0.
9. Measured between any two CLK signals. The relaxed skew requirements for 25 and 33 MHz should be considered carefully since upgrading to 40 MHz requires a $1.0-\mathrm{ns}$ or shorter clock skew.
10. The module requires that the interrupt lines (IRLO[0:3]) remain valid until the interrupt is cleared by software with a minimum of two clock cycles.
11. The asynchronous error signal, $\overline{\mathrm{AERR}}$ will remain asserted until the AFAR register in the CY7C604 is read by software.
12. Measured at room temperature.

Mechanical Dimensions ${ }^{[13,14,15]}$


Notes:
13. Drawing is not to scale.
14. All tolerances are per ANSI/IPC-D-300G Specification (Class B).
15. These dimensions are CYM6001K-specific but are also within the mechanical limits specified for MBus modules. To ensure compliance
with all future MBus modules, systems developers should design to the MBus module envelope per the SPARCMBus Specification.

## MBus Timing Diagram

## Single Read Transaction



## System Design Considerations

The CYM6001K implements a subset of all possible MBus signals; signals that are optional and/or specifically for multiprocessing, dual CPUs, and JTAG test capabilities may not be supported. However, the MBus connector, per the SPARC MBus Specification, defines the assignments listed in Table 2 for pins reserved on the CYM6001K. Systems designers should be aware of these assignments in order to more easily upgrade to other and future MBusmodules.

Table 2. Pins Reserved on CYM6001K

| Pin \# | Signal Name | Pin \# | Signal Name |
| :---: | :---: | :---: | :---: |
| 1 | SCANDI | 2 | SCANTMS1 |
| 3 | SCANDO | 4 | SCANTMS2 |
| 5 | SCANCLK | 10 | $\overline{\text { INTOUT }}$ |
| 44 | $\overline{\text { MSH }}$ | 46 | $\overline{\text { MIH }}$ |
| 51 | MCLK2 | 53 | MCLK3 |
| 55 | $\overline{\text { MBR1 }}$ | 57 | $\overline{\text { MBG1 }}$ |
| 92 | IRL1[0] | 93 | IRL1[1] |
| 94 | IRL[2] | 95 | IRL[3] |
| 98 | ID[1] | 99 | ID[2] |
| 100 | ID[3] |  |  |

All MAD, bused control, and point-to-point control signals use 8 -mA drivers (with the exception of MAS, which uses a $16-\mathrm{mA}$ driver). The $\overline{\text { AERR }}$ signal uses an open-drain driver.
The following pull-up resistors are recommended for the MBus signals: $\overline{\mathrm{AERR}}$ is pulled up to 5 V with a $1.5-\mathrm{k} \Omega$ resistor; all other MBus signals are pulled up to 5 V with $10-\mathrm{k} \Omega$ resistors.
As the frequency of operation increases, transmission line effects play a bigger role. Care must be taken to keep skew between any two clock signals at the MBus connector within the specifications given in the Synchronous Signals table. MBus signal lines must be routed carefully to minimize crosstalk and interference. A thorough SPICE analysis of the motherboard design isrecommended. For a discussion of the intricacies of high-frequency design, see the application note titled "High-Speed SPARC CMOS System Design" in the Cypress Applications Handbook.
Use of HH Smith \#4387 (3/4" length by $1 / 4^{\prime \prime}$ OD) stand-offs on the motherboard or equivalent is recommended to support the module and prevent damage to the connector.

Document \#: 38-R-00007

## CYM6002K

## Features

- Complete SPARC® Dual-CPU module, including cache
-Two CY7C601 Integer Units (IU)
-Two CY7C602 Floating-Point Units (FPU)
-Two CY7C605 Cache Controller and Memory Management Units for Multiprocessing (CMU-MP)
- Four CY7C157 Cache Storage Units (CSU)
- Full multiprocessing implementation
-Two complete SPARC CPUs
- Hardware support for symmetric, shared-memory multiprocessing
-Level 2 MBus support for cache consistency
-Direct data intervention
-Reflective memory support


## SPARC compliant

- SPARC Instruction Set Architecture (ISA) compliant
- Conforms to SPARC Reference MMU Architecture
- Conforms to SPARC Level 2 MBus Module Specification (Revision 1.2)
- Available at 25,33 , and 40 MHz
- Each SPARC CPU features:
- SPARC integer and floating-point processing
- Zero-wait-state, 64-Kbyte cache
—Demand-paged virtual memory management
-Surface-mount packaging for more compact design
- Provides CPU upgrade path at module level
- Module design
- Two power and two ground planes
- Minimum-skew clock distribution
—MBus-standard form factor: 3.30" ( 8.34 cm ) x $5.78^{\prime \prime}$ ( 14.67 cm )
- SPARCore MBus connector
—SPARC standard
- Separate power and ground blades (100 active pins)
- Designed for high frequency (low capacitance, low inductance)
- High performance
- 59 MIPS (sustained)
- 13 MFLOPS [SP], 9 MFLOPS [DP] (sustained)
- 51 SPECthruput


## Logic Block Diagram



6002K-1

## Selection Guide

|  |  | 6002K-40 | 6002K-33 | 6002K-25 |
| :---: | :---: | :---: | :---: | :---: |
| Operating Frequency (MHz) |  | 40 | 33 | 25 |
| Typical Supply Current (mA) | Commercial | 3700 | 3380 | 3040 |
| MaximumSupply Current (mA) | Commercial | 5600 | 5100 | 4600 |
| Required Ambient Airflow - Module Top Side (LFM) |  | 300 | 300 | 300 |
| Required Ambient Airflow - Module Bottom Side (LFM) |  | 200 | 200 | 200 |

[^57]
## Functional Description

The CYM6002K SPARCore Module is a complete dual-SPARC CPU board. It is packaged as a compact PCB and interfaces to the remainder of the system via a SPARC-standard MBus connector. Each of the two CPUs on the CYM 6002 K consists of a high-speed integer unit (CY7C601), floating-point unit (CY7C602), cache controller and memory management unit for multiprocessing systems (CY7C605), and two 16K x 16 CY7C157 cache storage
 deliverssustained performance of 59 MIPS and 13/9 (single precision/double precision) MFLOPS at an operating frequency of 40 MHz . The CYM 6002 K also achieves a SPECthruput rating of 51. IC components are surface mounted for a compact footprint and high frequency of operation. The CYM6002K fits within the clearance envelope for MBus modules per the SPARC MBusSpecification.
TheCYM6002K interfaces to the rest of the system via the SPARC MBus and conforms to the SPARC Reference MMU. This standardization allows the CYM 6002 K to be replaced by other Cypress SPARC MBus-based CPU modules without having to modify any portion of the memory system or I/O. This CPU "building block" strategy not only decreases the user's time to market, but provides a mechanism for upgrading in the field. For a more complete description of the individual SPARC components used in the CYM6002K (i.e., the CY7C601 IU, the CY7C602 FPU, the CY7C605 CMU-MP, and the CY7C157 CSUs), please refer to the Cypress SPARC RISC User's Guide.

## Module Design

## Clock Distribution

The CYM6002K uses four module clock signals (MCLK0, MCLK1, MCLK2, and MCLK3) as defined in the MBus Specification. MCLK0 and MCLK2 are used for CPU0, and MCLK1 and MCLK3 for CPU1. In order to minimize clock skew, all traces have
been carefully routed. All clock lines are routed on inner layers of the module PCB, and their impedances have been matched. All clocklines have diode termination to reducesignalundershoot and overshoot.

## MBus Connector (Module)

The CYM6002K interface is via the 100 -pin SPARC MBus connector, which is a two-row male connector with 0.050 I spacing (AMP "microstrip" part number 121354-4). The connector is a controlled impedance-type ( $50 \Omega \pm 10 \%$ ) based on a microstrip configurationthat provides a controlled characteristic impedance plus very low inductance and capacitance. Separate power and groundblades are provided for isolation to prevent noise transference. Table 1 details the CYM6002K standard connector pinout. This MBus connector supports Level 2 MBus.

## Mating MBus Connector (System Interface Board)

The module connects to the system interface by means of a standard MBus female connector (AMP vertical receptacle assembly, part number 121340-4).

## Reset and Interrupt Signals

A power-on reset signal is generated to the module from the MBus via the RSTIN signal. Each CPU has its own direct set of interrupt lines. Level sensitive interrupts ( 15 max ) are generated to each CY7C601 via the IRL0[3:0] and IRL1[3:0] lines from the MBus. A value of 0000 b means that there is no interrupt, while a value of 1111 b means an NMI is being asserted. IRL values between 0 and 14 represent interrupt requests that can be masked by the processor.

## MBus Request and Grant Signals

Two separate sets of request and grant signals (MBR[0], MBG[0], MBR[1], and MBG[1]), one for each CPU, are generated to/from the CYM 6002 K modules to arbitration logic on the motherboard.

SEMICONDUCTOR
Table 1. MBus Connector Pinout ${ }^{[1]}$

| Pin \# | Signal Name | Blade | Pin \# | Signal Name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | RES1 | Blade \#1 | 2 | RES2 |
| 3 | RES3 | Ground | 4 | RES4 |
| 5 | RES5 |  | 6 | IRL0[1] |
| 7 | IRL0[0] | Ground | 8 | IRL0[3] |
| 9 | IRL0[2] |  | 10 | RES6 |
| 11 | MAD[0] | Ground | 12 | MAD[1] |
| 13 | MAD[2] |  | 14 | MAD[3] |
| 15 | MAD[4] | Ground | 16 | MAD[5] |
| 17 | MAD[6] |  | 18 | MAD[7] |
| 19 | MAD[8] |  | 20 | MAD[9] |
| 21 | MAD[10] | Blade \#2 | 22 | MAD[11] |
| 23 | MAD[12] | $+5 V$ | 24 | MAD[13] |
| 25 | MAD[14] |  | 26 | MAD[15] |
| 27 | MAD[16] | $+5 V$ | 28 | MAD[17] |
| 29 | MAD[18] |  | 30 | MAD[19] |
| 31 | MAD[20] | $+5 V$ | 32 | MAD[21] |
| 33 | MAD[22] |  | 34 | MAD[23] |
| 35 | MAD[24] | $+5 V$ | 36 | MAD[25] |
| 37 | MAD[26] |  | 38 | MAD[27] |
| 39 | MAD[28] |  | 40 | MAD[29] |
| 41 | MAD[30] | Blade \#3 | 42 | MAD[31] |
| 43 | $\overline{\text { MBR[0] }}$ | Ground | 44 | $\overline{\text { MSH }}$ |
| 45 | MBG[0] |  | 46 | $\overline{\text { MIH }}$ |
| 47 | MCLK0 | Ground | 48 | MRTY |
| 49 | MCLK1 |  | 50 | $\overline{\text { MRDY }}$ |


| Pin \# | Signal Name | Blade | Pin \# | Signal Name |
| :---: | :---: | :---: | :---: | :---: |
| 51 | MCLK2 | Ground | 52 | $\overline{\text { MERR }}$ |
| 53 | MCLK3 |  | 54 | $\overline{\text { MAS }}$ |
| 55 | $\overline{\text { MBR[1] }}$ | Ground | 56 | $\overline{\text { MBB }}$ |
| 57 | $\overline{\text { MBG[1] }}$ |  | 58 | SPARE1 |
| 59 | MAD[32] |  | 60 | MAD[33] |
| 61 | MAD[34] | Blade \#4 | 62 | MAD[35] |
| 63 | MAD[36] | +5 V | 64 | MAD[37] |
| 65 | MAD[38] |  | 66 | MAD[39] |
| 67 | MAD[40] | $+5 V$ | 68 | MAD[41] |
| 69 | MAD[42] |  | 70 | MAD[43] |
| 71 | MAD[44] | $+5 V$ | 72 | MAD[45] |
| 73 | MAD[46] |  | 74 | MAD[47] |
| 75 | MAD[48] | $+5 V$ | 76 | MAD[49] |
| 77 | MAD[50] |  | 78 | MAD[51] |
| 79 | MAD[52] |  | 80 | MAD[53] |
| 81 | MAD[54] | Blade \#5 | 82 | MAD[55] |
| 83 | MAD[56] | Ground | 84 | MAD[57] |
| 85 | MAD[58] |  | 86 | MAD[59] |
| 87 | MAD[60] | Ground | 88 | MAD[61] |
| 89 | MAD[62] |  | 90 | MAD[63] |
| 91 | SPARE2 | Ground | 92 | IRL1[0] |
| 93 | IRL1[1] |  | 94 | IRL1[2] |
| 95 | IRL1[3] | Ground | 96 | $\overline{\text { AERR }}$ |
| 97 | $\overline{\text { RSTIN }}$ |  | 98 | RES7 |
| 99 | RES8 |  | 100 | RES9 |

Note:

1. RES pins are not used in the CYM6002K but are reserved for other MBus module upgrades. See the System Design Considerations section for the assignments of these reserved pins per the SPARC MBus Specification.

SEMICONDUCTOR

Maximum Ratings ${ }^{[2]}$
(Provided as guidelines; not tested.)
Storage Temperature $\ldots \ldots . \ldots \ldots . . .$.
Ambient Temperaturewith
PowerApplied $\qquad$ $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
Input Voltage ............................. $\quad-0.3 \mathrm{~V}$ to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature${ }^{[3]}$ |
| :---: | :---: | :---: |$\quad \mathbf{V}_{\mathbf{C C}}$

DC Electrical Characteristics Over the Operating Rangel ${ }^{[4]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.1 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IZ}}$ | Input Leakage Current (non-clock pins) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{CLKZ}}$ | Input Leakage Current (clockpins) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -40 | +40 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -15 | +15 | mA |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | -30 | -350 | mA |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 20 | pF |
| Cout | OutputCapacitance |  | 24 | pF |
| $\mathrm{C}_{\text {IO }}$ | Input/OutputCapacitance |  | 30 | pF |
| $\mathrm{C}_{\text {INCLK }}$ | Clock Input Capacitance |  | 70 | pF |

## Notes:

2. All power and ground pins must be connected to other pins of the same type before any power is applied to the module. At least one clock cycle must be applied to the module to set up the internal chip drivers properly.
3. Ambient temperature is the temperature of the air in immediate proximity of the module.
4. Not more than one output should be tested at one time. Duration of the short circuit should not be more than one second.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Electrical Characteristics Over the Operating Range ${ }^{[6,7]}$

## Synchronous signals ${ }^{[8]}$

| Parameter | Description | Signal Edge | CYM6002K-40 |  | CYM6002K-33 |  | CYM6002K-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CY}}$ | Clock Cycle |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {CHL }}$ | Clock High and Low |  | 11.5 | 13.5 | 13.5 | 16.5 | 18.5 | 21.5 | ns |
| $\mathrm{t}_{\mathrm{R}, \mathrm{t}_{\mathrm{F}}}$ | Clock Rise and Fall (between 0.8 V and 2.0V) |  | 0.8 |  | 0.8 |  | 0.8 |  | $\mathrm{v} / \mathrm{ns}$ |
| ${ }^{\text {tSKU }}$ | Clock Skew ${ }^{[9]}$ |  |  | 1.0 |  | 2.0 |  | 2.0 | ns |
| $\mathrm{t}_{\text {MOD }}$ | MAD(63:0) Output Delay | CLK+ |  | 20 |  | 22 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{MOH}}$ | MAD(63:0) Output Valid | CLK+ | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {MIS }}$ | MAD(63:0) Input Set-Up | CLK+ | 3.5 |  | 5.5 |  | 7.5 |  | ns |
| $\mathrm{t}_{\mathrm{MIH}}$ | MAD(63:0) Input Hold | CLK+ | 4.5 |  | 4.5 |  | 4.5 |  | ns |
| ${ }^{\text {t }}$ COD | MBus Bused Control Output Delay | CLK+ |  | 19 |  | 21 |  | 29 | ns |
| $\mathrm{t}^{\text {COH }}$ | MBus Bused Control Output Valid | CLK+ | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {CIS }}$ | MBus Bused Control Input Set-Up | CLK + | 5.5 |  | 8 |  | 10 |  | ns |
| ${ }^{\text {t }}$ CIH | MBus Bused Control Input Hold | CLK+ | 4.5 |  | 4.5 |  | 4.5 |  | ns |
| tpod | MBus Point-to-Point Control Output Delay | CLK+ |  | 17 |  | 19 |  | 27 | ns |
| $\mathrm{t}_{\mathrm{POH}}$ | MBus Point-to-Point Control Output Valid | CLK+ | 3.5 |  | 3.5 |  | 3.5 |  | ns |
| $\mathrm{t}_{\text {PIS }}$ | MBus Point-to-Point Control InputSet-Up | CLK+ | 7.5 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\text {PIH }}$ | MBus Point-to-Point Control Input Hold | CLK+ | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {RIS }}$ | $\overline{\text { POR }}$ Input Setup | CLK+ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {RIH }}$ | $\overline{\text { POR Input Hold }}$ | CLK+ | 6 |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {IIS }}$ | IRL Input Setup | CLK+ | 5 |  | 5 |  | 5 |  | ns |
| ${ }_{\text {tIIH }}$ | IRL Input Hold | CLK+ | 7 |  | 7 |  | 7 |  | ns |

Asynchronous signals ${ }^{[10,11]}$

|  | Description | Signal Type | CYM6002K-40 |  | CYM6002K-33 |  | CYM6002K-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\overline{\text { RSTIN }}^{[12]}$ | MBus Reset | Input | 500 |  | 500 |  | 500 |  | ms |

## Notes:

6. Test conditions assume signal transition times of 3 ns or less, a timing reference level of 1.5 V , input levels of 0 to 3.0 V , and output loading of $80-\mathrm{pF}$ capacitance, not including the module itself (with the exception of MBR, tested with an output loading of 40 pF ).
7. All measurements made at MBus connector.
8. All timing parameters are relative to one of the two processors (e.g., $\mathrm{t}_{\mathrm{MOD}}$ is guaranteed relative to MCLK0 for Processor 0 and relative to MCLK1 for Processor 1.)
9. Measured between any two CLK signals. The relaxed skew requirements for 25 and 33 MHz should be considered carefully since upgrading to 40 MHz requires a $1.0-\mathrm{ns}$ or shorter clock skew.
10. The module requires that the interrupt lines (IRL0[0:3]) remain valid until the interrupt is cleared by software with a minimum of two clock cycles.
11. The asynchronous error signal, $\overline{\mathrm{AERR}}$, will remain asserted until the AFAR register in the CY7C605 is read by software.
12. Measured at room temperature.

## Mechanical Dimensions ${ }^{[13,14,15]}$



## Notes:

13. Drawing is not to scale.
14. All tolerances are per ANSI/IPC-D-300G Specification (Class B).
15. These dimensions are CYM6002K-specific but are also within the mechanical limits specified for MBus modules. To ensure compliance with all future MBus modules, systems developers should design to the MBus module envelope per the SPARCMBus Specification.

## MBus Timing Diagram

## Single Read Transaction



## System Design Considerations

The CYM6002K implements a subset of all possible MBus signals; signals that are optional and/or specifically for JTAG test capabilities may not be supported. However, the MBus connector, per the SPARCMBus Specification, defines the assignments listed in Table 2 for pins reserved on the CYM6002K. Systems designers should be aware of these assignments in order to more easily upgrade to other and future MBus modules.

Table 2. Pins Reserved on CYM6002K

| Pin \# | Signal Name | Pin \# | Signal Name |
| :---: | :---: | :---: | :---: |
| 1 | SCANDI | 2 | SCANTMS1 |
| 3 | SCANDO | 4 | SCANTMS2 |
| 5 | SCANCLK | 10 | $\overline{\text { INTOUT }}$ |
| 98 | ID[1] | 99 | ID[2] |
| 100 | ID[3] |  |  |

All MAD, bused control, and point-to-point control signals use $8-\mathrm{mA}$ drivers (with the exception of $\overline{\mathrm{MAS}}$, which uses a $16-\mathrm{mA}$ driver). The $\overline{\mathrm{MSH}}$ and $\overline{\mathrm{AERR}}$ signals use an open drain driver.
The following pull-up resistors are recommended for the MBus signals: MSH is pulled up to 5 V with a $620 \Omega$ resistor; $\overline{\text { AERR }}$ is pulled up to 5 V with a $1.5 \mathrm{~K} \Omega$ resistor; all other MBus signals are pulled up to 5 V with $10 \mathrm{~K} \Omega$ resistors.
As the frequency of operation increases, transmission line effects play a bigger role. Care must be taken to keep skew between any two clock signals at the MBus connector within the specifications given in the Synchronous Signals table in the ACCharacteristics section. MBus signal lines must be routed carefully to minimize crosstalk and interference. A thorough SPICE analysis of the motherboard design is recommended. For a discussion of the intricacies of high-frequency design, see the application note titled "High-SpeedSPARCCMOS System Design" in the Cypress Applications Handbook.
Use of HH Smith \#4387 (3/4" length by $1 / 4^{\prime \prime}$ OD) stand-offs on the motherboard or equivalent is recommended to support the module and prevent damage to the connector.

## Features

- Complete SPARC ${ }^{(n)}$ CPU solution including cache
- CY7C601 Integer Unit (IU)
- CY7C602 Floating-Point Unit (FPU)
- CY7C605 Cache Controller and Memory Management Unit for Multiprocessing (CMU-MP)
- Two CY7C157 Cache Storage Units (CSU)
- Full multiprocessing capability
- Hardware support for symmetric, shared-memory multiprocessing
- Level 2 MBus support for cache consistency
-Direct data intervention
- Reflective memory support
- SPARC compliant
- SPARC Instruction Set Architecture (ISA) compliant
- Conforms to SPARC Reference MMU Architecture
—Conforms to SPARC Level 2 MBus Module Specification (Revision 1.2)
- Available at 25,33 , and 40 MHz
- Each SPARCore module features:
- SPARC integer and floating-point processing
- Zero-wait-state, 64-Kbyte cache
-Demand-paged virtual memory management
-Surface-mount packaging for more compact design
- Provides CPU upgrade path at module level
- Module design
- Two power and two ground planes
- Minimum-skew clock distribution
—MBus-standard form factor: 3.30"
$(8.34 \mathrm{~cm}) \times 5.78^{\prime \prime}$ ( 14.67 cm )
- SPARCore MBus connector
— SPARC standard
- Separate power and ground blades (100 active pins)
- Designed for high frequency (low capacitance, low inductance)
- High performance
- 32 MIPS (sustained)
- 7 MFLOPS [SP], 5 MFLOPS [DP] (sustained)
- 28 SPECmarks


## Logic Block Diagram



MBus (Level 2)

6003K-1

## Selection Guide

|  |  | $\mathbf{6 0 0 3 K}-\mathbf{4 0}$ | $\mathbf{6 0 0 3 K}-\mathbf{3 3}$ | $\mathbf{6 0 0 3 K} \mathbf{- 2 5}$ |
| :--- | :---: | :---: | :---: | :---: |
| OperatingFrequency(MHz) |  | 40 | 33 | 25 |
| Typical Supply Current (mA) | Commercial | 1850 | 1690 | 1520 |
| Maximum Supply Current (mA) | Commercial | 2800 | 2550 | 2300 |
| Required Ambient Airflow - Module Top Side (LFM) | 250 | 250 | 250 |  |

SPARCore is a trademark of ROSS Technology, Inc.
SPARC is a trademark of SPARCInternational

PRELIMINARY

## Functional Description

The CYM 6003 K SPARCore Module is a complete SPARC CPU board. It is packaged as a compact PCB and interfaces to the remainder of the system via a SPARC-standard MBus connector. The CPU on the CYM6003K consists of a high-speed integer unit (CY7C601), floating-point unit (CY7C602), cache controller and memory management unit for multiprocessing systems (CY7C605), and two $16 \mathrm{~K} \times 16$ CY7C157 cache storage units (providing a $64-\mathrm{Kbyte}$ cache for the CPU). The CYM6003K delivers sustained performance of 32 MIPS and $7 / 5$ (double precision/single precision) MFLOPS at an operating frequency of 40 MHz , and an overall SPECmark rating of 28. IC components are surface mounted for a compact footprint. The CYM 6003 K fits within the clearance envelope for MBus modules per the SPARC MBus Specification.
The CYM6003K interfaces to the rest of the system via the SPARC MBus and conforms to the SPARC Reference MMU. This standardization allows the CYM6003K to be replaced by other Cypress SPARC MBus-based CPU modules without having to modify any portion of the memory system or I/O. This CPU "building block" strategy not only decreases the user's time to market, but also provides a mechanism for upgrading in the field. For a more complete description of the individual SPARC components used in the CYM6003K (i.e., the CY7C601 IU, the CY7C602 FPU, the CY7C605 CMU-MP, and the CY7C157 CSUs), please refer to the Cypress SPARC RISC User's Guide.

## Module Design

## Clock Distribution

The CYM6003K uses two module clock signals (MCLK0 and MCLK1) as defined in the MBus Specification. In order to minimize clock skew, traces have been carefully routed. All clock lines
are routed on inner layers of the module PCB, and their impedances have been matched. All clock lines have diode termination to reduce signal undershoot and overshoot.

## MBus Connector (Module)

The CYM6003K interface is via the 100 -pin SPARC MBus connector, which is a two-row male connector with $0.050^{\prime \prime}$ spacing (AMP "microstrip" part number 121354-4). The connector is a controlled impedance-type ( $55 \Omega \pm 10 \%$ ) based on a microstrip configuration that provides a controlled characteristic impedance plus very low inductance and capacitance. Separate power and ground blades are provided for isolation to prevent noise. Table 1 details the CYM6003K standard connector pinout.

## Mating MBus Connector (System Interface Board)

The module connects to the system interface by means of a standard MBus female connector (AMP vertical receptacle assembly, part number 121340-4).

## Reset and Interrupt Signals

A power-on reset signal is generated to the module from the MBus via the RSTIN signal. Level-sensitive interrupts ( 15 max ) are generated to the CY7C601 via the IRL0[3:0] and lines from the MBus. A value of 0000 b means that there is no interrupt, while a value of 1111 b means an NMI (Non-Maskable Interrupt) is being asserted. IRL values between 0 and 15 represent interrupt requests that can be masked by the processor.

## MBus Request and Grant Signals

One set of request and grant signals (MBR[0] and MBG[0]) is generated to/from the CYM 6003 K module to arbitration logic on the motherboard.

PRELIMINARY

Table 1. MBus Connector Pinout ${ }^{1]}$

| Pin \# | Signal Name | Blade | Pin \# | Signal Name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | RES1 | Blade \#1 | 2 | RES2 |
| 3 | RES3 | Ground | 4 | RES4 |
| 5 | RES5 |  | 6 | IRL0[1] |
| 7 | IRL0[0] | Ground | 8 | IRL0[3] |
| 9 | IRL0[2] |  | 10 | RES6 |
| 11 | MAD[0] | Ground | 12 | MAD[1] |
| 13 | MAD[2] |  | 14 | MAD[3] |
| 15 | MAD[4] | Ground | 16 | MAD[5] |
| 17 | MAD[6] |  | 18 | MAD[7] |
| 19 | MAD[8] |  | 20 | MAD[9] |
| 21 | MAD[10] | Blade \#2 | 22 | MAD[11] |
| 23 | MAD[12] | $+5 V$ | 24 | MAD[13] |
| 25 | MAD[14] |  | 26 | MAD[15] |
| 27 | MAD[16] | $+5 V$ | 28 | MAD[17] |
| 29 | MAD[18] |  | 30 | MAD[19] |
| 31 | MAD[20] | $+5 V$ | 32 | MAD[21] |
| 33 | MAD[22] |  | 34 | MAD[23] |
| 35 | MAD[24] | $+5 V$ | 36 | MAD[25] |
| 37 | MAD[26] |  | 38 | MAD[27] |
| 39 | MAD[28] |  | 40 | MAD[29] |
| 41 | MAD[30] | Blade \#3 | 42 | MAD[31] |
| 43 | $\overline{\text { MBR[0] }}$ | Ground | 44 | $\overline{\text { MSH }}$ |
| 45 | $\overline{M B G[0] ~}$ |  | 46 | $\overline{\text { MIH }}$ |
| 47 | MCLK0 | Ground | 48 | $\overline{\text { MRTY }}$ |
| 49 | MCLK1 |  | 50 | $\overline{\text { MRDY }}$ |

Note:

1. RES pins are not used in the CYM6003K but reserved for other MBus module upgrades (e.g., dual CPUs, JTAG test capabilities). See the

| Pin \# | Signal Name | Blade | Pin \# | Signal Name |
| :---: | :---: | :---: | :---: | :---: |
| 51 | RES7 | Ground | 52 | $\overline{\text { MERR }}$ |
| 53 | RES8 |  | 54 | $\overline{\text { MAS }}$ |
| 55 | RES9 | Ground | 56 | $\overline{\text { MBB }}$ |
| 57 | RES10 |  | 58 | SPARE1 |
| 59 | MAD[32] |  | 60 | MAD[33] |
| 61 | MAD[34] | Blade \#4 | 62 | MAD[35] |
| 63 | MAD[36] | +5 V | 64 | MAD[37] |
| 65 | MAD[38] |  | 66 | MAD[39] |
| 67 | MAD[40] | $+5 V$ | 68 | MAD[41] |
| 69 | MAD[42] |  | 70 | MAD[43] |
| 71 | MAD[44] | +5V | 72 | MAD[45] |
| 73 | MAD[46] |  | 74 | MAD[47] |
| 75 | MAD[48]. | +5V | 76 | MAD[49] |
| 77 | MAD[50] |  | 78 | MAD[51] |
| 79 | MAD[52] |  | 80 | MAD[53] |
| 81 | MAD[54] | Blade \#5 | 82 | MAD[55] |
| 83 | MAD[56] | Ground | 84 | MAD[57] |
| 85 | MAD[58] |  | 86 | MAD[59] |
| 87 | MAD[60] | Ground | 88 | MAD[61] |
| 89 | MAD[62] |  | 90 | MAD[63] |
| 91 | SPARE2 | Ground | 92 | RES11 |
| 93 | RES12 |  | 94 | RES13 |
| 95 | RES14 | Ground | 96 | $\overline{\text { AERR }}$ |
| 97 | $\overline{R S T I N ~}$ |  | 98 | RES15 |
| 99 | RES16 |  | 100 | RES17 |

PRELIMINARY

## Operating Range

| Range | Ambient <br> Temperature ${ }^{[3]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |

## Maximum Ratings ${ }^{[2]}$

(Provided as guidelines; not tested.)
Storage Temperature $\qquad$
Ambient Temperature with
Power Applied $\qquad$
$20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
$.0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
Input Voltage......................

DC Electrical Characteristics Over the Operating Rangel ${ }^{[4]}$

| Parameters | Description | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.1 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IZ}}$ | Input Leakage Current (non-clock pins) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{CLKZ}}$ | Input Leakage Current (clock pins) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -40 | +40 | mA |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$ | -15 | +15 | mA |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circuit Current ${ }^{[4]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | -30 | -350 | mA |

Capacitance ${ }^{[5]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 10 | pF |
| Cout | Output Capacitance |  | 12 | pF |
| $\mathrm{C}_{\mathrm{IO}}$ | Input/Output Capacitance |  | 15 | pF |
| $\mathrm{C}_{\text {InCLK }}$ | Clock Input Capacitance |  | 60 | pF |

## Notes:

2. All power and ground pins must be connected to other pins of the same type before any power is applied to the module. At least one clock cycle must be applied to the module to set up the internal chip drivers properly.
3. Ambient temperature is the temperature of the air in immediate proximity of the module.
4. Not more than one output should be tested at one time. Duration of the short circuit should not be more than one second.
5. Tested initially and after any design or process changes that may affect these parameters.

AC Electrical Characteristics Over the Operating Range ${ }^{[6,7]}$
Synchronous Signals ${ }^{[8]}$

| Parameter | Description | Signal Edge | CYM6003K-40 |  | CYM6003K-33 |  | CYM6003K-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CY}}$ | Clock Cycle |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{CHL}}$ | Clock High and Low |  | 11.5 | 13.5 | 13.5 | 16.5 | 18.5 | 21.5 | ns |
| $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \mathrm{F}$ | Clock Rise and Fall (between 0.8 V and 2.0 V ) |  | 0.8 |  | 0.8 |  | 0.8 |  | $\mathrm{V} / \mathrm{ns}$ |
| $t_{\text {SKU }}$ | Clock Skew ${ }^{[9]}$ |  |  | 1.0 |  | 2.0 |  | 2.0 | ns |
| $\mathrm{t}_{\text {MOD }}$ | MAD (63:0) Output Delay | CLK+ |  | 20 |  | 22 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{MOH}}$ | MAD(63:0) Output Valid | CLK+ | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {MIS }}$ | MAD(63:0) Input Set-Up | CLK + | 3.5 |  | 5.5 |  | 7.5 |  | ns |
| $\mathrm{t}_{\text {MIH }}$ | MAD(63:0) Input Hold | CLK+ | 4.5 |  | 4.5 |  | 4.5 |  | ns |
| $\mathrm{t}_{\text {COD }}$ | MBus Bused Control Output Delay | CLK+ |  | 19 |  | 21 |  | 29 | ns |
| ${ }^{\text {t }} \mathrm{COH}$ | MBus Bused Control Output Valid | CLK+ | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {CIS }}$ | MBus Bused Control Input Set-Up | CLK + | 5.5 |  | 8 |  | 10 |  | ns |
| ${ }^{\text {t }}$ CIH | MBus Bused Control Input Hold | CLK + | 4.5 |  | 4.5 |  | 4.5 |  | ns |
| $\mathrm{t}_{\text {POD }}$ | MBus Point-to-Point Control Output Delay | CLK+ |  | 17 |  | 19 |  | 27 | ns |
| $\mathrm{t}_{\mathrm{POH}}$ | MBus Point-to-Point Control Output Valid | CLK + | 3.5 |  | 3.5 |  | 3.5 |  | ns |
| $\mathrm{t}_{\text {PIS }}$ | MBus Point-to-Point Control Input Set-Up | CLK + | 7.5 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\text {PIH }}$ | MBus Point-to-Point Control Input Hold | CLK + | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {RIS }}$ | $\overline{\text { POR Input Setup }}$ | CLK+ | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {RIH }}$ | $\overline{\text { POR Input Hold }}$ | CLK + | 6 |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {IIS }}$ | IRL Input Setup | CLK+ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{IIH}}$ | IRL Input Hold | CLK+ | 7 |  | 7 |  | 7 |  | ns |

Asynchronous Signals ${ }^{[10,11]}$

|  | Description | Signal Type | CYM6003K-40 |  | CYM6003K-33 |  | CYM6003K-25 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\overline{\text { RSTIN }}{ }^{[12]}$ | MBus Reset | Input | 500 |  | 500 |  | 500 |  | ms |

Notes:
6. Test conditions assume signal transition times of 3 ns or less, a timing reference level of 1.5 V , input levels of 0 to 3.0 V , and output loading of $100-\mathrm{pF}$ capacitance, not including the module itself (with the exception of $\overline{M B R}$, tested with an output loading of 40 pF ).
7. All measurements made at MBus connector.
8. All timing parameters are guaranteed relative to MCLK0.
9. Measured between any two CLK signals. The relaxed skew requirements for 25 and 33 MHz should be considered carefully since upgrading to 40 MHz requires a 1.0 -ns or shorter clock skew.
10. The module requires that the interrupt lines (IRL $0[0: 3]$ ) remain valid until the interrupt is cleared by software with a minimum of two clock cycles.
11. The asynchronous error signal, $\overline{\text { AERR, }}$, will remain asserted until the AFAR register in the CY7C605 is read by software.
12. At room temperature. SEMICONDUCTOR

Mechanical Dimensions ${ }^{[13,14,15]}$


## Notes:

13. Drawing is not to scale.
14. All tolerances are per ANSI/IPC-D-300G Specification (Class B).
15. These dimensions are CYM6003K-specific but within the mechanical limits specified for MBus modules. To ensure compliance with all future MBus modules, systems developers should design to the MBus module envelope per the SPARC MBus Specification.

## MBus Timing Diagram

## Single Read Transaction



## System Design Considerations

The CYM6003K implements a subset of all possible MBus signals; signals that are optional and/or specifically for multiprocessing may not be supported. However, the MBus connector, per the SPARC MBus Specification, defines the assignments listed in Table 2 for pins reserved on the CYM6003K. Systems designers should be aware of these assignments in order to more easily upgrade to other and future MBus modules.

Table 2. Pins Reserved on CYM6003K

| Pin \# | Signal Name | Pin \# | Signal Name |
| :---: | :---: | :---: | :---: |
| 1 | SCANDI | 2 | SCANTMS1 |
| 3 | SCANDO | 4 | SCANTMS2 |
| 5 | SCANCLK | 10 | $\overline{\text { INTOUT }}$ |
| 51 | MCLK2 | 53 | MCLK3 |
| 55 | $\overline{\text { MBR1 }}$ | 57 | $\overline{\text { MBG1 }}$ |
| 92 | IRL1[0] | 93 | IRL1[1] |
| 94 | IRL[2] | 95 | IRL[3] |
| 98 | ID[1] | 99 | ID[2] |
| 100 | ID[3] |  |  |

Document \#: 38-R-00009

All MAD, bused control, and point-to-point control signals use $8-\mathrm{mA}$ drivers (with the exception of MAS, which uses a $16-\mathrm{mA}$ driver). The MSH and AERR signals use an open-drain driver.
The following pull-up resistors are recommended for the MBus signals: MSH is pulled up to 5 V with a $620 \Omega$ resistor; $\overline{\mathrm{AERR}}$ is pulled up to 5 V with a $1.5-\mathrm{k} \Omega$ resistor; all other MBus signals are pulled up to 5 V with $10-\mathrm{k} \Omega$ resistors.
As the frequency of operation increases, transmission line effects play a bigger role. Care must be taken to keep skew between any two clock signals at the MBus connector within the specifications given in the Synchronous Signals table in the AC Characteristics section. MBus signal lines must be routed carefully to minimize crosstalk and interference. A thorough SPICE analysis of the motherboard design is recommended. For a discussion of the intricacies of high-frequency design, see the application note titled "High-Speed SPARC CMOS System Design" in the Cypress Applications Handbook.
Use of HH Smith \#4387 (3/4" length by $1 / 4^{\prime \prime}$ OD) stand-offs on the motherboard or equivalent is recommended to support the module and prevent damage to the connector.
INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
PLDs ..... 
FIFOs ..... 5
LOGIC ..... 6
COMM ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

## Modules

Page Number
Custom Module Capabilities ................................................................................................. 9-1

Device Number
CYM1240
CYM1420
CYM1422
CYM1423
CYM1441
CYM1460
CYM1461
CYM1464
CYM1465
CYM1466
CYM1471
CYM1481
CYM1540
CYM1560
CYM1610
CYM1611
CYM1620
CYM1621
CYM1622
CYM1624
CYM1641
CYM1720
CYM1730
CYM1821
CYM1822
CYM1828
CYM1830
CYM1831
CYM1832
CYM1836
CYM1838
CYM1840
CYM1841
CYM1910
CYM1911
CYM4210
CYM4220
CYM4241
CYM7232
CYM7264

Description
256K x 4 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-5
128K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-6
128K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-11
128K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-16
256K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-17
$512 \mathrm{~K} \times 8$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-18
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-23
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-29
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-35
512K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-40
1024K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-47
2048K x 8 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-47
$256 \mathrm{~K} \times 9$ Buffered Static RAM Module with Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . 9-53
$1024 \mathrm{~K} \times 9$ Buffered Static RAM Module with Separate I/O ................................. . 9-58
16K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-63
16K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-64
64K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-70
64K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-75
$64 \mathrm{~K} x 16$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-76
64K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-81
256K x 16 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-86
32K x 24 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-91
$64 \mathrm{~K} \times 24$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-96
16K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-101
16K x 32 Static RAM Module with Separate I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-108
32K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-115
64K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-121
$64 \mathrm{~K} \times 32$ Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-126
64 K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-131
128K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-136
128K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-141
256K X 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-146
256K x 32 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-152
16K x 68 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-158
16K x 68 Static RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-159
Cascadeable 8K x 9 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-160
Cascadeable 16K x 9 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-160
64K x 9 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-169
DRAM Controller Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 9-175
DRAM Controller Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-175
i

## Custom Module Capabilities

## Introduction

Cypress's Multichip Products group is a leading supplier of custom memory and/or logic modules. This turnkey capability provides designers with a fast, low-risk solution for when they require the ultimate in system performance and density. Detailed information on standard modules can be found in the Static RAM, FIFO, and Module sections of this book.

## Packaging Guidelines

High-density memory modules are now available in a wide variety of package styles that satisfy a variety of needs for high-performance system design. Since board space is a primary concern, the choice of a package style is important in meeting layout constraints as well as thermal and mechanical design objectives.
Multichip Products currently supports several commonly used module technologies including plastic components on FR4 or polyimide substrate, and ceramic components mounted on ceramic substrates. Advanced technologies suitable for the demands of higher integration components are also available.
The plastic technology employs plastic encapsulated, surfacemount components and an epoxy laminate (FR4 or polyimide) substrate. The plastic components can be SOJ, SOIC, VSOP, TSOP, QFP, or other surface-mount packages. Die can also be mounted directly to the substrate and wire bonded to the substrate.
The ceramic technology employs hermetic, ceramic-packaged devices mounted on a ceramic substrate. The components are typically leadless chip carriers, but may include other package types. The ceramic substrate has a custom interconnect for the particular components it carries. The ceramic substrate and components offer improved thermal characteristics over the plastic modules. This makes these modules suitable for extended temperature range operation, such as in military applications.

## Common Packaging Options

This section describes several common module packaging options available from Cypress. A summary table (Table 1) compares relative board areas of each option based on a module with eight 28 -pin components.

## SIP

The single in-line pin package, or SIP, is a vertically mounted module with a single row of pins along one edge for through-hole mounting. The SIP configuration is typically constructed with plas-tic-encapsulated components mounted on an FR4 or polyimide substrate, although ceramic SIPs are also used. The pins are on a $100-\mathrm{mil}$ pitch. The vertical orientation and the mounting of compo-
nents on both sides of the module can increase the component density by a factor of four or more.

## Flat SIP

The flat single in-line pin package, or FSIP, is virtually identical to the SIP except that the substrate is mounted in the horizontal rather than the vertical direction. When mounted to a circuit board, the flat SIP lies close and parallel to the board. Flat SIP modules save board area since they, like other modules, employ fine lead pitch surface-mount components on a high-density substrate. The flat SIP density approximates double-sided surface-mounted boards with the advantage of a very low profile and improved mechanical stability over the vertical SIP.

## ZIP

The zigzag in-line pin package, or ZIP, is vertically mounted and is usually built with plastic encapsulated components on an FR4 or polyimide substrate. The ZIP module has pins along both sides of the substrate and the pins on alternate sides are staggered by 50 mils. Adjacent pins on the same side of the substrate are separated by 100 mils. The dual row of staggered pins allows a higher connection density than that of the SIP while maintaining 100 -mil minimum spacing between any adjacent pins. The ZIP is especially useful in large pin count devices where the host board is designed with through-hole design rules.

## SIMM

The single in-line memory module, or SIMM, is similar to the ZIP except that there are no pins for through-hole mounting. Instead, the bottom edge of the module is equipped with edge connector contacts that are plated to the substrate. The SIMM is designed to plug into motherboard sockets. The contacts are on both sides of the substrate, and contacts directly opposite each other are connected together. SIMM edge connector contacts are on a $50-\mathrm{mil}$ or $100-\mathrm{mil}$ pitch. SIMMs allow greater system functionality and flexibility by allowing easy use of multiple densities and speed grades.
Some module devices are available in both ZIP and SIMM packages with the same form factor. The pin out is designed so that the pinout and footprint of the SIMM socket matches the footprint of the ZIP module allowing ZIPs or SIMMs to be used interchangeably with only one board layout. The SIMM may be used in prototyping to test different speed versions of a system and then replaced with a companion ZIP for production, or SIMMs may be used in production for flexibility in memory size or memory speed.

## VDIP

The VDIP, or vertical dual in-line pin package, is a vertically mounted module with two rows of pins on 100 -mil centers. Row to row spacing is 100 mils, with pins of the two rows aligned directly across from one another. The dual row of pins allows a higher connection density than that of the SIP while maintaining $100-\mathrm{mil}$ minimum spacing between any adjacent pins. VDIP may be either plastic or ceramic. The VDIP is useful in large pin count devices where the host board is designed with through-hole design rules.

## DIP

The DIP, or dual in-line pin module, is a low-profile package with excellentmechanical ruggedness. The ceramicDIP is ideallysuited for military applications. Plastic DIPs are often used when a low vertical profile is required. In some cases, the DIP device is intended to have an identical footprint and similar form factor to standard integrated circuit components and can provide larger memory capacity in the same footprint.

## PGA

The PGA, or pingrid array, has an array of pins that are perpendicular to the package plane. These pins are arranged in a matrix on a

100 -mil grid. Most of the matrix is filled with pins except for a central square that is normally devoid of pins.

## QUIP

The QUIP, or quad in-line pin package, is very similar to the DIP package except that there is a dual row of pins along the package edge. In-row and row-to-row pin spacing is 100 mils with pins in adjacent rows aligned directly across form one another. The QUIP is a low-profile package with excellent mechanical ruggedness, with the added advantage of higher pin density for the same package length.

## QFP

The QFP, or quad flat pack, is a surface-mounted module. Gull wing pins extend out from the square package on all four sides and are formed to be coplanar with the package bottom. Lead pitches are typically 50 mils or smaller.

## Package Summary

Table 1 summarizes the various characteristics of the packages discussed above.

Table 1. Package Types

| Package Type | Typical PinCount |  | Typical Height ${ }^{1]}$ |  | Mil ${ }^{[2]}$ | Advantages | Disadvantages | $\begin{array}{\|c} \begin{array}{\|c} \text { Board Space } \\ \text { (sq. in.) } \end{array}{ }^{[3]} \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |  |  | FR4 | Cer |
| SIP | 24 | 50 | 0.5 | 0.9 | N | Vertical orientation. FR4 or ceramic technology. | Limited pin count. | 1.2 | 0.9 |
| FSIP | 24 | 50 | 0.2 | 0.4 | N | Very low profile. Mechanical stability. FR4 or ceramic technology. | Lower density due to horizontal orientation. | 2.7 | 2.4 |
| ZIP | 24 | 100 | 0.5 | 0.9 | N | Vertical orientation. JEDECstandard pinouts. Pinout compatible with SIMM. |  | 1.2 | N/A |
| SIMM | 24 | 100 | 0.5 | 0.9 | N | Vertical orientation. Socket mounting. Pinout compatible with ZIP. |  | 1.2 | N/A |
| VDIP | 36 | 104 | 0.5 | 0.95 | Y | Vertical orientation. |  | 1.2 | 0.9 |
| DIP | 24 | 60 | 0.17 | 0.37 | Y | Low profile. Excellent mechanical ruggedness. | Horizontal orientation. | 2.9 | 2.9 |
| QUIP | 48 | 200 |  |  | Y | Low profile. Excellent mechanical ruggedness. Increased number of pins. | Horizontal orientation. | 2.9 | 2.9 |
| QFP | 68 | 144 |  |  | Y | Surface mount. Low profile. Excellent mechanical ruggedness. Large number of pins in small area. | Surface-mount technology required. Horizontal orientation. Components on one side only. | 3.1 | 3.1 |
| PGA | 68 | 144 |  |  | Y | Large number of pins in thruhole technology. Low profile. Excellent mechanical ruggedness. | Multilayer boards. Horizontal orientation. Components on one side only. | 2.9 | 2.9 |

## Notes:

1. Minimum and maximum height are given in inches.
2. The Mil entry contains a $Y(e s)$ or $N(o)$ indicating if the package type is suitable for military applications.
3. Board space roughly quantifies the main board area, in square inches, taken up by the module when the module contains eight, 28-pin components.

## Component Selection

Cypress's Multichip Products group handles many types of components to build custom modules. Typically, any digital component that is available in surface-mount packaging can be used, but the module is not limitedto this. Standard and custommodules include SRAM, FIFOs, dual ports, EPROM, Flash, andE ${ }^{2}$ PROM devices, combined or mixed. Logic may also be employed to provide decoding, pipelined storage, or extra drive capability. The CYM1461 and the CYM1540 are examples of such devices. In the CYM1461, sixteen $32 \mathrm{~K} \times 8$ RAMs are arranged to form a $512 \mathrm{~K} \times 8$ module and the individual SRAMs are selected by an on board decode. The CYM1540 provides address and control buffering for a 256 K x 9 static RAM module so that only a single device load and capacitance is presented to the system. Other custom modules provide for unusual memory word widths. The CYM1720 is a memory module specifically designed for 24 -bit-wide DSP processors.
ECL is also a logic family suitable for collecting into a module. Unless the system is largely ECL, it makes sense to place the ECL components onto a module that is optimized for performance. Delivered as a tested component, the ECL module can be assembled into the system with high confidence of proper functionality. Typical examples of custom ECL modules include wide ECL-to-TTL translators and deep and/or wide ECL PROM or RAM memory arrays.
More complex functions may also be integrated onto a custom module; e.g., processorsubsystems, embedded within asystem that are dedicated to specific functions. These functions may include several forms of memory, a microprocessor or DSP, communication ports, andbus interface circuitry with possibly shared memory control. A custom module may also include an ASIC designed especially to implement the desired function. One example of such a device is the CYM4241 deep FIFO. This device includes three high-speed SRAMs, a surface-mount $50-\mathrm{MHz}$ crystal oscillator, and a wire-bondedASIC die on substrate that integrates the RAM interface control and port access arbitration. This combination of components yields a 64 K by 9 FIFO in a single 28 -pin DIP. By simply changing the memory content, the device can be extended to 256 K by 9.
Modules undergo complete characterization and qualification before being released to production. Characterization includes the following: AC and DC characterization over voltage and temperature, andcomplete custom specification review. Release toproduction requires a verified test program with test hardware and correlation samples, complete assembly drawings and approved parts list, production and test travelers, a formal design review, and customer approval. In production, custom(andstandard)modules are built using fully tested components, and are rigorously tested before they are shipped. As an example of the rigorous production testing, memory modules are tested for all DC parametrics, all AC parametrics, and functionality. Functional testing includes a select set of memory pattern sensitivity tests. This complete testing allows the module to be treated by the user as a true component with a set of specifications that are guaranteed by the manufacturer. This saves time and effort during system manufacture and provides a degree of reliability not obtainable from operations focused on only assembly.

## Future Technologies

The ultimate in multichip technology is multiple die on a substrate that offers highly efficient interconnect and the densest multichip assembly technology. The technology is available now for multi-
chip configurations with silicon chips on ceramic, epoxy laminate, and silicon substrates.

## Introduction to Modules for the New User

The use of modules is growing rapidly since it is a vehicle for obtaining high integration and high performance with minimal impact on cost. Almost every personal computer now has main memory as plug in SIMM packages constructed from surfacemount DRAM components. High-performance RISC and CISC CPU subsystems are available as modules where the supplier has optimized the component I/O design and the substrate layout for maximum performance amongst the tightly coupled components.
Size is one obvious advantage of modules; their small size allows a function fit into a very small space. Consider the economics of having a large memory array together with the system CPU on a single card in contrast to the cost of multiple memory cards connected via a backplane bus and the resulting performance loss. In many cases, the module approach is a considerable savings in materials and manufacturing cost by reducing the total number of system cards.
Applying the tight design rules of modules has its limitations. A module has line widths and spacings that support close packing of VSOP and die components, and these spacing/width design rules are at the limit of what can be handled by capable volume production substrate producers. The use of fully tested modules gives the density gain of tight design rules at economically attractive system manufacturing yields. Therefore in the manufacturing process, the module exhibits the characteristics of a monolithic device: high integration, ease of application, and high system manufacturing yield. The module brings high-density surface-mount technology to the through-hole manufacturing environment.
Performance is another significant gain obtainable from module application. Unfortunately this is the most difficult gain to quantify. Consider a memory subsystem collected tightly around a CPU versus the same memory capacity spread over one or more boards. It seems intuitively plausible that the larger subsystem will be slower: the distance to travel is longer, and the memory address and data bus lines have larger capacitance due to their longer length and the larger number of stubs on the lines. This is indeed the case. Many of the custom modules include buffers for reduced loading, registers for data pipelining, and simple or specialized decoders to ease system bus interfacing. Taken as a component, these modules typically exhibit higher capacitance than a monolithic component and incur about 5 ns additional delay for on board decoders or buffers. However, the module is from four to sixteen times as dense as through-hole monolithic devices and consequently achieve a net performance advantage.

## Custom Module Development Flow

Multichip's focus is on providing turnkey memory modules. Figure 1 illustrates the tasks performed during the development of the module.
Module development commences with thegeneration of a detailed Objective Specification. The module is designed to this specification, and once in production it will be guaranteed to perform as indicated in the Objective Specification.
Components are selected while the specification is being generated. In many cases, the spec is designed such that multiple sources of components can be utilized. Once the spec is complete and the components are selected, a schematic for the module is generated. The netlist from the schematic is used to drive the circuitsimulator.

## Custom Module Development Flow (continued)

During simulation, several types of analyses are performed. A function simulation is used to ensure that the module's logic is designed properly. Timing simulation is run to verify that the module will function when subjected to the worst-case timing delays of the components. Finally, thermal analysis may be performed to determine the thermal characteristics of the module.
The layout of the module is also netlist driven. An autorouter may be used, depending on the complexity and density of the module. Design rule checks are run to ensure that the layout does not violate any electrical or mechanical design rules. Finally, the layout output is used to generate the module substrate.
The layout output is also used to drive the pick and place equipment. Thisensuresconsistencybetweendesignandmanufacturing. While the module prototypes are being assembled, the test program is generated and the test fixture is constructed. Test program generation is largely automated, using as inputs the simulation outputs and pre-defined test program subroutines for common configurations.
Once prototypes have been generated, the standard release procedure is initiated. This procedure includes steps such as bench testing, module characterization and qualification, and fine tuning of the test program. Following customer approval of the module, it is released to production.

## Quoting Information

In order to prepare a quotation or proposal, we need as much as possible of the following information:

- Circuit schematic
- Functional description
- Mechanical dimensions required
- Speed and power requirements
- Prototype and production deadlines
- Production quantity estimates
- An engineering contact to answer questions

Once the above information is received, abudgetary quotation will typically be provided within one to two weeks.


Figure 1. Custom Module Flow

This is an abbreviated datasheet.
Contact a Cypress representative for complete specifications.

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 25 ns
- Low active power
-2.6W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of 0.3 in.
- Small PCB footprint -0.62 sq. in.


## Functional Description

The CYM1240 is a very high performance 1-megabit static RAM module organized as 256 K words by 4 bits. The module is constructed using four $256 \mathrm{~K} \times 1$ static RAMs in leadless chip carriers mounted onto a ceramic substrate with pins. It is socket-compatible with monolithic 256 Kx 4 SRAMs.
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the four input/output pins $\left(1 / \mathrm{O}_{0}\right.$ through
$\mathrm{I} / \mathrm{O}_{3}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW while $\overline{\mathrm{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.
The data input/output pins remain in a high-impedance state when $\overline{\mathrm{CS}}$ is HIGH or WE is LOW.


## Selection Guide



[^58]
## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 20 ns
- 32-pin, 0.6-inch-wide DIP package
- Low active power
-1.2W (max.)
- Hermetic or plastic SMD technology
- TTL-compatible inputs and outputs
- JEDEC-compatible pinout
- Commercial and military temperature ranges


## Functional Description

The CYM1420 is a very high performance 1-megabit static RAM module organized as 128 K words by 8 bits. The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs mounted onto a substrate. A decoder is used to interpret the higher-order addresses $\mathrm{A}_{15}$ and $\mathrm{A}_{16}$ and to select one of the four RAMs.
Writing to the memory module is accomplishedwhen the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins $\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}\right)$
is written into the memorylocationspecified on the address pins $\left(\mathrm{A}_{0}-\mathrm{A}_{16}\right)$.
Reading the device is accomplished by taking chip select $(\overline{\mathrm{CS}})$ and output enable (OE) LOW while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pinswill appear on the eightinput/outputpins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

|  |  | 1420-20 | $\mathbf{1 4 2 0 - 2 5}$ | $\mathbf{1 4 2 0 - 3 0}$ | $\mathbf{1 4 2 0 - 3 5}$ | $\mathbf{1 4 2 0 - 4 5}$ | $\mathbf{1 4 2 0 - 5 5}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 20 | 25 | 30 | 35 | 45 | 55 |
| Maximum Operating Current(mA) | Commercial | 210 | 210 | 210 | 210 | 210 | 210 |
|  | Military |  |  | 210 | 210 | 210 | 210 |
| MaximumStandby Current (mA) | Commercial | 140 | 140 | 140 | 140 | 140 | 140 |
|  | Military |  |  | 140 | 140 | 140 | 140 |

[^59]Maximum Ratings
(Above which the useful life may be impaired.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Commercial) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military)
Supply Voltage to Ground Potential -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

DC Input Voltage $\qquad$ -0.5 V to +7.0 V
Output Current into Outputs (LOW) 20 mA

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 1420 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOH}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\leq} \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 210 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CS Power-Down Current ${ }^{2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 140 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } V_{C C} ; \overline{C S} \geq V_{C C}-0.3 V \\ & V_{\text {IN }} \geq V_{C C}-0.3 V \text { or } V_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| CoUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40 | pF |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up,otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceedvalues given.
3. Tested on a sample basis.

## AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1420-20 |  | 1420-25 |  | 1420-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 10 |  | 10 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[5]}$ | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 20 |  | 20 |  | 20 | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 12 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low ${ }^{\text {[ }}{ }^{\text {] }}$ | 0 |  | 0 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 8 | 0 | 10 | 0 | 15 | ns |


| Parameters | Description | 1420-35 |  | 1420-45 |  | 1420-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | CS LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 18 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{O E}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 20 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | CS LOW to Low ${ }^{[5]}$ | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\text { CS HIGH }}$ to High Z ${ }^{[5,6]}$ |  | 20 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{\text {[7] }}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS LOW to Write End }}$ | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 25 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low $\mathrm{Z}^{[5]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High } \mathrm{Z}^{[5,6]}}$ | 0 | 15 | 0 | 15 | 0 | 25 | ns | SEMICONDUCTOR

## Switching Waveforms ${ }^{[10]}$

Read Cycle No. $1^{[8,9]}$


## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than ${ }^{\text {t }}$ LZCS for any given device. These parameters are guaranteed and not $100 \%$ tested.
6. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of ACTest Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and WE LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be reference to the rising edge of the signal that terminates the write.
8. WE is HIGH for read cycle.
9. Device is continuously selected, $\overline{C S}=V_{I L}$ and $\overline{O E}=V_{I L}$.
10. Address valid prior to or coincident with $\overline{\mathrm{Cs}}$ transition LOW.
11. Data I. O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. If CS goes HIGH siumultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,11,12]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :--- | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power- <br> Down |
| L | L | H | Data Out | Read |
| L | X | L | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CYM1420PD-20C | PD05 | Commercial |
| 25 | CYM1420PD-25C | PD05 | Commercial |
|  | CYM1420HD-25C | HD04 |  |
| 30 | CYM1420PD-30C | PD05 | Commercial |
|  | CYM1420HD-30C | HD04 |  |
| 35 | CYM1420PD-35C | PD05 | Commercial |
|  | CYM1420HD-35C | HD04 |  |
|  | CYM1420HD-35MB | HD04 | Military |
| 45 | CYM1420PD-45C | PD05 | Commercial |
|  | CYM1420HD -45 C | HD04 |  |
|  | CYM1420HD-45MB | HD04 | Military |
| 55 | CYM1420PD-55C | PD05 | Commercial |
|  | CYM1420HD-55C | HD04 |  |
|  | CYM1420HD-55MB | HD04 | Military |

Document \#: 38-M-00001-C

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 35 ns
- Low active power - 1.1W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of 0.65 in.
- Small PCB footprint - 0.8 sq . in.


## Functional Description

The CYM1422 is a high-performance 1-megabit static RAM module organized as 128 K words by 8 bits. The module is constructed using four 32 Kx 8 static RAMs in SOICs mounted onto a single-sided multilayerepoxy laminate board with pins. A decoder is used to interpret the higher-order addresses $\left(\mathrm{A}_{15}\right.$ and $\left.\mathrm{A}_{16}\right)$ and to select one of the four RAMs.
Writing to the memory module is accomplishedwhen the chip select ( $\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through
$\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable (OE) LOW while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/outputpins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}})$ is HIGH.

## Logic Block Diagram



Pin Configuration
SIP Component Side


## Selection Guide

|  | $\mathbf{1 4 2 2 - 3 5}$ | $\mathbf{1 4 2 2 - 4 5}$ | $\mathbf{1 4 2 2 - 5 5}$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) | 35 | 45 | 55 |
| Maximum Operating Current(mA) | 200 | 200 | 200 |
| Maximum Standby Current (mA) | 140 | 140 | 140 |

## Maximum Ratings

(Above which the useful life may be impaired.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$\ldots . . . . . . . . . . . . . . . . .10^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

Output Current into Outputs (LOW) ................ 20 mA

## Operating Range

| Range | Ambient <br> Temperature | VCC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 1422 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -15 | +15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -15 | +15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 200 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CS Power-Down Current ${ }^{11]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 140 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | $\begin{aligned} & \text { Automatic } \overline{\text { CS }} \text { Power-Down } \\ & \text { Current }{ }^{11]} \end{aligned}$ | $\begin{aligned} & \text { Max. } V_{C C} ; \overline{C S} \geq V_{C C}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 40 | $\cdot \mathrm{pF}$ |
| CouT | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 35 | pF |

## Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.

## AC Test Loads and Waveforms

OUTPUT O-2

(a)

1422-4
(b) $\quad 1422 \cdot 3$
2. Tested on a sample basis.

Equivalent to: THEVENIN EQUIVALENT


CYM1422

Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1422-35 |  | 1422-45 |  | 1422-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS LOW to Data Valid }}$ |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | OE LOW to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | OE HIGH to High Z |  | 20 |  | 20 |  | 20 | ns |
| tizCs | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[4]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[4,5]}$ |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 35 |  | 45 |  | 55 | ns |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{W}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 25 |  | 35 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low $\mathrm{Z}^{[4]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High ${ }^{[4,5]}$ | 0 | 20 | 0 | 25 | 0 | 25 | ns |

Notes:
3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than ${ }^{t_{L Z C S}}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. ${ }^{t_{H Z C S}}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write,
and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
7. WE is HIGH for read cycle.
8. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
9. Data I/O will be high impedance if $\overline{O E}=V_{\text {IH }}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
11. If CS goes HIGH siumultancously with WE HIGH, the output remains in a high-impedance state.

## Switching Waveforms ${ }^{[9]}$

Read Cycle No. $1^{[7,8]}$


Switching Waveforms (continued)


Write Cycle No. $1\left(\overline{\mathrm{WE}}\right.$ Controlled) ${ }^{[6]}$


Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled) ${ }^{[6,11]}$


Truth Table

| $\overline{\mathrm{CS}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | L | H | Data Out | Read |
| L | X | L | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CYM1422PS-35C | PS03 | Commercial |
| 45 | CYM1422PS-45C | PS03 | Commercial |
| 55 | CYM1422PS-55C | PS03 | Commercial |

Document \#: 38-M-00003-B

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 45 ns
- 32-pin, 0.6-inch-wide DIP package
- JEDEC-compatible pinout
- Low active power
- 1.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Commercial temperature range
- Small PCB footprint
-1.1 sq. in.


## Functional Description

TheCYM1423isahigh-performance 1-megabitstaticRAMmoduleorganizedas 128 K words by 8 bits. This module is constructed using four 64 Kx 4 static RAMsin SOJpackagesmountedontoanepoxylaminate board with pins. A decoder isused to interpret thehigher-orderaddressandselect two of the four RAMs.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ )

## $128 \mathrm{~K} \times 8$ Static RAM Module

## Logic Block Diagram



1423-1
1423-2

## Selection Guide

|  | $\mathbf{1 4 2 3} \mathbf{- 4 5}$ | $\mathbf{1 4 2 3 - 5 5}$ | $\mathbf{1 4 2 3 - 7 0}$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 45 | 55 | 70 |
| Maximum Operating Current (mA) | 210 | 210 | 210 |
| Maximum Standby Current (mA) | 80 | 80 | 80 |

## Features

- High-density 2-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 25 ns
- Low active power
-5.3W (max.)
- SMD technology
- Separate Data I/O
- 60-pin ZIP package
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.5 in .
- Small PCB footprint
-1.14 sq . in.


## Functional Description

The CYM1441 is a very high performance 2-megabit static RAM module organized as 256 K words by 8 bits. The module is constructed using eight $256 \mathrm{~K} \times 1$ static RAMs in SOJ packages mounted onto an epoxy laminate substrate with pins. Two chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{L}}\right.$ and $\left.\overline{\mathrm{CS}}_{\mathrm{U}}\right)$ are used to independently enable the upper and lower 4 bits of the data word.

Writing to the memory module is accomplishedwhen the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eight input pins ( $\mathrm{DI}_{0}$ through $\mathrm{DI}_{7}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).

Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW while write enable $\overline{\mathrm{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data output pins ( $\mathrm{DO}_{0}$ through $\mathrm{DO}_{7}$ ).
The data output pins remain in a highimpedance state unless the module is selected and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.
Two pins ( $\mathrm{PD}_{0}$ and $\mathrm{PD}_{1}$ ) are used to identify module memory density in applications wehre alternate versions of the JE-DEC-standard modules can be interchanged.


1441-1

Pin Configuration
ZIP Top View
(OPEN)


## Selection Guide

|  | $\mathbf{1 4 4 1 - 2 5}$ | $\mathbf{1 4 4 1 - 3 5}$ | $\mathbf{1 4 4 1 - 4 5}$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current(mA) | 960 | 960 | 960 |
| Maximum Standby Current (mA) | 320 | 320 | 320 |

## 512K x 8 Static RAM Module

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 35 ns
- Low active power
-3.4W (max.)
- Double-sided SMD technology
- TTL-compatible inputs and outputs
- Low profile version (PF)
—Max. height of .345 in.
- Small footprint SIP version (PS)
- PCB layout area of 1.2 sq . in.


## Functional Description

The CYM1460 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed from sixteen 32 Kx 8 SRAMs in plastic surface mount packages on an epoxy laminate board with pins. Two choices of pins are available for vertical (PS) or horizontal (PF) through-hole mounting. Onboard decoding selects one of the sixteen SRAMs from the highorder address lines, keeping the remaining fifteen devices in standby mode for minimum powerconsumption.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of
the memory. When $\overline{\mathrm{MS}}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the eight data input/output pins is written into the memory location specified on the address pins. Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{MS}}$ and $\overline{\mathrm{OE}}$, active LOW, while $\overline{\mathrm{WE}}$ remains inactive or HIGH. Under these conditions, the content of the location addressed by the information on the address pins is present on the eight data input/outputpins.
The input/output pins remain in a high- impedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}})$ is HIGH.


## Selection Guide

|  | $\mathbf{1 4 6 0}-\mathbf{3 5}$ | $\mathbf{1 4 6 0}-\mathbf{4 5}$ | $\mathbf{1 4 6 0 - 5 5}$ | $\mathbf{1 4 6 0 - 7 0}$ |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 35 | 45 | 55 | 70 |
| Maximum Operating Current (mA) | 625 | 625 | 625 | 625 |
| Maximum Standby Current (mA) | 560 | 560 | 560 | 560 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . $\quad-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage $\qquad$ -0.5 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1460 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., I OHF $=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | 0.4 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\text {I }} \leq \mathrm{V}_{\text {cC }}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V} \text { CC }$ <br> Output Disabled | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \text { VCC }=\text { Max., } \mathrm{MS} \leq \mathrm{V}_{\text {IL }} \\ & \text { I OUT }=0 \mathrm{~mA} \end{aligned}$ |  | 625 | mA |
| ISB1 | Automatic $\overline{\mathrm{MS}}$ <br> Power-Down Current | $\begin{aligned} & \text { Max. } \mathrm{VCC}_{\mathrm{CC}}, \overline{\mathrm{MS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 560 | mA |
| ISB2 | Automatic $\overline{\mathrm{MS}}$ <br> Power-Down Current | $\begin{aligned} & \text { Max. VCG } \overline{\mathrm{MS}} \geq \mathrm{V} \mathrm{CC}^{-} 0.2 \mathrm{~V}, \\ & \text { VIN } \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \text { VIN } \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 320 | mA |

Capacitance ${ }^{[1]}$

| Parameters | Description | Test Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 120 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 180 | pF |

Notes:

1. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)

(b)


1460-4

Equivalent to: THÉVENIN EQUIVALENT


## $\xrightarrow{ }$

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | 1460-35 |  | 1460-45 |  | 1460-55 |  | 1460-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READCYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| ${ }^{\text {ta }}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| toHA | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }}$ AMS | $\overline{\mathrm{MS}}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| ${ }^{\text {t }}$ LZOE | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {thZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z ${ }^{[3]}$ |  | 15 |  | 25 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZMS }}$ | $\overline{\text { MS }}$ LOW to Low $\mathrm{Z}^{[4]}$ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| thZMS | $\overline{\mathrm{MS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[3,4]}$ |  | 15 |  | 20 |  | 25 |  | 35 | ns |
| WRITECYCLE ${ }^{[5]}$ |  |  |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| $\mathrm{t}_{\text {SMS }}$ | $\overline{\mathrm{MS}}$ LOW to Write End | 30 |  | 40 |  | 50 |  | 60 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 50 |  | 60 |  | ns |
| tha | Address Hold from Write End | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| tsA | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 25 |  | 30 |  | 40 |  | 55 |  | ns |
| ${ }^{\text {t }}$ S | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| tHZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[3]}$ |  | 15 |  | 20 |  | 25 |  | 25 | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |

## Notes:

2. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
3. $\mathrm{t}_{\text {HZOE }}, \mathrm{t}_{\mathrm{HZMS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
4. At any given temperature and voltage condition, $\mathrm{t}_{\text {HZMS }}$ is less than ${ }^{\text {tLZMS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{MS}}$ LOW and $\overline{\text { WE LOW. Both signals must be LOW to initiate a write and }}$
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{MS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{MS}}$ transition LOW.
9. Data I/O is HIGH impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
10. If $\overline{\mathrm{MS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$

ADDRESS

DATA OUT


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[5,9]}$


Write Cycle No. 2 ( $\overline{\mathrm{MS}}$ Controlled) ${ }^{[5,9,10]}$


Truth Table

| $\overline{\text { MS }}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathrm{OE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Document \#:
38-M-00004-A

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 35 | CYM1460PS-35C | PS05 | Commercial |
|  | CYM1460PF-35C | PF03 |  |
| 45 | CYM1460PS-45C | PS05 | Commercial |
|  | CYM1460PF-45C | PF03 |  |
| 55 | CYM1460PS-55C | PS05 | Commercial |
|  | CYM1460PF-55C | PF03 |  |
| 70 | CYM1460PS-70C | PS05 | Commercial |
|  | CYM1460PF-70C | PF03 |  |

CYPRESS SEMICONDUCTOR

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 70 ns
- Low active power
-825 mW (max.)
- Double-sided SMD technology
- TTL-compatible inputs and outputs
- Low profile version (PF)
—Max. height of $\mathbf{. 3 1 5}$ in.
- Small footprint SIP version (PS)
—PCB layout area of 1.5 sq . in.
- 2 V data retention (L version)


## Functional Description

TheCYM1461 is ahigh-performance 4-megabitstaticRAMmoduleorganizedas 512 K words by 8 bits. This module is constructed fromsixteen 32 Kx 8 SRAMsin plasticsurface mount packagesonanepoxy laminate boardwith pins. Two choices of pins are availableforvertical(PS) or hori-zontal(PF)through-holemounting.Onboarddecodingselects one of the sixteenSRAMsfrom the highorderaddresslineskeepingtheremaining fifteen devicesinstandby mode forminimumpowerconsumption.
An active LOWwrite enable signal ( $\overline{\mathrm{WE}}$ ) controlsthewriting/readingoperation of
thememory.When $\overline{\mathrm{MS}}$ and $\overline{\mathrm{WE}}$ inputs are both LOW, data on the eight data input/outputpinsiswritten into the memorylocationspecified on the address pins. Readingthedevice is accomplished by selecting the device and enabling the outputs, $\overline{\mathrm{MS}}$ and $\overline{\mathrm{OE}}$ active LOW, while $\overline{\mathrm{WE}}$ remainsinactive orHIGH.Underthese conditions, the content of the location addressed by the information on the address pins is present on the eight datainput/outputpins.
The input/outputpins remainin a high-impedancestate unless the module is
selected, outputsare enabled, andwriteenable $(\overline{\mathrm{WE}})$ is HIGH .

## Logic Block Diagram



1461-1
1461-2

## Selection Guide

|  | $\mathbf{1 4 6 1 - 7 0}$ | $\mathbf{1 4 6 1 - 8 5}$ | $\mathbf{1 4 6 1 - 1 0 0}$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 70 | 85 | 100 |
| Maximum Operating Current $(\mathrm{mA})$ | 150 | 150 | 150 |
| Maximum Standby Current $(\mathrm{mA})$ | 50 | 50 | 50 |

## Operating Range

| Range | Ambient <br> Temperature | VCC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . . . . . . . . . $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . . -0.3 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.3 V to +7.0 V
DC Input Voltage
-0.3 V to +7.0 V
Output Current into Outputs (Low)
20 mA

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1461 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., I OHF -1.0 mA | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I} \mathrm{OL}=2.0 \mathrm{~mA}$ | 0.4 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {CC }}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V} \mathrm{CC}$ <br> Output Disabled | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | VCC Operating Supply Current | $\begin{aligned} & \text { VCC }=\text { Max., } \overline{\mathrm{MS}} \leq \mathrm{V}_{\mathrm{IL}} \\ & \text { IOUT }=0 \mathrm{~mA} \end{aligned}$ |  | 150 | mA |
| ISB1 | Automatic $\overline{\mathrm{MS}}$ Power-Down Current | $\begin{aligned} & \text { Max. VCC, } \overline{\mathrm{MS}} \geq \mathrm{V} \mathrm{IH} \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 50 | mA |
| ISB2 | Automatic $\overline{\mathrm{MS}}$ Power-Down Current | $\begin{aligned} & \text { Max. VCG } \overline{\mathrm{MS}} \geq \mathrm{V} \text { CC }-0.2 \mathrm{~V}, \\ & \mathrm{VN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VN} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 32 | mA |

## Capacitance ${ }^{[1]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 100 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 100 | pF |

Notes:

1. Tested on a sample basis.

## AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[2\}}$

| Parameters | Description | 1461-70 |  | 1461-85 |  | 1461-100 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READCYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 70 |  | 85 |  | 100 |  | ns |
| ${ }^{\text {taA }}$ | Address to Data Valid |  | 70 |  | 85 |  | 100 | ns |
| $\mathrm{t}^{\text {OHA }}$ | Data Hold from Address Change | 20 |  | 20 |  | 20 |  | ns |
| ${ }^{\text {taMS }}$ | $\overline{\text { MS }}$ LOW to Data Valid |  | 70 |  | 85 |  | 100 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 40 |  | 50 |  | 55 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {thZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[3]}$ |  | 35 |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\text {LZMS }}$ | $\overline{\text { MS }}$ LOW to Low $\mathrm{Z}^{[4]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZMS }}$ | $\overline{\text { MS }}$ HIGH to High $\mathrm{Z}^{[3,4]}$ |  | 35 |  | 35 |  | 40 | ns |
| WRITECYCLE ${ }^{[5]}$ |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 70 |  | 85 |  | 100 |  | ns |
| $\mathrm{t}_{\text {SMS }}$ | $\overline{\text { MS }}$ LOW to Write End | 70 |  | 80 |  | 85 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 70 |  | 80 |  | 85 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| ${ }_{\text {t }}$ A | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 60 |  | 65 |  | 65 |  | ns |
| ${ }^{\text {t }}$ D | Data Set-Up to Write End | 35 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }} \mathrm{HZWE}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[3]}$ |  | 30 |  | 35 |  | 40 | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |

## Notes:

2. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
3. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZMS}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZMS}}$ is less than ${ }^{\text {t LZMS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. The internal write time of the memory is defined by the overlap of $\overline{\text { MS }}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{MS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{MS}}$ transition LOW.
9. Data $\mathrm{I} / \mathrm{O}$ is HIGH impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.

Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1461 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VRR | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \\ & \mathrm{CS} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 300 | $\mu \mathrm{A}$ |
| ${ }^{\mathbf{t}} \mathrm{CDR}^{[12]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[12]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[10]}$ |  | ns |

Notes:
10. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
11. If $\overline{\mathrm{MS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.
12. Guaranteed, not tested.

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. $1^{[7,8]}$

$\qquad$
Read Cycle No. 2 [8, 9, 10]


Switching Waveforms (continued)
Write Cycle No. $2{ }^{[8,9]}$


1461-10
Write Cycle No. 2 ( $\overline{\mathrm{MS}}$ Controlled) ${ }^{[11]}$


Truth Table

| $\overline{\mathbf{M S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Document \#: 38-M-00005-A

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 70 | CYM1461PS-70C | PS01 | Commercial |
|  | CYM1461LPS-70C |  |  |
|  | CYM1461PF-70C | PF01 |  |
|  | CYM1461LPF-70C |  |  |
| 85 | CYM1461PS-85C | PS01 | Commercial |
|  | CYM1461LPS-85C |  |  |
|  | CYM1461PF-85C | PF01 |  |
|  | CYM1461LPF-85C |  |  |
| 100 | CYM1461PS-100C | PS01 | Commercial |
|  | CYM1461LPS-100C |  |  |
|  | CYM1461PF-100C | PF01 |  |
|  | CYM1461LPF-100C |  |  |

## 512K x 8 SRAM Module

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 20 ns
- Low active power
- 1.93W (max.)
- JEDEC-compatible pinout
- 32-pin, 0.6-inch-wide DIP package
- TTL-compatible inputs and outputs
- Low profile
— Max. height of . 34 inches


## - Small PCB footprint

 -0.98 sq . in.
## Functional Description

The CYM1464 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed using four $256 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted on an epoxy laminate substrate with pins.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eightinput/outputpins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) of the device is written into the memory
location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ). Reading the device is accomplished by taking chip select and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ) will appear on the eight appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through I/O $\mathrm{O}_{7}$ ).
The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

Logic Block Diagram

| $A_{0}-A_{18}$ |
| :---: | :---: |
| $\overline{W E}$ |
| $\overline{O E} \longrightarrow$ |
| $512 \mathrm{~K} \times 8$ |
| SRAM |
| $\overline{C S}$ |

Pin Configuration


1464-2

## Selection Guide

|  | $\mathbf{1 4 6 4 - 2 0}$ | $\mathbf{1 4 6 4 - 2 5}$ | $\mathbf{1 4 6 4 - 3 0}$ | $\mathbf{1 4 6 4 - 3 5}$ | $\mathbf{1 4 6 4 - 4 5}$ | $\mathbf{1 4 6 4 - 5 5}$ | $\mathbf{1 4 6 4 - 7 0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 30 | 35 | 45 | 55 | 70 |
| MaximumOperating Current $(\mathrm{mA})$ | 350 | 350 | 300 | 300 | 300 | 300 | 300 |
| Maximum Standby Current $(\mathrm{mA})$ | 240 | 240 | 240 | 240 | 240 | 240 | 240 |

## Maximum Ratings

(Above which the useful life may be impaired.)
Storage Temperature $\qquad$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Ambient Temperaturewith

$$
-10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

PowerApplied . . . . . . . . . . . . . . . . . . . . . . . $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State ............................. -0.5 V to +7.0 V
DC Input Voltage .......................... -0.5 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 1464-20, 25 |  | $\begin{gathered} 1464-30,35,45, \\ 55,70 \\ \hline \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{0} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | V CC $^{\text {Operating Supply }}$ Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{IOUT}=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\text {IL }} \end{aligned}$ |  | 350 |  | 300 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 240 |  | 240 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 10 |  | 10 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 40 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 30 | pF |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (Min.) $=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)

(b)
1464-3


Equivalent to:
THEVENIN EQUIVALENT
OUTPUT 0 - 1.73 V

Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1464-20 |  | 1464-25 |  | 1464-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| toha | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| $t_{\text {doe }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 13 |  |  |  |  | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ | 0 | 10 | 0 | 10 | 0 | 10 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low Z | 5 |  | 5 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High Z ${ }^{[4]}$ | 0 | 15 | 0 | 15 | 0 | 20 | ns |

WRITECYCLE

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | CS LOW to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold from Write End | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up from Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 12 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High Z ${ }^{[4]}$ |  | 15 |  | 15 |  | 15 | ns |

Notes:
3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. ${ }^{t_{H Z C S}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
6. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
7. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
8. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Switching Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | 1464-35 |  | 1464-45 |  | 1464-55 |  | 1464-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}}$ | 0 | 15 | 0 | 15 | 0 | 15 | 0 | 15 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low Z | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\text { CS }}$ HIGH to High ${ }^{[4]}$ | 0 | 20 | 0 | 20 | 0 | 20 | 0 | 20 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| ${ }_{\text {t }}$ CS | $\overline{\text { CS }}$ LOW to Write End | 30 |  | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 50 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up from Write Start | 6 |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 25 |  | 35 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low Z }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4]}$ |  | 15 |  | 15 |  | 20 |  | 25 | ns |

## Switching Waveforms

## Read Cycle No. $1^{[5,6]}$



## Switching Waveforms



Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[8,9]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 20 | CYM1464PD-20C | PD02 | Commercial |
| 25 | CYM1464PD-25C | PD02 | Commercial |
| 30 | CYM1464PD-30C | PD02 | Commercial |
| 35 | CYM1464PD-35C | PD02 | Commercial |
| 45 | CYM1464PD-45C | PD02 | Commercial |
| 55 | CYM1464PD-55C | PD02 | Commercial |
| 70 | CYM1464PD-70C | PD02 | Commercial |

Document \#: 38-M-00030-B

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 70 ns
- Low active power
-605 mW (max.)
- JEDEC-compatible pinout
- 32-pin, 0.6-inch-wide DIP package
- TTL-compatible inputs and outputs
- Low profile
—Max. height of 27 inches
- Small PCB footprint
-0.98 sq . in.


## Functional Description

The CYM1465 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed using four $128 \mathrm{~K} \times 8$ RAMs mountedon a substratewith pins. Adecoder is used to interpret the higher-order addresses $\left(\mathrm{A}_{17}\right.$ and $\left.\mathrm{A}_{18}\right)$ and to select one of the four RAMs. Two packaging options are offered:VSOP packages on FR4 substrate (PD), and SOIC packages on ceramic substrate (SD).
Writing to the module is accomplished when the chip select $(\overline{\mathrm{CS}})$ and write enable $(\overline{\mathrm{WE}})$ inputs are both LOW. Data on the
eight input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ). Reading the device is accomplished by taking chip select and output enable $(\overline{\mathrm{OE}})$ LOW while write enable remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ) will appear on the eight appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ).
The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable is HIGH.

## Logic Block Diagram

Pin Configuration


Selection Guide

|  | $\mathbf{1 4 6 5 - 7 0}$ | $\mathbf{1 4 6 5 - 8 5}$ | $\mathbf{1 4 6 5 - 1 0 0}$ | $\mathbf{1 4 6 5 - 1 2 0}$ | $\mathbf{1 4 6 5 - 1 5 0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 70 | 85 | 100 | 120 | 150 |
| Maximum Operating Current $(\mathrm{mA})$ | 110 | 110 | 110 | 110 | 110 |
| Maximum Standby Current $(\mathrm{mA})$ | 12 | 12 | 12 | 12 | 12 |

## Maximum Ratings

(Above which the useful life may be impaired.)
Storage Temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ........................... $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ........ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | 1465 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Dis | led | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I} \text { OUT }=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 110 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  |  | 12 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{Vor} \mathrm{~V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | Standard Version |  | 8 | mA |
|  |  |  | L Version |  | 420 | $\mu \mathrm{A}$ |

## Capacitance ${ }^{[1]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 45 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 45 | pF |

## AC Test Loads and Waveforms



(b)

Equivalent to: THÉVENIN EQUIVALENT


Notes:

1. Tested on a sample basis.
2. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of
the specified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$ and $100-\mathrm{pF}$ load capacitance for $85,100,120$, and 150 ns speeds. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ for 70 ns speed.

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | 1465-70 |  | 1465-85 |  | 1465-100 |  | 1465-120 |  | 1465-150 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 70 |  | 85 |  | 100 |  | 120 |  | 150 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 70 |  | 85 |  | 100 |  | 120 |  | 150 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | CS LOW to Data Valid |  | 70 |  | 85 |  | 100 |  | 120 |  | 150 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 35 |  | 45 |  | 50 |  | 60 |  | 75 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[3]}$ |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $t_{\text {LZCS }}$ | CS LOW to Low Z | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[3]}$ |  | 30 |  | 30 |  | 35 |  | 45 |  | 60 | ns |

WRITE CYCLE

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 70 |  | 85 |  | 100 |  | 120 |  | 150 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{SCS}}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 65 |  | 75 |  | 90 |  | 100 |  | 115 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 65 |  | 75 |  | 90 |  | 100 |  | 110 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up from Write Start | 0 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\mathrm{WE}}$ Pulse Width | 55 |  | 65 |  | 75 |  | 85 |  | 95 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 30 |  | 35 |  | 40 |  | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High Z ${ }^{[3]}$ |  | 25 |  | 30 |  | 35 |  | 40 |  | 45 | ns |

Data Retention Characteristics Over the Operating Range (L Version Only)

| Parameters | Description | Test Conditions | Commercial |  | Industrial |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\text {CC }}$ for Retention Data | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ | 2.0 |  | 2.0 |  | V |
| ICCDR3 | Data Retention Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{CS} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{Vor} \mathrm{~V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 50 |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}^{[4]}}$ | Chip Deselect to Data Retention Time |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[4]}$ | Operation Recovery Time |  | 5 |  | 5 |  | ms |

## Notes:

3. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
4. Guaranteed, not tested.
5. $\overline{W E}$ is HIGH for the read cycle.
6. Device is continuously selected, $\mathbb{C S}=\mathrm{V}_{\text {IL }}$.
7. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. If CS goes HIGH simultaneously with WE HIGH, the output remians in a high-impedance state.

## CYM1465

## Data Retention Waveform



Switching Waveforms


1465-6


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{\text {[8] }}$


Switching Waveforms (continued) ${ }^{[8,9]}$
Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled)


## Truth Table

| Inputs |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Outputs | Mode |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

Ordering Information

| $\underset{\substack{\text { Speed } \\(\mathrm{ns})}}{ }$ | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 70 | CYM1465PD-70C | PD03 | Commercial |
|  | CYM1465LPD-70C |  |  |
|  | CYM1465SD-70C | SD01 |  |
|  | CYM1465LSD-70C |  |  |
| 85 | CYM1465PD-85C | PD03 | Commercial |
|  | CYM1465LPD-85C |  |  |
|  | CYM1465SD-85C | SD01 |  |
|  | CYM1465LSD-85C |  |  |
|  | CYM1465PD-85I | PD03 | Industrial |
|  | CYM1465LPD-85I |  |  |
|  | CYM1465SD-85I | SD01 |  |
|  | CYM1465LSD-85I |  |  |
| 100 | CYM1465PD-100C | PD03 | Commercial |
|  | CYM1465LPD-100C |  |  |
|  | CYM1465SD-100C | SD01 |  |
|  | CYM1465LSD-100C |  |  |
|  | CYM1465PD-100I | PD03 | Industrial |
|  | CYM1465LPD-100I |  |  |


| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 100 | CYM1465SD-100I | SD01 | Industrial |
|  | CYM1465LSD-100I |  |  |
| 120 | CYM1465PD-120C | PD03 | Commercial |
|  | CYM1465LPD-120C |  |  |
|  | CYM1465SD-120C | SD01 |  |
|  | CYM1465LSD-120C |  |  |
|  | CYM1465PD-120I | PD03 | Industrial |
|  | CYM1465LPD-120I |  |  |
|  | CYM1465SD-120I | SD01 |  |
|  | CYM1465LSD-120I |  |  |
| 150 | CYM1465PD-150C | PD03 | Commercial |
|  | CYM1465LPD-150C |  |  |
|  | CYM1465SD-150C | SD01 |  |
|  | CYM1465LSD-150C |  |  |
|  | CYM1465PD-150I | PD03 | Industrial |
|  | CYM1465LPD-150I |  |  |
|  | CYM1465SD-150I | SD01 |  |
|  | CYM1465LSD-150I |  |  |

Document \#: 38-M-00036-B

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 30 ns
- Low active power
-1.9W (max.)
- JEDEC-compatible pinout
- 32-pin, 0.6-inch-wide DIP package
- TTL-compatible inputs and outputs


## Functional Description

The CYM1466 is a high-performance 4-megabit static RAM module organized as 512 K words by 8 bits. This module is constructed using four $128 \mathrm{~K} \times 8$ RAMs in ceramic leadless chip carrier packages mounted on a ceramic substrate. A decoder is used to interpret the higher-order addresses $\left(\mathrm{A}_{17}\right.$ and $\left.\mathrm{A}_{18}\right)$ and to select one of the four RAMs.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the eightinput/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) of the device is written into the memory
locationspecified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ). Reading the device is accomplished by taking chip select and output enable( $\overline{\mathrm{OE}})$ LOW while write enable remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ) will appear on the eight appropriate data input/output pins (I/O) $0_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ).
The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable is HIGH.

## Logic Block Diagram



Pin Configuration


1466-2

1466-1

## Selection Guide

|  |  | $\mathbf{1 4 6 6 - 3 0}$ | $\mathbf{1 4 6 6 - 3 5}$ | $\mathbf{1 4 6 6 - 4 5}$ | $\mathbf{1 4 6 6 - 5 5}$ | $\mathbf{1 4 6 6 - 7 0}$ | $\mathbf{1 4 6 6 - 8 5}$ | $\mathbf{1 4 6 6 - 1 0 0}$ | $\mathbf{1 4 6 6 - 1 2 0}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 30 | 35 | 45 | 55 | 70 | 85 | 100 | 120 |
| MaximumOperatingCurrent(mA) | Mil | 250 | 250 | 250 | 250 | 250 | 110 | 110 | 110 |
| MaximumStandby Current (mA) | Mil | 120 | 120 | 120 | 120 | 120 | 15 | 15 | 15 |

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired.)
Storage Temperature $\qquad$
$-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply Voltage to Ground Potential $\qquad$ -0.3 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\qquad$ 0 V to $\mathrm{V}_{\mathrm{CC}}$
DC Input Voltage $\qquad$ -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | $\begin{aligned} & 1466-30 \\ & 1466-35 \\ & 1466-45 \\ & 1466-55 \\ & 1466-70 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 1466-85 \\ 1466-100 \\ 1466-120 \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  |  |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  |  | 2.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |  |  |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $0 \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{CC}}=\text { Max., } \\ & 0 \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 250 |  | 110 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-DownCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \end{aligned}$ |  |  | 120 |  | 15 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathbf{C S}}$ <br> Power-DownCurrent | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 0.2 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \end{aligned}$ |  |  | 40 |  | 10 | mA |

## Capacitance ${ }^{[1]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 45 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 45 | pF |

Notes:

1. Tested on a sample basis.

## AC Test Loads and Waveforms



## Load Capacitor and Resistor Values

|  | $\mathbf{1 4 6 6 - 3 0}$ |  |  |
| :--- | :---: | :---: | :---: |
|  | $\mathbf{1 4 6 6 - 3 5}$ | $\mathbf{1 4 6 6 - 8 5}$ |  |
|  | $\mathbf{1 4 6 6 - 4 5}$ | $\mathbf{1 4 6 6 - 1 0 0}$ |  |
|  | $\mathbf{1 4 6 6 6 - 5 5}$ | $\mathbf{1 4 6 6 - 1 2 0}$ | Units |
| C1 | 30 | 100 | pF |
| R1 | 0.481 | 1.84 | $\mathrm{k} \Omega$ |
| R2 | 0.255 | 1.00 | $\mathrm{k} \Omega$ |

Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameters | Description | 1466-30 |  | 1466-35 |  | 1466-45 |  | 1466-55 |  | 1466-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 30 |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 30 |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 15 |  | 20 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[3]}$ |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High Z ${ }^{[3]}$ |  | 10 |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 30 |  | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 26 |  | 26 |  | 30 |  | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 26 |  | 26 |  | 30 |  | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up from Write Start | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 18 |  | 20 |  | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 12 |  | 16 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[3]}$ | 0 | 10 | 0 | 15 | 0 | 15 | 0 | 15 | 0 | 15 | ns |

Switching Characteristics Over the Operating Range ${ }^{44]}$ (continued)

| Parameters | Description | $1466-85$ |  | $1466-100$ |  | 1466-120 |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Max. | Min. | Max. | Min. | Max. | Units |  |

## READ CYCLE

| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 85 |  | 100 |  | 120 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 85 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 85 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{DOE}}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z ${ }^{[5]}$ |  | 35 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCS }}$ | $\overline{\mathrm{CS}}$ HIGH to High Z ${ }^{[3]}$ |  | 35 |  | 35 |  | 45 | ns |

WRITE CYCLE

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 85 |  | 100 |  | 120 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 55 |  | 90 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 55 |  | 90 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up from Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\mathrm{WE}}$ Pulse Width | 55 |  | 75 |  | 85 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 35 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\mathrm{WE}}$ HIGH to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High Z ${ }^{[3]}$ | 0 | 15 | 0 | 35 | 0 | 40 | ns |

Data Retention Characteristics (L Version Only)

| Parameters | Description | Test Conditions | $\begin{aligned} & 1466-30 \\ & 1466-35 \\ & 1466-45 \\ & 1466-55 \\ & 1466-70 \end{aligned}$ |  | $\begin{gathered} 1466-85 \\ 1466-100 \\ 1466-120 \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | 2.0 |  | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data RetentionCurrent | $\mathrm{V}_{\text {DR }}=3.0 \mathrm{~V}$ |  | 6000 |  | 1000 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}^{\text {[ }}}{ }^{4]}$ | Chip Deselect to Data Retention Time |  | 0 |  | 0 |  | ns |
| $\mathrm{t}^{\text {R }}{ }^{[4]}$ | Operation Recovery Time |  | $\mathrm{t}_{\text {RC }}$ |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

## Notes:

2. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and load capacitance.
3. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500$ mV from steady state voltage.
4. Guaranteed, not tested.
5. $\overline{\mathrm{WE}}$ is HIGH for the read cycle.
6. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
7. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remians in a high-impedance state.

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. $1^{[5,6]}$


1466-6

Read Cycle No. $2^{[5,7]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[8]}$


Switching Waveforms (continued) ${ }^{[8,9]}$
Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled)


## Truth Table

| Inputs |  |  |  |  |
| :--- | :---: | :---: | :--- | :--- |
| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Outputs | Mode |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 30 | CYM1466HD-30M | HD12 | Military |
|  | CYM1466LHD-30M | HD12 |  |
|  | CYM1466HD-30MB | HD12 |  |
|  | CYM1466LHD-30MB | HD12 |  |
| 35 | CYM1466HD-35M | HD12 | Military |
|  | CYM1466LHD-35M | HD12 |  |
|  | CYM1466HD-35MB | HD12 |  |
|  | CYM1466LHD-35MB | HD12 |  |
| 45 | CYM1466HD-45M | HD12 | Military |
|  | CYM1466LHD-45M | HD12 |  |
|  | CYM1466HD-45MB | HD12 |  |
|  | CYM1466LHD-45MB | HD12 |  |
| 55 | CYM1466HD-55M | HD12 | Military |
|  | CYM1466LHD-55M | HD12 |  |
|  | CYM1466HD-55MB | HD12 |  |
|  | CYM1466LHD-55MB | HD12 |  |
| 70 | CYM1466HD-70M | HD12 | Military |
|  | CYM1466LHD-70M | HD12 |  |
|  | CYM1466HD-70MB | HD12 |  |
|  | CYM1466LHD-70MB | HD12 |  |
| 85 | CYM1466HD-85M | HD12 | Military |
|  | CYM1466LHD-85M | HD12 |  |
|  | CYM1466HD-85MB | HD12 |  |
|  | CYM1466LHD-85MB | HD12 |  |
| 100 | CYM1466HD-100M | HD12 | Military |
|  | CYM1466LHD-100M | HD12 |  |
|  | CYM1466HD-100MB | HD12 |  |
|  | CYM1466LHD-100MB | HD12 |  |
| 120 | CYM1466HD-120M | HD12 | Military |
|  | CYM1466LHD-120M | HD12 |  |
|  | CYM1466HD - 120MB | HD12 |  |
|  | CYM1466LHD-120MB | HD12 |  |

Document \#: 38-M-00044-A

SEMICONDUCTOR

1024K x 8 SRAM Module 2048K x 8 SRAM Module

## Features

- High-density 8-/16-megabit SRAM modules
- High-speed CMOS SRAMs
- Access time of 85 ns
- Low active power
-605 mW (max.), 2M x 8
- Double-sided SMD technology
- TTL-compatible inputs and outputs
- Very low profile version (PF)
— Max. height of 0.205 in .
- Small footprint SIP version (PS)
-PCB layout area of $\mathbf{0 . 7 2} \mathrm{sq}$. in.
- 2 V data retention ( $L$ version)
- Compatible with CYM1460/CYM1461


## Functional Description

The CYM1471 and CYM1481 are highperformance 8 -megabit and 16-megabit static RAM modules organized as 1024 K words (1471) or 2048 K words (1481) by 8 bits. These modules are constructed from eight (1471) or sixteen (1481) $128 \mathrm{~K} \times 8$ SRAMs in plastic surface-mount packages on an epoxy laminate board with pins. Two choices of pins are available for vertical (PS) or horizontal (PF) through-hole mounting. On-board decoding selects one of the SRAMs from the high-order address lines, keeping the remaining devices in standby mode for minimum power consumption.
An active LOW write enable signal ( $\overline{\mathrm{WE}}$ ) controls the writing/reading operation of

## Logic Block Diagram



## Selection Guide

|  | CYM1471 |  |  | CYM1481 |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) | 85 | 100 | 120 | 85 | 100 | 120 |
| Maximum Operating Current (mA) | 95 | 95 | 95 | 110 | 110 | 110 |
| Maximum Standby Current (mA) | 16 | 16 | 16 | 32 | 32 | 32 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ............................ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ....... -0.3 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.3 V to +7.0 V
DC Input Voltage
-0.3 V to +7.0 V
Output Current into Outputs (LOW) $\qquad$ 20 mA

Operating Range

| Range | Ambient <br> Temperature | V $_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range



## Capacitance ${ }^{[1]}$

| Parameter | Description | Test Conditions | CYM1471 <br> Max. | CYM1481 <br> Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {INA }}$ | Input Capacitance $\left(\mathrm{A}_{0-16}, \overline{\mathrm{OE}}, \overline{\mathrm{WE}}\right)$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 75 | 125 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance $\left(\mathrm{A}_{17-20}, \overline{\mathrm{MS}}\right)$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | 25 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 95 | 165 | pF |

## Notes:

1. Tested on a sample basis.

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[2]}$

| Parameter | Description | $\begin{aligned} & 1471-85 \\ & 1481-85 \end{aligned}$ |  | $\begin{aligned} & \hline 1471-100 \\ & 1481-100 \end{aligned}$ |  | $\begin{aligned} & 1471-120 \\ & 1481-120 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 85 |  | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 85 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AMS }}$ | $\overline{\mathrm{MS}}$ LOW to Data Valid |  | 85 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{O E}$ LOW to Data Valid |  | 45 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\text { OE }} \mathrm{HIGH}$ to High $\mathrm{Z}^{[3]}$ |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZMS }}$ | $\overline{\text { MS }}$ LOW to Low $\mathrm{Z}^{[4]}$ | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {HZMS }}$ | $\overline{\text { MS }}$ HIGH to High $\mathrm{Z}^{[3,4]}$ |  | 30 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[5]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {Wc }}$ | Write Cycle Time | 85 |  | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\text {SMS }}$ | $\overline{\text { MS LOW to Write End }}$ | 75 |  | 90 |  | 100 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 75 |  | 90 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 7 |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 65 |  | 75 |  | 85 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 35 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High $\mathrm{Z}^{[3]}$ |  | 30 |  | 35 |  | 40 | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}}$ | 5 |  | 5 |  | 5 |  | ns |

Data Characteristics (L Version only)

| Parameter | Description | Test Conditions | 1471-85 |  | $\begin{aligned} & 1471-100 \\ & 1471-120 \end{aligned}$ |  | 1481-85 |  | $\begin{aligned} & 1481-100 \\ & 1481-120 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \\ & \mathrm{CS}^{2} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | 2.0 |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 400 |  | 125 |  | 800 |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[6]}$ | Chip Deselect to Data Retention Time |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[7]}$ | Operation Recovery Time |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |

Notes:
2. Test conditions assume signal transition times of $10 \mu \mathrm{~s}$ or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , output loading of 1 TTL load, and $100-\mathrm{pF}$ load capacitance.
3. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZMS}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part 9 b ) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZMS}}$ is less than ${ }^{\text {t }}$ LMMS for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{MS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. Guaranteed, not tested.
7. $t_{R C}=$ Read Cycle Time.

## Data Retention Waveform



1471-5

## Switching Waveforms

Read Cycle No. ${ }^{[8,9]}$


1471-6

Read Cycle No. $\mathbf{2}^{[9,10]}$


## Notes:

8. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{MS}}=\mathrm{V}_{\mathrm{IL}}$.
9. Address valid prior to or coincident with $\overline{\mathrm{MS}}$ transition LOW.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.

Switching Waveforms (continued)
Write Cycle No. $1^{[5,11]}$


Write Cycle No. $2^{[5,11,12]}$


Truth Table

| $\overline{\mathbf{M S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Notes:

11. Data I/O is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. If $\overline{\mathrm{MS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## CYM1471 Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 85 | CYM1471PF-85C | PF05 | Commercial |
|  | CYM1471LPF-85C |  |  |
|  | CYM1471PS-85C | PS08 |  |
|  | CYM1471LPS-85C |  |  |
| 100 | CYM1471PF-100C | PF05 | Commercial |
|  | CYM1471LPF-100C |  |  |
|  | CYM1471PS-100C | PS08 |  |
|  | CYM1471LPS-100C |  |  |
| 120 | CYM1471PF-120C | PF05 | Commercial |
|  | CYM1471LPF-120C |  |  |
|  | CYM1471PS-120C | PS08 |  |
|  | CYM1471LPS-120C |  |  |

## CYM1481 Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 85 | CYM1481PF-85C | PF04 | Commercial |
|  | CYM1481LPF-85C |  |  |
|  | CYM1481PS-85C | PS06 |  |
|  | CYM1481LPS-85C |  |  |
| 100 | CYM1481PF-100C | PF04 | Commercial |
|  | CYM1481LPF-100C |  |  |
|  | CYM1481PS-100C | PS06 |  |
|  | CYM1481LPS-100C |  |  |
| 120 | CYM1481PF-120C | PF04 | Commercial |
|  | CYM1481LPF-120C |  |  |
|  | CYM1481PS-120C | PS06 |  |
|  | CYM1481LPS-120C |  |  |

Document \#: 38-M-00041

## Features

- High-density 2-megabit SRAM module with parity
- High-speed CMOS SRAMs
-Access time of 30 ns
- Buffered address and control inputs
- Low active power
- 6.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of . 52 in .


## - Small PCB footprint

- $\mathbf{1 . 6} \mathbf{~ s q . ~ i n . ~}$


## Functional Description

The CYM1540 is a very high performance 2-megabit static RAM module organized as 256 K words by 9 bits. This module is constructed using nine $256 \mathrm{~K} x 1$ static RAMs in SOJ packages mounted on an epoxy laminate board with pins. Input buffers are provided on the address and control lines to reduce input capacitance and loading. Writing to the module is accomplished when the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the 256 K words by 9 bits. This module is con-
data input pins ( $\mathrm{DI}_{0}$ through $\mathrm{DI}_{8}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ). Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ) will appear on the appropriate data output pins ( $\mathrm{DO}_{0}$ through $\mathrm{DO}_{8}$ ).
The data output pins remain in a highimpedance state when chip select ( $\overline{\mathrm{CS}}$ ) is HIGH or when write enable (WE) is LOW.

Logic Block Diagram


Pin Configuration


Selection Guide

|  | $\mathbf{1 5 4 0 - 3 0}$ | $\mathbf{1 5 4 0 - 3 5}$ | $\mathbf{1 5 4 0 - 4 5}$ |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 45 |
| Maximum Operating Current (mA) | 1125 | 1125 | 1125 |
| Maximum Standby Current (mA) | 350 | 350 | 350 |

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature ..................... $-45^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . ........................... $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1540 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOH}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| VIHA | Input HIGH Voltage $\mathrm{A}_{0}-\mathrm{A}_{17}, \overline{\mathrm{CS}}, \overline{\mathrm{WE}}$ |  | 2.0 | 6.0 | V |
| VIHD | Input HIGH Voltage $\mathrm{DI}_{0}-\mathrm{DI} 8$ |  | 2.2 | 6.0 | V |
| VILA | Input LOW Voltage $\mathrm{A}_{0}-\mathrm{A}_{17}, \overline{\mathrm{CS}}, \overline{\mathrm{WE}}$ |  |  | 0.8 | V |
| $V_{\text {ILD }}$ | Input LOW Voltage $\mathrm{DI}_{0}-\mathrm{DI}_{8}$ |  | -0.5 | 0.8 | V |
| $V_{\text {IK }}$ | $\begin{aligned} & \text { Input Clamp Level } \\ & \mathrm{A}_{0}-\mathrm{A}_{17}, \mathrm{CS}, \mathrm{WE} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -1.2 | V |
| IIL | Input Load Current | GND $\leq \mathrm{VI} \leq \mathrm{VCC}$ | -10 | +10 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | GND $\leq \mathrm{VO} \leq \mathrm{VC}$ c ${ }^{\text {Output Disabled }}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Vcc Operating Supply Current | $\begin{aligned} & \frac{\mathrm{VCC}=\text { Max., } \mathrm{I} \text { OUT }=0 \mathrm{~mA},}{\mathrm{CS} \leq \text { VIL }^{2}} \end{aligned}$ |  | 1125 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current [1] | $\begin{array}{\|l\|} \hline \text { VCC }=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{VIH} \\ \text { Min. Duty Cycle }=100 \% \\ \hline \end{array}$ |  | 350 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} ., \overline{\mathrm{CS}} \geq \mathrm{V} \mathrm{CC}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \mathrm{VN} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 230 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 15 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during power-up, otherwise ISB will exceed values given.
2. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)


(b) $\quad 1540-3$


Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1540-30 |  | 1540-35 |  | 1540-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 30 |  | 35 |  | 45 |  | ns |
| ${ }^{\text {taA }}$ | Address to Data Valid |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 30 |  | 35 |  | 45 | ns |
| ${ }^{\text {L L }}$ LCS | $\overline{\overline{C S}}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ HZCS | $\overline{\mathrm{CS}}$ HIGH to High Z ${ }^{[4]}$ | 3 | 20 | 3 | 20 | 3 | 25 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 3 |  | 3 |  | 3 |  | ns |
| tpD | $\overline{\text { CS }}$ HIGH to Power-Down |  | 30 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[5]}$ |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 25 |  | 35 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 4 |  | 4 |  | 5 |  | ns |
| ${ }_{\text {t }}$ | Address Set-Up from Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 35 |  | ns |
| ${ }^{\text {t }}$ SD | Data Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| ${ }^{\text {thD }}$ | Data Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\text { WE }}$ HIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4]}$ | 3 | 20 | 3 | 25 | 3 | 30 | ns |

Notes:
3. Test conditions assume signal transition times of 5 ns or less, timing referencelevels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{O}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW toinitiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
9. If $\overline{C S}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the outputremains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$


CYM1540

$\qquad$
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[5,9]}$


Truth Table

| $\overline{\text { CS }}$ | $\overline{\mathbf{W E}}$ | Data In | Data Out | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | X | Data Out $0-8$ | Read |
| L | L | Data In0-8 | High Z | Write |

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CYM1540-30C | PF02 | Commercial |
|  | CYM1540-30C | PS04 |  |
| 35 | CYM1540-35C | PF02 | Commercial |
|  | CYM1540-35C | PS04 |  |
| 45 | CYM1540-45C | PF02 | Commercial |
|  | CYM1540-45C | PS04 |  |

Document \#: 38-M-00027-A

## Features

- High-density 8-megabit SRAM module plus parity
- High-speed CMOS SRAMs
-Access time of 30 ns
- Buffered address and control inputs
- Low active power
-6.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
-Max. height of 0.53 in .
- Small PCB footprint
$-1.5 \mathrm{sq} . \mathrm{in}$.


## Functional Description

The CYM1560 is a very high performance 8 -megabit static RAM module organized as $1,024 \mathrm{~K}$ words by 9 bits. This module is constructed using nine $1,024 \mathrm{~K} \times 1$ static RAMs in SOJ packages mounted on an epoxylaminate board with pins. Input buffers are provided on the address and control linesto reduce input capacitance and loading.
Writing to the module is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the data input pins ( $\mathrm{DI}_{0}$ through $\mathrm{DI}_{8}$ ) of the device is written into the memory location
specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{19}$ ). Reading the device is accomplished by taking chip select LOW while write enable remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data outputpins.
The data output pins remain in a high-impedancestate when chip select is HIGH or when write enable is LOW.

## Logic Block Diagram




## Selection Guide

|  | CYM1560-30 | CYM1560-35 | CYM1560-45 |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 30 | 35 | 45 |
| Maximum Operating Current(mA) | 1125 | 1125 | 1125 |
| Maximum Standby Current (mA) | 350 | 350 | 350 | SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$ $-45^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied $\qquad$
Supply Voltage to Ground Potential $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

$$
-0.3 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Input Voltage $\qquad$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | 1560 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{OL}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | 6.0 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -0.3 | 0.8 | V |
| $\mathrm{V}_{\text {IK }}$ | Input Clamp Level $\mathrm{A}_{0}-\mathrm{A}_{17}, \overline{\mathrm{CS}}, \overline{\mathrm{WE}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | -1.2 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ |  | 1125 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CS}} \\ & \text { Power-DownCurrent } \end{aligned}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 350 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CS}} \\ & \text { Power-DownCurrent } \end{aligned}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{MS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 230 | mA |

## Capacitance ${ }^{[2]}$

| Parameter | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 15 | pF |
| CoUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 20 | pF |

Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during power-up, otherwise ISB will exceed values given.
2. Tested on a sample basis.

## AC Test Loads and Waveforms



R
Over the Operating Range ${ }^{[3]}$
Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameter | Description | 1560-30 |  | 1560-35 |  | 1560-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[4]}$ | 2 | 20 | 2 | 20 | 2 | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 30 |  | 35 |  | 45 | ns |
| WRITECYCLE ${ }^{[5]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low Z | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW }}$ to High Z ${ }^{[4]}$ | 2 | 20 | 2 | 20 | 2 | 20 | ns |

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$, and $30-\mathrm{pF}$ load capacitance.
4. $t_{\text {HZCS }}$ and $\mathrm{t}_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.

## Switching Waveforms

Read Cycle No. $1^{[6,7]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[6,8]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[5,9]}$


Notes:
8. Address Valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | Data In | Data Out | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | X | Data <br> Out $_{0-8}$ | Read |
| L | L | Data <br> $\mathrm{In}_{0-8}$ | High Z | Write |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 30 | CYM1560PF-30C | PF06 | Commercial |
|  | CYM1560PS-30C | PS07 |  |
| 35 | CYM1560PF-35C | PF06 | Commercial |
|  | CYM1560PS-35C | PS07 |  |
| 45 | CYM1560PF-45C | PF06 | Commercial |
|  | CYM1560PS-45C | PS07 |  |

Document \#: 38-M-00043-A

CYM1610

## $16 \mathrm{~K} \times 16$ Static RAM Module

## Features

- High-density 256K-bit SRAM module
- High-speed CMOS SRAMs
-Access time of 12 ns
- Low active power
—3W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of 215 in.
- Small PCB footprint
-1.2 sq . in.
- JEDEC-defined pinout
- Independent byte select


## - 2V data retention (L version)

## Functional Description

TheCYM1610isahigh-performance 256-kbitstatic RAMmoduleorganized as 16 K words by 16 bits. This module is constructed fromfour 16Kx4SRAMs inleadlesschipcarriersmountedona ceramicsubstratewithpins.
Selecting the device is achieved by a chipselect input pin as well as two byte select pins ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ )forindependentlyselectingupper or lower byte for read orwrite operations.
Writing to the memory module is accomplishedwhen the chip select $(\overline{\mathrm{CS}})$, byte select $(\overline{\mathrm{UB}}, \overline{\mathrm{LB}})$ and write enable $(\overline{\mathrm{WE}})$ inputs
areLOW.Data on the input/outputpins of the selected byte $\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}\right.$, $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memorylocationspecifiedonthe addresspins $\left(\mathrm{A}_{0}\right.$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished bytaking chipselect $(\overline{\mathrm{CS}})$, byte select $(\overline{\mathrm{UB}}, \overline{\mathrm{LB}})$ and outputenable $(\overline{\mathrm{OE}}) \mathrm{LOW}$, while $\overline{\mathrm{WE}}$ remainsinactive orHIGH.Underthese conditions, the contentsofthe memorylocationspecified onthe addresspinswill appear on the appropriatedatainput/outputpins. The input/outputpins remain in a high-impedancestate whenchipselect $(\overline{\mathrm{CS}})$, byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) or output enable $(\overline{\mathrm{OE}})$ is HIGH, orwrite enable $(\overline{\mathrm{WE}})$ is LOW.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  |  | 1610HD-12 | 1610HD-15 | 1610HD-20 | 1610HD-25 | 1610HD-35 | 1610HD-45 | 1610HD-50 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 12 | 15 | 20 | 25 | 35 | 45 | 50 |
| Maximum Operating Current (mA) | Com'l | 550 | 550 | 330 | 330 | 330 | 330 | 330 |
|  | Mil |  | 550 | 550 | 360 | 330 | 330 | 330 |
| Maximum Standby Current (mA) | Com'l | 250 | 250 | 60 | 60 | 60 | 60 | 60 |
|  | Mil |  | 250 | 250 | 60 | 60 | 60 | 60 |

## Features

- High-density 256-kilobit SRAM module
- High-speed
-Access time of 12 ns
- 16-bit-wide organization
- Low active power
-1.8 W (max.) at 25 ns
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.5 in .
- Small PCB footprint
- 0.4 sq . in. (ceramic version)
- 0.6 sq. in. (plastic version)
- 2 V data retention (L version)


## Functional Description

The CYM1611 is a very high performance 256-kilobit static RAM module organized as 16 K words by 16 bits . The module is constructed using four 16K x 4 static RAMs mounted on a vertical substrate with pins. The vertical DIP format minimizes board spacewhile still keeping a maximum height of 0.5 in.
Writing to the memory module is accomplishedwhen the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the sixteen input/output pins ( $\mathrm{D}_{0}$ through $\mathrm{D}_{15}$ ) is written into the memory
locationspecified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).
Reading the device is accomplished by taking chip select $\overline{C S}$ and output enable ( $\overline{\mathrm{OE}}$ ) LOW while write enable (WE) remainsinactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the sixteen data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.

Logic Block Diagram


Pin Configuration


## Selection Guide

|  | $\mathbf{1 6 1 1 - 1 2}$ | $\mathbf{1 6 1 1 - 1 5}$ | $\mathbf{1 6 1 1 - 2 0}$ | $\mathbf{1 6 1 1 - 2 5}$ | $\mathbf{1 6 1 1 - 3 0}$ | $\mathbf{1 6 1 1 - 3 5}$ | $\mathbf{1 6 1 1 - 4 5}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MaximumAccess Time (ns) | 12 | 15 | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | 550 | 550 | 330 | 330 | 330 | 330 | 330 |
| Maximum Standby Current (mA) | 250 | 250 | 80 | 80 | 80 | 80 | 80 |

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Ambient Temperature with $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Maximum Ratings

(Above which the useful life may be impaired.)

| Storage Temperature $\ldots \ldots . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature with <br> Power Applied $\ldots \ldots . . . . . . . . . . . . . . ~$ <br> 10${ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Output Current into Outputs (LOW) | 20 mA |

                \(-10^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
    Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs

DC Input Voltage . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
Output Current into Outputs (LOW) ................ 20 mA

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{aligned} & 1611-12 \\ & 1611-15 \end{aligned}$ |  | $\begin{aligned} & 1611-20 \\ & 1611-25 \\ & 1611-30 \\ & 1611-35 \\ & 1611-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=-8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShortCircuitCurrent ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=$ GND |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\leq \mathrm{V}_{\mathrm{IL}}} \end{aligned}$ |  | 550 |  | 330 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{C S}$ Power-Down Current | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 250 |  | 80 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{C S}$ Power-Down Current | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  |  |  | 80 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 40 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

## Notes:

1. Not more than 1 output should be shorted at one time. Duration of 2. Tested on a sample basis. the short circuit should not exceed 30 seconds.

## AC Test Loads and Waveforms



(a)
(b) 1611.3
1611-4

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1611-12 |  | 1611-15 |  | 1611-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | CS LOW to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{O E}$ LOW to Data Valid |  | 10 |  | 10 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}^{[4]}}$ |  | 8 |  | 8 |  | 8 | ns |
| $t_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[5]}$ | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[4,5]}$ |  | 8 |  | 8 |  | 8 | ns |
| $t_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\text { CS HIGH to Power-Down }}$ |  | 12 |  | 15 |  | 20 | ns |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | CS LOW to Write End | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{SD}}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low $\mathrm{Z}^{[4]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High Z | 0 | 7 | 0 | 7 | 0 | 7 | ns |

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. ${ }^{\text {t }}$ HZOE, $\mathrm{t}_{\mathrm{HZCS}}$, and tHZWE are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
5. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than ${ }^{\text {tLZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
6. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

Switching Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | 1611-25 |  | 1611-30 |  | 1611-35 |  | 1611-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | CS LOW to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| tDOE | OE LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | OE LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | OE HIGH to High $\mathbf{Z}^{[4]}$ |  | 10 |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | CS LOW to Low $\mathrm{Z}^{[5]}$ | 5 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {HZCS }}$ | CS HIGH to High $\mathbf{Z}^{[4,5]}$ |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | CS LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 20 |  | 30 |  | 35 |  | 45 | ns |

WRITE CYCLE ${ }^{[6]}$

| $\mathbf{t}_{\text {WC }}$ | Write Cycle Time | 20 |  | 25 |  | 25 |  | 35 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | CS LOW to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 13 |  | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low Z | 0 | 7 | 0 | 12 | 0 | 12 | 0 | 15 | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High Z | 3 |  | 5 |  | 5 |  | 5 |  | ns |

Data Retention Characteristics (L Version Only)

| Parameters | Description | Test Conditions | 1611 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| V ${ }_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention of Data | $\begin{aligned} & V_{C C}=2.0 \mathrm{~V} \\ & \mathrm{CS}_{\mathrm{S}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \text { or } V_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 4 | mA |
| ${ }^{\text {t }}$ CDR | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[7]}$ |  | ns |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | 5 | $\mu \mathrm{A}$ |

## Notes:

## 7. $\mathrm{t}_{\mathrm{RC}}=$ read cycle time.

11. Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. WE is HIGH for read cycle.
13. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
14. Address valid prior to or coincident with CS transition LOW.
15. If $\overline{C S}$ goes HIGH simultaneously with $\overline{W E}$ HIGH, the output remains in a high-impedance state.

## .

## Data Retention Waveform



Switching Waveforms


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[6,11]}$


## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled) ${ }^{[6,11,12]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Inputs/ <br> Outputs | Mode |
| :--- | :--- | :--- | :--- | :--- |
| H | X | X | High $\mathbf{Z}$ | Deselect/ <br> Power-Down |
| L | L | H | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| $\begin{gathered} \text { Speed } \\ \text { (ns) } \end{gathered}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 12 | CYM1611HV-12C | HV01 | Commercial |
|  | CYM1611PV-12C | PV03 |  |
| 15 | CYM1611HV-15C | HV01 | Commercial |
|  | CYM1611PV-15C | PV03 |  |
| 20 | CYM1611HV-20C | HV01 | Commercial |
|  | CYM1611LHV-20C | HV01 |  |
|  | CYM1611PV-20C | PV03 |  |
|  | CYM1611LPV-20C | PV03 |  |
| 25 | CYM1611HV-25C | HV01 | Commercial |
|  | CYM1611LHV-25C | HV01 |  |
|  | CYM1611PV-25C | PV03 |  |
|  | CYM1611LPV-25C | PV03 |  |
| 30 | CYM1611HV-30C | HV01 | Commercial |
|  | CYM1611LHV-30C | HV01 |  |
|  | CYM1611PV-30C | PV03 |  |
|  | CYM1611LPV-30C | PV03 |  |
| 35 | CYM1611HV-35C | HV01 | Commercial |
|  | CYM1611LHV-35C | HV01 |  |
|  | CYM1611PV-35C | PV03 |  |
|  | CYM1611LPV-35C | PV03 |  |
| 45 | CYM1611HV-45C | HV01 | Commercial |
|  | CYM1611LHV-45C | HV01 |  |
|  | CYM1611PV-45C | PV03 |  |
|  | CYM1611LPV-45C | PV03 |  |

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 20 ns
- 40-pin, 0.6-inch-wide DIP package
- Low active power
-1.9W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- JEDEC-compatible pinout
- Commercial and military temperature ranges


## Functional Description

The CYM1620 is a very high performance 1-megabit static RAM module organized as 64 K words by 16 bits . The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs mounted onto a substrate. A decoder is used to interpret the higher-order address $\mathrm{A}_{15}$ and select one of the two pairs of RAMs.
Writing to the memory module is accomplished when the chip select ( $\overline{\mathrm{CS}})$, byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins of the selected byte $\left(\mathrm{I} / \mathrm{O}_{8}\right.$ through $\mathrm{I} / \mathrm{O}_{15}, \mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into
the memory location specified on the address pins ( $\mathbf{A}_{0}$ through $\mathbf{A}_{15}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ), byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) and output enable ( $\overline{\mathrm{WE}}$ ) LOW, while $\overline{\mathrm{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the memory locationspecified on the addresspinswill appear on the appropriate data input/output pins.
The input/output pins remain in a highimpedance state when chip select ( $\overline{\mathrm{CS}}$ ), byte select ( $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ ) or output enable $(\overline{\mathrm{OE}})$ is HIGH , or write enable ( $\overline{\mathrm{WE}})$ is LOW.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  |  | 1620-20 | $\mathbf{1 6 2 0 - 2 5}$ | $\mathbf{1 6 2 0 - 3 0}$ | $\mathbf{1 6 2 0 - 3 5}$ | $\mathbf{1 6 2 0 - 4 5}$ | $\mathbf{1 6 2 0 - 5 5}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 20 | 25 | 30 | 35 | 45 | 55 |
| Maximum Operating Current(mA) | Commercial | 340 | 340 | 340 | 340 | 340 | 340 |
|  | Military |  |  | 340 | 340 | 340 | 340 |
| Maximum Standby Current (mA) | Commercial | 140 | 140 | 140 | 140 | 140 | 140 |
|  | Military |  |  | 140 | 140 | 140 | 140 |

Shaded area contains preliminary information.

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $\qquad$ (Commercial) $-10^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$

$$
\text { (Military) }-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State .......................... -0.5 V to +7.0 V

Output Current into Outputs (LOW) ................. 20 mA

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 1620 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CCx} 16}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}, \mathrm{UB}, \text { and } \mathrm{LB}= \\ & =\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 340 | mA |
| $\mathrm{I}_{\mathrm{CCx} 8}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I} \text { out }=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{UB} \text { or } \mathrm{LB}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 200 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{C S}$ Power-Down Current ${ }^{2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 140 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40 | pF |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the de-
3. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{\text {CC }}$ power-up, otherwise $I_{\text {SB }}$ will exceed values given.

## AC Test Loads and Waveforms

3. Tested on a sample basis.


Equivalent to: THEVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1620-20 |  | 1620-25 |  | 1620-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{O E}$ LOW to Data Valid |  | 10 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HzOE}}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 10 |  | 10 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[5]}$ | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\text { CS HIGH }}$ to High $\mathrm{Z}^{5,6]}$ |  | 20 |  | 20 |  | 20 | ns |
| WRITECYCLE ${ }^{\text {[7] }}$ |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS LOW to Write End }}$ | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 12 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low ${ }^{\text {[ }}$ [ $]$ | 0 |  | 0 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE LOW }}$ to High $\mathrm{Z}^{[5,6]}$ | 0 | 8 | 0 | 10 | 0 | 15 | ns |


| Parameters | Description | 1620-35 |  | 1620-45 |  | 1620-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from AddressChange | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS LOW to Data Valid }}$ |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OEL LOW to Data Valid }}$ |  | 18 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 20 |  | 20 |  | 25 | ns |
| t LZCS | $\overline{\text { CS LOW to Low }}{ }^{[5]}$ | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 20 |  | 20 |  | 25 | ns |
| WRITECYCLE ${ }^{\text {7] }}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS LOW to Write End }}$ | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 5 |  | 5 |  | 5 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 25 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low ${ }^{(5]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High ${ }^{\text {[ }}$, 6] | 0 | 15 | 0 | 15 | 0 | 25 | ns |

## Switching Waveforms ${ }^{[10]}$

Read Cycle No. $1^{[8,9]}$


Read Cycle No. ${ }^{[8,10]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[7,11]}$


## Notes:

4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{IOL}_{\mathrm{O}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZcs }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
6. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be reference to the rising edge of the signal that terminates the write
8. WE is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with CS transition LOW.
11. Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\mathrm{OE}=\mathrm{V}_{\mathrm{IH}}$.
12. If CS goes HIGH simultaneously with $\overline{\text { WE }} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,8,12]}$


## Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{U B}}$ | $\overline{\mathbf{L B}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Inputs/ <br> Outputs | Mode |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| H | X | X | $\mathbf{X}$ | X | High Z | Deselect/ <br> Power-Down |
| L | H | H | X | X | High Z | Deselect/ <br> Power-Down |
| L | L | L | L | H | Data Out $0-15$ | Read |
| L | H | L | L | H | ${\text { Data } \text { In }_{0-7}}^{\text {Read Lower Byte }}$ |  |
| L | L | H | L | H | Data Out $_{8-15}$ | Read Upper Byte |
| L | L | L | X | L | ${\text { Data } \text { In }_{0-15}}^{\text {Write }}$ |  |
| L | H | L | X | L | Data In $0_{0-7}$ | Write Lower Byte |
| L | L | H | X | L | Data In $8-15$ | Write Upper Byte |
| L | L | L | H | H | High Z | Deselect |
| L | H | L | H | H | High Z | Deselect |
| L | L | H | H | H | High Z | Deselect |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 20 | CYM1620PD-20C | PD04 | Commercial |
| 25 | CYM1620PD-25C | PD04 | Commercial |
|  | CYM1620HD-25C | HD03 |  |
| 30 | CYM1620PD-30C | PD04 | Commercial |
|  | CYM1620HD-30C | HD03 |  |
|  | CYM1620PD-35C | PD04 | Commercial |
|  | CYM1620HD-35C | HD03 |  |
|  | CYM1620HD-35MB | HD03 | Military |
| 45 | CYM1620PD-45C | PD04 | Commercial |
|  | CYM1620HD-45C | HD03 |  |
|  | CYM1620HD-45MB | HD03 | Military |
| 55 | CYM1620PD-55C | PD04 | Commercial |
|  | CYM1620HD-55C | HD03 |  |
|  | CYM1620HD-55MB | HD03 | Military |

Document \#: 38-M-00008-C

This is an abbreviated datasheet. Contact a Cypress representative for complete specifications.

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 20 ns
- Customer configurable
-x4, x8, x16
- Low active power
-6.8W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of 270 in .
- Small PCB footprint
-2 sq. in.
- 2V data retention (L version)


## Functional Description

TheCYM1621 is a high-performance 1-megabitstaticRAMmoduleorganizedas 64 K words by 16 bits . This module is constructed from sixteen 64 Kx 1 SRAMsin leadlesschipcarriersmountedonaceramic substratewith pins. Fourseparate $\overline{\mathrm{CS}}$ pins are used to control each 4 -bit nibble of the 16 -bit word. This feature permits the user to configure this module as either $256 \mathrm{~K} \times 4,128 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 16$ organizationthroughexternal decoding andappropriatepairing of the outputs.
Writing to the device is accomplishedwhen the chipselect ( $\overline{\mathrm{CS}}_{\mathrm{xx}}$ ) and write
enable ( $\overline{\mathrm{WE}})$ inputs are both LOW. Data on the datalines $\left(\mathrm{D}_{\mathrm{x}}\right)$ is written into the memorylocation specified on the addresspins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

# 64K x 16 Static RAM Module 

Reading the device is accomplishedbytaking the chip select $\left(\overline{\mathrm{CS}}_{\mathrm{xx}}\right)$ LOW, while write enable ( $\overline{\mathrm{WE}}$ )remainsHIGH.Underthese conditions the contents of the memorylocation specifiedon the address pinswill appear on the datalines $\left(\mathrm{D}_{\mathbf{x}}\right)$.
The dataoutput is in the high-impedance statewhen chipenable $\left(\overline{\mathrm{CS}}_{\mathrm{xx}}\right)$ is HIGH or write enable ( $\overline{\mathrm{WE}}$ ) is LOW.
Power is consumed ineach 4-bit nibble only when the appropriate $\overline{\mathrm{CS}}$ is enabled, thus reducing power inthe $x 4$ or $x 8$ mode.

## Logic Block Diagram



Pin Configuration

|  | $\begin{aligned} & \text { DIP } \\ & \text { Top View } \end{aligned}$ |  |
| :---: | :---: | :---: |
| GND $\square_{1}$ | 40 | $\square \mathrm{Vcc}$ |
| $\mathrm{D}_{15} \square^{2}$ | 39 | ص. $\mathrm{D}_{11}$ |
| $\overline{C S}_{12-15}{ }^{3}$ | 38 | $\square \overline{\mathrm{CS}}_{8-11}$ |
| $\mathrm{D}_{4} \square^{4}$ | 37 | $\square \mathrm{D}_{0}$ |
| $\overline{\text { WE }}$ | 36 | $\square A_{0}$ |
| $\mathrm{A}_{1} \square^{6}$ | 35 | $\square \mathrm{A}_{13}$ |
| $\mathrm{D}_{14} \square^{7}$ | 34 | ص $\mathrm{D}_{10}$ |
| $\mathrm{A}_{2} \square^{8}$ | 33 | ص $\mathrm{A}_{12}$ |
| $\mathrm{D}_{5} \square^{9}$ | 32 | $\square \mathrm{D}_{1}$ |
| $\mathrm{A}_{3} \mathrm{C}_{10}$ | 31 | ص $A_{11}$ |
| $\mathrm{A}_{4} \mathrm{C}_{11}$ | 30 | ص $\mathrm{A}_{10}$ |
| $\mathrm{D}_{13} \square_{12}$ | 29 | $\square \mathrm{D}_{9}$ |
| $\mathrm{A}_{5} \square_{13}$ | 28 | $\square \mathrm{A}_{9}$ |
| $\mathrm{D}_{6} \mathrm{C}_{1}^{14}$ | 27 | $\square \mathrm{D}_{2}$ |
| $\mathrm{A}_{6} \square^{15}$ | 26 | $\square \mathrm{A}_{8}$ |
| $\mathrm{A}_{14} \square^{16}$ | 25 | $\square A_{7}$ |
| $\mathrm{D}_{12} \square_{17}$ | 24 | $\square \mathrm{D}_{8}$ |
| $\overline{\mathrm{CS}}_{4-7} \mathrm{C}_{18}$ | 23 | $\square \mathrm{CS}_{0-3}$ |
| $\mathrm{D}_{7} \square_{19}^{19}$ | 22 | $\mathrm{D}_{3}$ |
| $\mathrm{A}_{15} \square^{20}$ | 21 | GND |

## Selection Guide

|  |  | $\mathbf{1 6 2 1 - 2 0}$ | $\mathbf{1 6 2 1 - 2 5}$ | $\mathbf{1 6 2 1 - 3 0}$ | $\mathbf{1 6 2 1 - 3 5}$ | $\mathbf{1 6 2 1 - 4 5}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current(mA) | Commercial | 1250 | 1250 | 1250 | 1250 | 1250 |
|  | Military |  | 1250 | 1250 | 1250 | 1250 |
| Maximum Standby Current (mA) | Commercial | 320 | 320 | 320 | 320 | 320 |
|  | Military |  | 320 | 320 | 320 | 320 |

## 64K x 16 Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of $25 \mathbf{n s}$
- Low active power
-2.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Pinout compatible with CYM1611 and CYM1624
- Low profile
— Max. height of .50 in
- Small PCB footprint
-0.5 sq . in. (ceramic)
-0.68 sq. in. (FR4)


## Functional Description

The CYM1622 is a very high performance 1-megabit static RAM module organized as 64 K words by 16 bits . The module is constructed using four $64 \mathrm{~K} \times 4$ static RAMs mounted onto a vertical substrate with pins. The pinout of this module is compatible with two other Cypress modules (CYM1611 and CYM1624) to maximize system flexibility.
Writing to the memory module is accomplishedwhen the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the sixteen input/output pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\mathrm{I} / \mathrm{O}_{15}$ ) of the device is written into
the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remainsinactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.
The input/output pins remain in a highimpedance state unless the module is selected, outputs are enabled, and write enable ( $\overline{\mathrm{WE}}$ ) is HIGH.

## Logic Block Diagram



1622-1

Pin Configuration


Selection Guide

|  | $\mathbf{1 6 2 2 - 2 5}$ | $\mathbf{1 6 2 2 - 3 0}$ | $\mathbf{1 6 2 2 - 3 5}$ | $\mathbf{1 6 2 2 - 4 5}$ |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time(ns) | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | 400 | 400 | 400 | 400 |
| Maximum Standby Current (mA) | 140 | 140 | 140 | $\mathbf{1 4 0}$ |

## Maximum Ratings

(Above which the useful life may be impaired.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $\qquad$ $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots .$.
Output Current into Outputs (LOW) $\qquad$ 20 mA

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1622 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \text { Iout }=0 \mathrm{~mA}, \\ & \mathrm{CS} \leq \mathrm{V}_{\text {IL }} \end{aligned}$ |  | 400 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max.; } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 140 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\text { CS }}$ Power-Down Current Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

Notes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns . 2. Tested on a sample basis.

## AC Test Loads and Waveforms


JIG AND
SCOPE


SCOPE

(a)
(b) 1622-3
1622-4

Equivalent to: THÉVENIN EQUIVALENT


## Switching Characteristics Over the Operating Range ${ }^{[3]}$

|  | Description | 1622-25 |  | 1622-30 |  | 1622-35 |  | 1622-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS LOW }}$ to Data Valid | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH }}$ to High Z |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High ${ }^{[4]}$ |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 | 25 | 0 | 30 | 0 | 35 | 0 | 45 | ns |
| $t_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 25 |  | 30 |  | 35 |  | 45 | ns |

WRITE CYCLE ${ }^{[5]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low Z }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High } \mathrm{Z}^{[4]}}$ | 0 | 15 | 0 | 15 | 0 | 15 | 0 | 20 | ns |

Notes:
3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of ACTest Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be reference to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\mathrm{CS}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{Cs}}$ transition LOW.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms

Read Cycle No. ${ }^{[6,7]}$


Switching Waveforms (continued)
Read Cycle No. ${ }^{[6,8]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[5,9]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Inputs/Outputs | Mode |
| :--- | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power- <br> Down |
| L | L | H | Data Out | Read |
| L | X | L | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 25 | CYM1622HV-25C | HV03 | Commercial |
|  | CYM1622PV-25C | PV04 |  |
| 30 | CYM1622HV-30C | HV03 | Commercial |
|  | CYM1622PV-30C | PV04 |  |
| 33 | CYM1622HV-35C | HV03 | Commercial |
|  | CYM1622PV-35C | PV04 |  |
| 45 | CYM1622HV-45C | HV03 | Commercial |
|  | CYM1622PV-45C | PV04 |  |

Document \#: 38-M-00001-B

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 25 ns
- Low active power
- 2.75W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Pin layout compatible with CYM1611 and CYM1622
- Low profile
- Max. height of .54 in .
- Small PCB footprint
-0.7 sq. in.


## Functional Description

The CYM1624 is a very high performance 1-megabit static RAM module organized as 64 K words by 16 bits. This module is constructed using four 64 Kx 4 static RAMs in SOJ packages mounted on an epoxy laminate board with pins. The pinout of this module is compatible with two other Cypress modules (CYM1611 and CYM1622) to maximize system flexibility. Writing to the module is accomplished when the chip select (CE) and write enable (WE) inputs are both LOW. Data on the sixteen input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ) of the device is written into the
memory location specified on the address pins ( $A_{0}$ through $A_{15}$ ).
Reading the device is accomplished by taking chip select (CS) LOW, while write enable (WE) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ) will appear on the appropriate data input/output pins ( $/ \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ).
The data input/output pins remain in a high-impedance state when chip select (CS) is HIGH or when write enable (WE) is LOW.

## Selection Guide

|  | $\mathbf{1 6 2 4 - 2 5}$ | $\mathbf{1 6 2 4 - 3 5}$ | $\mathbf{1 6 2 4 - 4 5}$ |
| :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 |
| Maximum Operating Current $(\mathrm{mA})$ | 500 | 500 | 500 |
| Maximum Standby Current $(\mathrm{mA})$ | 160 | 160 | 160 |

## Operating Range

| Range | Ambient <br> Temperature | VCC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$
Ambient Temperature with
Power Applied ............................ $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1624 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{ILL}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| VIL | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| IIX | Input Load Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -20 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\leq \mathrm{V}_{\mathrm{IL}}} \end{aligned}$ |  | 500 | mA |
| ISB1 | Automatic $\overline{C S}$ <br> Power-Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \\ & \hline \end{aligned}$ |  | 160 | mA |
| ISB2 | Automatic CS <br> Power-Down Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}_{\mathrm{I}}, \mathrm{CS} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 80 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |

Notes:

1. $\quad \mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. Tested on a sample basis.

## AC Test Loads and Waveforms


(a)

(b) $1624 \cdot 3$


1624-4

Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1624-25 |  | 1624-35 |  | 1624-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| ${ }^{\text {L }}$ LZCS | $\overline{\text { CS }}$ LOW to Low Z | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[4]}$ |  | 15 |  | 25 |  | 30 | ns |
| $t_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to Power-Down |  | 25 |  | 35 |  | 45 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| ${ }^{\text {tw }}$ C | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 20 |  | 30 |  | 35 |  | ns |
| ${ }_{\text {taw }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | ns |
| tha | Address Hold from Write End | 3 |  | 5 |  | 5 |  | ns |
| ${ }_{\text {tSA }}$ | Address Set-Up from Write Start | 2 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 35 |  | ns |
| ${ }_{\text {t }}{ }^{\text {d }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 3 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {t }}$ LZWE | $\overline{\mathrm{WE}}$ HIGH to Low Z | 3 |  | 3 |  | 2 |  | ns |
| ${ }^{\text {t }} \mathrm{HZW}$ | $\overline{\text { WE LOW to High } \mathrm{Z}^{[4]}}$ | 0 | 15 | 0 | 15 | 0 | 15 | ns |

## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing referencelevels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured +500 mV from steady state voltage.
5. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W}$ LOW. Both signals must be LOW to initiate awrite and
either signal can terminate a write by goingHIGH. The data inputsetup and hold timing should be referenced to the rising edge of the signal that terminates the write.
6. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
7. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
8. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
9. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the outputremains in a high-impedance state.

## Switching Waveforms

Read Cycle No. $1{ }^{[6,7]}$


Read Cycle No. $2^{[6,8]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[5]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[5,9]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | X | High Z | Deselect Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1624PV-25C | PV01 | Commercial |
| 35 | CYM1624PV-35C | PV01 | Commercial |
| 45 | CYM1624PV-45C | PV01 | Commercial |

Document \#: 38-M-00028

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 25 ns
- Customer configurable
-x4, x8, x16
- Low active power
- 10W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of .300 in .


## - Small PCB footprint

-2.2 sq . in.

## Functional Description

The CYM1641 is a high-performance 4-megabit static RAM module organized as 256 K words by 16 bits. This module is constructedfrom sixteen $256 \mathrm{~K} \times 1$ SRAMs in leadless chip carriers mounted on a ceramic substrate with pins. Four separate $\overline{\mathrm{CS}}$ pins are used to control each 4-bit nibble of the 16 -bit word. This feature permits the user to configure this module as either $1 \mathrm{M} \times 4,512 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 16$ organization throughexternaldecodingandappropriate pairing of the outputs.
Writingto the device is accomplished when the chip select ( $\overline{\mathrm{CS}}_{\mathrm{XX}}$ ) and write enable ( $\overline{\mathrm{WE}}_{\mathrm{U}, \mathrm{L}}$ ) inputs are both LOW. Data on
the data lines $\left(\mathrm{D}_{\mathrm{X}}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Readingthe device is accomplished by taking the chip select ( $\overline{\mathrm{CS}}_{\mathrm{XX}}$ ) LOW, while writeenable ( $\overline{W E}_{U, L}$ ) remainsHIGH.Under these conditions the contents of the memory location specified on the address pins will appear on the data lines ( $\mathrm{D}_{\mathrm{X}}$ ).
The data output is in the high-impedance state when chip enable ( $\overline{\mathrm{CS}}_{\mathrm{XX}}$ ) is HIGH or write enable ( $\overline{W E}_{U, L}$ ) is LOW.
Power is consumed in each 4-bit nibble only when the appropriate $\overline{\mathrm{CS}}$ is enabled, thus reducing power in the x 4 or x 8 mode.

## Logic Block Diagram




Pin Configuration

## Selection Guide

|  |  | $\mathbf{1 6 4 1 - 2 5}$ | $\mathbf{1 6 4 1 - 3 0}$ | $\mathbf{1 6 4 1 - 3 5}$ | $\mathbf{1 6 4 1 - 4 5}$ | $\mathbf{1 6 4 1 - 5 5}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| MaximumAccess Time(ns) | 25 | 30 | 35 | 45 | 55 |  |
| MaximumOperating <br> Current $(\mathrm{mA})$ | Commercial | 1800 | 1800 | 1800 | 1800 | 1800 |
|  | Military |  |  | 1800 | 1800 | 1800 |
|  | Commercial | 560 | 560 | 560 | 560 | 560 |
|  | Military |  |  | 560 | 560 | 560 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
-0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V

Output Current into Outputs (LOW)
20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  |  | CYM1641 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. | $\mathrm{I}_{\mathrm{OL}}=12.0 \mathrm{~mA}$ | Com'l |  | 0.4 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | Mil |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -80 | +80 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCx} 16}$ | VCC Operating Supply Current by 16 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}_{\mathrm{I}}, \mathrm{I} \text { IOUT }=0 \mathrm{~mA} \\ & \mathrm{CS} \end{aligned}$ |  |  |  | 1800 | mA |
| $\mathrm{I}_{\mathrm{CCx} 8}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 8 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} .,, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{CS} \end{aligned}$ |  |  |  | 950 | mA |
| $\mathrm{I}_{\mathrm{CCx} 4}$ | $V_{C C}$ Operating Supply Current by 4 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}_{\mathrm{I}}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{XX}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  | 720 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{2]}$ | $\begin{aligned} & \text { Max. } \text { VCC, }_{\text {CS }} \times \mathrm{Xx} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  |  |  | 560 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CS <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Mas. } V_{C C}, \overline{C S}_{X X} \geq V_{C C}-0.2 \mathrm{~V} \\ & V_{\text {IN }} \geq V_{C C}-0.2 \mathrm{~V} \text { or } V_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  |  |  | 320 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| C INA | Input Capacitance $\left(\mathrm{A}_{0}-\mathrm{A}_{17}, \overline{\mathrm{CS}}, \overline{\mathrm{WE}}\right)$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 150 | pF |
| $\mathrm{V}_{\mathrm{INB}}=5.0 \mathrm{~V}$ |  | 30 | pF |  |
| COUT | Input Capacitance $\left(\mathrm{D}_{0}-\mathrm{D}_{15}\right)$ |  | 30 | pF |

## Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CS input is required to keep the device deselected during $V_{\text {CC }}$ power-up, otherwise $I_{\text {SB }}$ will exceed values given.
3. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms


(b)


1641-4

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1641-25 |  | 1641-30 |  | 1641-35 |  | 1641-45 |  | 1641-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | CS LOW to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[5]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzCS }}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 15 |  | 20 |  | 20 |  | 25 |  | 25 | ns |
| $t_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CS HIGH to Power Down }}$ |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ WC | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| ${ }^{\text {t }}$ Scs | $\overline{\text { CS LOW }}$ to Write End | 20 |  | 25 |  | 30 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| trwe | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | 30 |  | 30 |  | ns |
| ${ }^{\text {tSD }}$ | Data Set-Up to Write End | 15 |  | 17 |  | 17 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low $\mathrm{Z}^{[5]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 20 | 0 | 20 | 0 | 25 | 0 | 25 | 0 | 25 | ns |

## Notes:

4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OV}} \mathrm{I}_{\mathrm{OH}}$ and 30 -pF load capacitance.
5. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZCS }}$ for any given device.
6. ${ }_{\mathrm{t}}^{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of ACTest Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. The internal write time of the memory is defined by the overlap of $\overline{C S}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## CYM1641

## Switching Waveforms



Write Cycle No. $1\left(\overline{\mathrm{WE}}\right.$ Controlled) ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,10]}$


## Notes:

8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
10. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Truth Table

| $\overline{\text { CSXX }}_{\mathbf{X X}}$ | $\overline{\mathbf{W E}}_{\mathbf{n}}$ | Input/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 25 | CYM1641HD-25C | HD05 | Commercial |
| 30 | CYM1641HD-30C | HD05 | Commercial |
| 35 | CYM1641HD-35C | HD05 | Commercial |
|  | CYM1641HD-35MB | HD05 | Military |
| 45 | CYM1641HD-45C | HD05 | Commercial |
|  | CYM1641HD-45MB | HD05 | Military |
| 55 | CYM1641HD-55C | HD05 | Commercial |
|  | CYM1641HD-55MB | HD05 | Military |

Document \#: 38-M-00013-B

## Features

- High-density 768-kilobit SRAM module
- High-speed CMOS SRAMs
-Access time of 15 ns
- 56-pin, 0.5-inch-high ZIP package
- Low active power
$-1.8 W$ (max. for $\mathrm{t}_{\mathrm{AA}}=25 \mathrm{~ns}$ )
- SMD technology
- TTL-compatible inputs and outputs
- Commercial temperature range
- Small PCB footprint
-0.66 sq. in.


## Functional Description

The CYM1720 is a high-performance 768-kilobit static RAM module organized as 32 K words by 24 bits. This module is constructed using three $32 \mathrm{~K} \times 8$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins.
Writingto the device is accomplished when the chip select $(\overline{\mathrm{CS}})$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/ output pins ( $\mathrm{I} / \mathrm{O}_{0}$ thorugh $\mathrm{I} / \mathrm{O}_{23}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through A14).

Readingthe device is accomplished by taking the chip select $(\overline{\mathrm{CS}})$ and output enable ( $\overline{\mathrm{OE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remainsHIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the input/outputpins.
The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable is HIGH.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  | $\mathbf{1 7 2 0 - 1 5}$ | $\mathbf{1 7 2 0 - 2 0}$ | $\mathbf{1 7 2 0 - 2 5}$ | $\mathbf{1 7 2 0 - 3 0}$ | $\mathbf{1 7 2 0 - 3 5}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 20 | 25 | 30 | 35 |
| Maximum Operating Current (mA) | 450 | 450 | 330 | 330 | 330 |
| Maximum Standby Current (mA) | 120 | 120 | 60 | 60 | 60 |

[^60]
## 

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\qquad$ $\ldots . . .-0.5 \mathrm{~V}$ to +7.0 V

DC Input Voltage -0.5 V to +7.0 V
Operating Range

| Range | Ambient <br> Temperature | VCC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | CM120-15.20) |  | CYM1720-25,30,35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min\%. | Mav. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{IOH}=-4.0 \mathrm{~mA}$ | 24 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOL}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | \%\% | Vece | 2.2 | $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | \#0S" | 088 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | 20\% | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled | \#10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Vcc Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., Iout }=0 \mathrm{~mA} \\ & \mathrm{CS} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 450 |  | 330 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[1]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$, <br> Min. Duty Cycle $=100 \%$ |  | 120 |  | 60 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } V_{C C}, \overline{C S} \geq V_{C C}-0.2 V \\ & V_{\text {IN }} \geq V_{C C}-0.2 V_{\text {or }} V_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  |  |  | 60 | mA |

Shaded area contains preliminary information

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 35 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |

## Notes:

1. A pull-up resistor to $V_{C C}$ on the $\overline{C S}$ input is required to keep the device deselected during $V_{\text {CC }}$ power-up, otherwise $I_{S B}$ will exceed values given.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1720 . 15 |  | 1720 - 20 |  | 1720-25 |  | 1720-30 |  | 1720-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Min: | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 1 l |  | 20 |  | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| toha | Output Hold from Address Change | 4 |  | 4 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | CS LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| tobe | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 8 |  | 10 |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{O E}$ LOW to Low Z | \% |  | 0 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | OE HIGH to High Z |  | \% |  | 8 |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low ${ }^{[4]}$ | 0 |  | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | CS HIGH to High $\mathrm{Z}^{[4,5]}$ |  | 10 |  | 15 |  | 10 |  | 15 |  | 15 | ns |
| $t_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | \% |  | O |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CS }} \mathrm{HIGH}$ to Power Down |  | 15 |  | 20 |  | 25 |  | 25 |  | 30 | ns |

WRITE CYCLE ${ }^{[6]}$

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 15 |  | 20 |  | 25 |  | 30 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 12 |  | 15 |  | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 12 |  | 15 |  | 22 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | \#, |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | , |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 1§ |  | 20 |  | 23 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | \#, |  | 8 |  | 13 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | , |  | ${ }^{2}$ |  | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE HIGH }}$ to Low $\mathrm{Z}^{[4]}$ | ${ }^{3}$ |  | 3 |  | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High $\mathrm{Z}^{[4,5]}$ | 0 | ${ }^{6}$ | 0 | 8 | 0 | 10 | 0 | 10 | 0 | 15 | ns |

Shaded area contains preliminary information

## Notes:

3. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZCS }}$ for any given device.
5. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCS}}$, and $\mathrm{t}_{\text {LZCE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms



Read Cycle No. $2^{[7,9]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[6,10]}$


## Notes:

7. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
8. Device is continuously selected, $\overline{C S}=V_{I L}$ and $\overline{O E}=V_{I L}$.
9. Address valid prior to or coincident with ©S transition LOW.
10. Data $I / O$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
11. If $\overline{C S}$ goes HIGH simultaneously with $\overline{W E}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 (CS Controlled) ${ }^{[6,10,11]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

Document \#: 38-M-00021-A

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 15 | CYM1720PZ-15C | PZ05 | Commercial |
| 20 | CYM1720PZ-20C | PZ05 | Commercial |
| 25 | CYM1720PZ-25C | PZO5 | Commercial |
| 30 | CYM1720PZ-30C | PZ05 | Commercial |
| 35 | CYM1720PZ-35C | PZ05 | Commercial |

## Features

- High-density 1.5M SRAM module
- High-speed CMOS SRAMs
-Access time of $25 \mathbf{n s}$
- 56-pin, 0.5-inch-high ZIP package
- Low active power
$-2.8 W$ (max. for $t_{A A}=25 \mathrm{~ns}$ )
- SMD technology
- TTL-compatible inputs and outputs
- Commercial temperature range
- Small PCB footprint
-1.05 sq . in.


## Functional Description

The CYM1730 is a high-performance 1.5 M static RAM module organized as 64 K words by 24 bits. This module is constructed using six $32 \mathrm{~K} \times 8$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CS}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/ output pins ( $\mathrm{I} / \mathrm{O}_{0}$ thorugh $\mathrm{I} / \mathrm{O}_{23}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

Reading the device is accomplished by taking the chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW while write enable ( $\overline{\mathrm{WE}}$ ) remainsHIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the input/outputpins.
The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable is HIGH.


## Selection Guide

|  | $\mathbf{1 7 3 0} \mathbf{- 2 5}$ | $\mathbf{1 7 3 0} \mathbf{- 3 0}$ | $\mathbf{1 7 3 0} \mathbf{- 3 5}$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 30 | 35 |
| Maximum Operating Current (mA) | 510 | 510 | 510 |
| Maximum Standby Current (mA) | 180 | 180 | 180 |

Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Ambient Temperature with
Power Applied ......................... $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
DC Input Voltage -0.5 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

DC Voltage Applied to Outputs
in High Z State $\qquad$
Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{IOL}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{o}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \overline{\mathrm{CS}} \leq \mathrm{V}_{\text {IL }}$ |  | 510 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 180 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } V_{C C}, \overline{C S} \geq V_{C C}-0.2 V \\ & V_{\text {IN }} \geq V_{C C}-0.2 V \text { or } V_{\text {IN }} \leq 0.2 V \end{aligned}$ |  | 180 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 50 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 20 | pF |

Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CS input is required to keep the de-
2. Tested on a sample basis. vice deselected during $\mathrm{V}_{\text {CC }}$ power-up, otherwise $\mathrm{I}_{\text {SB }}$ will exceed values given.

## AC Test Loads and Waveforms


(a)

(b)
Equivalent to:

| THÉVENIN EQUIVALENT 167 $\Omega$ |
| :---: |
|  |  |
|  |

Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1730-25 |  | 1730-30 |  | 1730-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | ns |
| $t_{\text {AA }}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $t_{\text {DOE }}$ | $\overline{O E}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $t_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | OE HIGH to High Z |  | 10 |  | 15 |  | 20 | ns |
| tizcs | CS LOW to Low $\mathbf{Z}^{[4]}$ | 5 |  | 5 |  | 5 |  | ns |
| thzCs | $\overline{\text { CS HIGH }}$ to High $\mathrm{Z}^{[4,5]}$ |  | 10 |  | 15 |  | 15 | ns |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |  |  |
| $t_{\text {Wc }}$ | Write Cycle Time | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | ns |
| $t_{\text {AW }}$ | Address Set-Up to Write End | 22 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 23 |  | 25 |  | ns |
| ${ }_{\text {t }}{ }^{\text {d }}$ | Data Set-Up to Write End | 13 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low ${ }^{[4]}$ | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High $\mathbf{Z}^{[4,5]}$ | 0 | 10 | 0 | 10 | 0 | 15 | ns |

## Notes:

3. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage condition, thZCs is less than $t_{\text {LZCS }}$ for any given device.
5. $t^{\text {HZOE }}, \mathrm{t}_{\mathrm{HZCS}}$, and $\mathrm{t}_{\mathrm{LZCE}}{ }^{\text {are specified with }} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. $1^{[7,8]}$


Read Cycle No. $2^{[7,9]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[6,10]}$


Notes:
7. WE is HIGH for read cycle.
8. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
9. Address valid prior to or coincident with CS transition LOW.
10. Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
11. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[6,10,11]}$


Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | $\mathbf{X}$ | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read Word |
| L | L | X | Data In | Write Word |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1730PZ-25C | PZ07 | Commercial |
| 30 | CYM1730PZ-30C | PZ07 | Commercial |
| 35 | CYM1730PZ-35C | PZ07 | Commercial |

[^61]
## Features

- High-density 512-kbit SRAM module
- High-speed CMOS SRAMs
-Access time of 12 ns
- Low active power - 4W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of .50 in .
- Small PCB footprint
-1.0 sq . in.
- JEDEC-compatible pinout
- 2 V data retention (L version)
- SIMM version socket-compatible with CYM1831 and CYM1841


## Functional Description

The CYM1821 is a high-performance 512-Kbit static RAM module organized as 16 K words by 32 bits. This module is constructed from eight 16K x 4 SRAM SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $\left(\overline{\mathrm{CS}}_{1}\right.$, $\overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$, and $\overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins $\left(\mathrm{I} / \mathrm{O}_{\mathrm{X}}\right)$ is written into the memory locationspecified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{13}$ ).


1821-1

## Pin Configuration

ZIP
Top View


## Selection Guide

|  | $\mathbf{1 8 2 1 - 1 2}$ | $\mathbf{1 8 2 1 - 1 5}$ | $\mathbf{1 8 2 1 - 2 0}$ | $\mathbf{1 8 2 1 - 2 5}$ | $\mathbf{1 8 2 1 - 3 5}$ | $\mathbf{1 8 2 1 - 4 5}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | $\mathbf{1 2}$ | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current $(\mathrm{mA})$ | 960 | 960 | 720 | 720 | 720 | 720 |
| Maximum Standby Current $(\mathrm{mA})$ | 450 | 450 | 160 | 160 | 160 | 160 |


| Maximum Ratings <br> (Above which the useful life may be impaired.) |  |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Temperaturewith Power Applied | $10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential. | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Output Current into Outputs (LOW) | ......... 20 mA |

(Above which the useful life may be impaired.)
Storage Temperature $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
$10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs

Output Current into Outputs (LOW) ................. 20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{aligned} & 1821-12 \\ & 1821-15 \end{aligned}$ |  | $\begin{aligned} & \hline 1821-20 \\ & 1821-25 \\ & 1821-35 \\ & 1821-45 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOL}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 960 |  | 720 | mA |
| IISB1 | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 450 |  | 160 | mA |
| $\mathrm{I}_{\text {ISB2 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 160 |  | 160 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {INA }}$ | Input Capacitance $(\mathrm{ADDR}, \mathrm{OE}, \mathrm{WE})$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 70 | pF |
| $\mathrm{C}_{\text {INB }}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 35 | pF |
| Cnnt |  | 20 | pF |  |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
3. Tested on a sample basis.

## AC Test Loads and Waveforms

OUTPUT O——
(a)

(b) 1821-3
(b) 1821-3

1821-4
SCOPE

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1821-12 |  | 1821-15 |  | 1821-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 10 |  | 10 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 2 |  | 2 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HzOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 8 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[5]}$ | 3 |  | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCS }}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 8 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to Power-Down |  | 12 |  | 15 |  | 20 | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 10 |  | 12 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[5]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 7 | 0 | 7 | 0 | 7 | ns |

Notes:
4. Test conditions assume signal transition times of 5 ns or less, timing referencelevels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
6. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be reference to the rising edge of the signal that terminates the write.

Switching Characteristics Over the Operating Range ${ }^{[4]}$ (continued)

| Parameters | Description | 1821-25 |  | 1821-35 |  | 1821-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[5]}$ | 5 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {HZCS }}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[5]}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 25 |  | 35 |  | 45 | ns |

WRITE CYCLE ${ }^{[7]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS LOW to Write End }}$ | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\mathrm{WE}}$ Pulse Width | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 13 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } Z^{[5]}}$ | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High } Z^{[5,6]}}$ | 0 | 7 | 0 | 10 | 0 | 15 | ns |

Data Retention Characteristics (L Version Only)

| Parameters | Description | Test Conditions |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\text {CC }}$ for Retention Data | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \\ & \mathrm{CS} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data RetentionCurrent |  |  | 8 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[8]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}{ }^{[8]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[9]}$ |  | ns |
| $\mathrm{ILI}^{\text {[ }}{ }^{\text {] }}$ | Input Leakage Current |  |  | 10 | $\mu \mathrm{A}$ |

## Notes:

8. Guaranteed, not tested.
9. $\quad t_{R C}=$ Read Cycle Time.

## Data Retention Waveform



## Switching Waveforms ${ }^{[13]}$

Read Cycle No. $1^{[10,11]}$


Read Cycle No. 2 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[10,12]}$


Notes:
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
12. Address valid prior to or concident with $\overline{\mathrm{CS}}$ transition LOW.
13. $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$, and $\overline{\mathrm{CS}}_{4}$ are represented by $\overline{\mathrm{CS}}^{\text {in }}$ the Switching Characterisics and Switching Waveforms sections.

## Switching Waveforms

Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,14]}$


Notes:
14. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.
$\qquad$
Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs |  |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Meselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 12 | CYM1821PM-12C | PM01 | Commercial |
|  | CYM1821PZ-12C | PZ01 |  |
| 15 | CYM1821PM-15C | PM01 | Commercial |
|  | CYM1821PC-15C | PZ01 |  |
| 20 | CYM1821PM-20C | PM01 | Commercial |
|  | CYM1821LPM-20C | PM01 |  |
|  | CYM1821PZ-20C | PZ01 |  |
|  | CYM1821LPZ-20C | PZ01 |  |
| 25 | CYM1821PM-25C | PM01 | Commercial |
|  | CYM1821LPM-25C | PM01 |  |
|  | CYM1821PZ-25C | PZ01 |  |
|  | CYM1821LPZ-25C | PZ01 |  |
| 35 | CYM1821PM-35C | PM01 | Commercial |
|  | CYM1821LPM-35C | PM01 |  |
|  | CYM1821PZ-35C | PZ01 |  |
|  | CYM1821LPZ-35C | PZ01 |  |
| 45 | CYM1821PM - 45C | PM01 | Commercial |
|  | CYM1821LPM-45C | PM01 |  |
|  | CYM1821PZ-45C | PZ01 |  |
|  | CYM1821LPZ-45C | PZ01 |  |

Document \#: 38-M-00015-D

## $16 \mathrm{~K} \times 32$ Static RAM Module with Separate I/O

## Features

- High-density 512K-bit SRAM module
- High-speed CMOS SRAMs
-Access time of 12 ns
- Low active power
- 5.3W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of .52 in .
- Small PCB footprint
-1.0 sq . in.
- 2 V data retention ( L version)


## Functional Description

The CYM1822 is a high-performance 512-kbit static RAM module organized as 16 K words by 32 bits. This module is constructed from eight 16 Kx 4 separate I/O SRAMs in leadless chip carriers mountedon a ceramic substrate with pins. Two chip selects ( $\overline{\mathrm{CS}}_{\mathrm{U}}$ and $\overline{\mathrm{CS}}_{\mathrm{L}}$ ) are used to independently enable the upper and lower 16 -bit data words.
Writing to the device is accomplished when the chip selects ( $\overline{\mathrm{CS}}_{\mathrm{U}}$ and/or $\overline{\mathrm{CS}}_{\mathrm{L}}$ ) and write enable ( $\overline{\mathrm{WE}})$ inputs are both LOW. Data on the input pins $\left(\mathrm{DI}_{\mathrm{x}}\right)$ is written into the memory location specified on the address pins ( $A_{0}$ through $A_{13}$ ).

Reading the device is accomplished by taking the chip selects ( $\overline{\mathrm{CS}}_{\mathrm{U}}$ and/or $\overline{\mathrm{CS}}_{\mathrm{L}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pinswill appear on the data output pins ( $\mathrm{DO}_{\mathrm{x}}$ ).
The output pins stay in the high-impedance state when write enable ( $\overline{\mathrm{WE}}$ ) is LOW, the appropriate chip selects are HIGH, or $\overline{\mathrm{OE}}$ is HIGH.


## Selection Guide

|  | 1822 ${ }^{\text {HV }}$. 12 | 1822HV/15 | 1822HV-20 | 1822HV-25 | 1822HV-30 | 1822HV-35 | 1822HV-45 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 12. | 15 | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current | 960. | 960 | 720 | 720 | 720 | 720 | 720 |
| Maximum Standby Current | 450. | 450 | 160 | 160 | 160 | 160 | 160 |

[^62]
## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Supply Voltage to Ground Potential -0.5 V to +7.0 V

DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V
Output Current into Outputs (Low) ................... 20 mA

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{aligned} & \text { 1822HV-12 } \\ & \text { 1822HV-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 1822HV-20 } \\ & \text { 1822HV-25 } \\ & 1822 H V-35 \\ & 1822 H V-45 \\ & 1822 H V-50 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current ${ }^{11]}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -350 |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{L}}, \mathrm{CS}_{\mathrm{U}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 960 |  | 720 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{U}}, \overline{\mathrm{CS}}_{\mathrm{L}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 450 |  | 160 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}_{\mathrm{U}}, \overline{\mathrm{CS}}_{\mathrm{L}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | - |  | 160 | mA |

Shaded area contains preliminary information.
Capacitance [3]

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 80 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{C}_{\text {INDATA }}$ | Input Capacitance |  | pF |  |

## Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

## Ac Test Loads and Waveforms

2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the CE input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
3. Tested on a sample basis.



1822-6

Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range [4]

| Parameters | Description | 1822HV-12 |  | 1822HV-15 |  | 1822HV-20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READCYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| ${ }^{\text {t }}$ A | Address to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| toha | Data Hold from Address Change | 2 |  | 2 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| tDOE | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 10 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 2 |  | 2 |  | 3 |  | ns |
| ${ }_{\text {thzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 8 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low Z ${ }^{[6]}$ | 3 |  | 3 |  | 5 |  | ns |
| thzCs | $\overline{\mathrm{CS}}$ HIGH to High Z ${ }^{[5,6]}$ |  | 8 |  | 8 |  | 8 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {tPD }}$ | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 12 |  | 15 |  | 20 | ns |
| WRITECYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| ${ }^{\text {twC }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| ${ }_{\text {tSCS }}$ | $\overline{\mathrm{CS}}$ LOW to Write End | 10 |  | 12 |  | 15 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 10 |  | 12 |  | 15 |  | ns |
| tha | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| ${ }_{\text {t }}{ }^{\text {A }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 10 |  | 12 |  | 15 |  | ns |
| ${ }^{\text {t }}$ S | Data Set-Up to Write End | 10 |  | 10 |  | 13 |  | ns |
| thD | Data Hold from Write End | 2 |  | 2 |  | 0 |  | ns |
| t LZWE | WE HIGH to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WELOW to High $Z^{[5,6]}$ | 0 | 7 | 0 | 7 | 0 | 7 | ns |

Shaded area contains preliminary information.

Notes:
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $t_{\text {HZCS }}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## -

Switching Characteristics Over the Operating Range (continued) [4]

|  | Description | 1822HV-25 |  | 1822HV-30 | 1822HV-35 | 1822HV-45 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pa |  | Min. | Max. |  |  |  |  |

## READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{DOE}}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{LZCS}}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 5 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High Z ${ }^{[5,6]}$ |  | 10 |  | 15 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\overline{C S}}$ HIGH to Power-Down |  | 25 |  | 30 |  | 35 |  | 45 | ns |


| $\text { WRITE CYCLE }{ }^{[7]}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twC | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{tsCS}^{\text {S }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }^{\text {taw }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| tha | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| ${ }^{\text {t }}$ PWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| ${ }_{\text {t }}{ }^{\text {d }}$ | Data Set-Up to Write End | 13 |  | 20 |  | 20 |  | 25 |  | ns |
| thD | Data Hold from Write End | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| t $_{\text {LZWE }}$ | $\overline{\overline{\mathrm{WE}}} \text { HIGH to Low } \mathrm{Z}^{[6]}$ | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| thZWE | $\text { WE LOW to High } Z^{[5,6]}$ | 0 | 7 | 0 | 12 | 0 | 12 | 0 | 15 | ns |

Data Retention Characteristics (L Version Only)

| Parameter | Description | Test Conditions | CYM1822 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VDR | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \\ & \mathrm{CS} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 8 | mA |
| ${ }^{\text {t }} \mathrm{CDR}^{[8]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}^{[8]}}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{[9]}$ |  | ns |
| $\mathrm{ILI}^{[8]}$ | Input Leakage Current |  |  | 10 | $\mu \mathrm{A}$ |

## Notes:

8. Guaranteed, not tested.
9. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
10. Both $\overline{\mathrm{CS}}_{\mathrm{L}}$ and $\overline{\mathrm{CS}}_{\mathrm{U}}$ are represented by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Waveforms.
11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
13. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
14. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Data Retention Waveform



## Switching Waveforms ${ }^{[10]}$

Read Cycle No. $1{ }^{[11,12]}$


> 1822-8

Read Cycle No. $2{ }^{[11,13]}$



Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled) ${ }^{[7,14]}$


Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{U}}$ | $\overline{\mathbf{C S}}_{\mathbf{L}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| H | H | X | X | High Z | Deselect/Power-Down |
| L | L | L | H | Data Out $0-31$ | Read |
| H | L | L | H | Data Out 0-15 | Read Lower Word |
| L | H | L | H | Data Out $16-31$ | Read Upper Word |
| L | L | X | L | Data In 0-31 | Write |
| H | L | X | L | Data In 0-15 | Write Lower Word |
| L | H | X | L | Data In 16-31 | Write Upper Word |
| L | L | H | H | High Z | Deselect |
| H | L | H | H | High Z | Deselect |
| L | H | H | H | High Z | Deselect |

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 12 | CYM1822HV-12C | HV02 | Commercial |
| 15 | CYM1822HV-15C | HV02 | Commercial |
| 20 | CYM1822HV-20C | HV02 | Commercial |
|  | CYM1822LHV-20C | HV02 |  |
| 25 | CYM1822HV-25C | HV02 | Commercial |
|  | CYM1822LHV-25C | HV02 |  |
| 30 | CYM1822HV-30C | HV02 | Commercial |
|  | CYM1822LHV-30C | HV02 |  |
| 35 | CYM1822HV-35C | HV02 | Commercial |
|  | CYM1822LHV-35C | HV02 |  |
| 45 | CYM1822HV-45C | HV02 | Commercial |
|  | CYM1822LHV-45C | HV02 |  |

Document \#: 38-M-00016-B

## 32K x 32 Static RAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 25 ns
- 66-pin, 1.1-inch-square PGA package
- Low active power
$-3.3 W$ (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Commercial and military temperature ranges


## Functional Description

The CYM1828 is a very high performance 1-megabit static RAM module organized as 32 K words by 32 bits. The module is constructed using four $32 \mathrm{~K} \times 8$ static RAMs mounted onto a multilayer ceramic substrate. Four chip selects $\left(\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}\right.$, $\mathrm{CS}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}_{\mathrm{N}}$ ) inputs are both LOW.

Data on the input/output pins $\left(\mathrm{I} / \mathrm{O}_{\mathbf{x}}\right)$ is writteninto the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ).
Reading the device is accomplished by taking chip selects LOW while write enable remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data input/output pins.
The data input/output pins remain in a high-impedance state when write enable is LOW or the appropriate chip selects are HIGH.

## Logic Block Diagram



1828-1

## Pin Configuration

Top View

| $12 \quad 23$ | $34 \quad 45 \quad 56$ |
| :---: | :---: |
|  | $11024 \mathrm{O} \quad \mathrm{vcc}_{\text {cc }} \mathrm{O} \quad 100_{31} \mathrm{O}$ |
|  |  |
| $\mathrm{O} 10{ }_{10} \mathrm{O}$ and $\mathrm{O} / 1 /{ }_{13}$ | $1 \mathrm{VO}_{26} \mathrm{O} \quad \mathrm{wE}_{4} \mathrm{O} \quad \mathrm{VO}_{29} \mathrm{O}$ |
| $\mathrm{O}_{\mathrm{A}_{13}} \mathrm{O}_{1 / 11} \mathrm{O}_{11} \mathrm{O}_{1 / 0_{12}}$ | $\mathrm{A}_{6} \mathrm{O} \quad 100_{27} \mathrm{O} \quad 10_{28} \mathrm{O}$ |
|  |  |
| Onc Oatil $\mathrm{O}^{\text {nc }}$ | $n c \bigcirc a_{4} O a_{1} \bigcirc$ |
|  | $A_{8} \bigcirc a_{5} \bigcirc a_{2} \bigcirc$ |
| O nc O $\mathrm{v}_{\mathrm{cc}} \mathrm{O} \mathrm{lo}_{7}$ | $A_{9} \mathrm{O}-\mathrm{wE}_{5} \mathrm{O} \quad \mathrm{NO}_{23} \mathrm{O}$ |
| O $\mu_{0} \mathrm{O} \overline{c s}_{1} \mathrm{O} \nu_{6}$ | $1 / 0_{16} \mathrm{O} \quad \mathrm{cs}_{3} \mathrm{O} \quad 1 \mathrm{vo}_{22} \mathrm{O}$ |
|  |  |
|  | $11018 \mathrm{O} \quad 1019 \mathrm{O} \quad 10{ }_{20} \mathrm{O}$ |
| ${ }_{11}{ }^{22} \quad 33$ | $44 \quad 55$ |

## Selection Guide

|  |  | 1828-25 | 1828-30 | 1828-35 | 1828-45 | 1828-55 | 1828-70 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 30 | 35 | 45 | 55 | 70 |
| MaximumOperating Current (mA) | Commercial | 600 | 600 | 600 | 600 | 600 | 600 |
|  | Military |  |  | 600 | 600 | 600 | 600 |
| MaximumStandby Current (mA) | Commercial | 200 | 200 | 200 | 200 | 200 | 200 |
|  | Military |  |  | 200 | 200 | 200 | 200 |

## Maximum Ratings

(Above which the useful life may be impaired.)
Storage Temperature $\ldots \ldots . . . . . . . . .$.
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V
DC Input Voltage
-0.5 V to +7.0 V

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | 1828 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\begin{array}{r} \mathrm{V}_{\mathrm{CC}} \\ +0.3 \\ \hline \end{array}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ |  | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output |  | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCx} 32}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 32 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | L Version |  | 600 | mA |
| $\mathrm{I}_{\mathrm{CCx} 16}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 16 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \text { I OUT }=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | L Version |  | 360 | mA |
| $\mathrm{I}_{\mathrm{CCx} 8}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 8 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\text {IL }} \end{aligned}$ | L Version |  | 240 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}>\mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty } \mathrm{Cycle}=100 \% \end{aligned}$ |  |  | 200 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{11]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \end{aligned}$ |  |  | 100 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 50 | pF |
| COUT | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 20 | pF |  |

Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}_{\mathrm{N}}$ input is required to keep the device deselected during $V_{\text {CC }}$ power-up, otherwise $I_{\text {SB }}$ will exceed values given.
2. Tested on a sample basis.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


CYPRESS
SEMICONDUCTOR
Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1828-25 |  | 1828-30 |  | 1828-35 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 15 |  | 17 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}}$ |  | 15 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low ${ }^{[4]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[4,5]}$ |  | 15 |  | 15 |  | 25 | ns |
| WRITECYCLE ${ }^{\text {[] }}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low ${ }^{[4]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\overline{W E}}$ LOW to High $\mathrm{Z}^{[4,5]}$ | 0 | 15 | 0 | 20 | 0 | 30 | ns |


| Parameters | Description | 1828-45 |  | 1828-55 |  | 1828-70 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | $\overline{\overline{C S}}$ LOW to Data Valid |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 25 |  | 30 |  | 30 | ns |
| tizCS | $\overline{\text { CS }}$ LOW to Low ${ }^{[4]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCS }}$ | $\overline{\text { CS HIGH to High }}{ }^{[4,5]}$ |  | 25 |  | 30 |  | 30 | ns |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 45 |  | 55 |  | 70 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 40 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 40 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low ${ }^{[4]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High ${ }^{\text {[4, 5] }}$ | 0 | 30 | 0 | 30 | 0 | 30 | ns |

## Data Retention Characteristics (L Version Only)

| Parameters | Description | Test Conditions | 1828 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for RetentionData | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR3 }}$ | Data Retention Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{Cc}}-0.2 \mathrm{~V}$, |  | 320 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[7]}$ | Chip Deselect to Data Retention Time | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$, or $\mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DR}}=3.0 \mathrm{~V}$ | 0 |  | ns |
| $\mathrm{t}^{\text {R }}$ [7] | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. 1 ${ }^{[8,9]}$


Read Cycle No. $2^{[8,10]}$


## Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than ${ }^{\text {t LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part $(\mathrm{b})$ of ACTest Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. The internalwrite time of the memory is defined by the overlap of $\overline{\mathrm{CS}}_{\mathrm{N}}$ LOW and $\overline{W E}_{N}$ LOW. Both signals must be LOW to initiate a write,
and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
7. Guaranteed, not tested.
8. $\overline{\mathrm{WE}}_{\mathrm{N}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.

Switching Waveforms (continued)
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[6,11]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[6,11,12]}$


## Notes:

11. Data I/O will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
12. If $\overline{\mathrm{CS}}_{\mathrm{N}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}_{\mathrm{N}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}_{\mathbf{N}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | L | H | Data Out | Read |
| L | X | L | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 25 | CYM1828HG-25C | HG01 | Commercial |
| 30 | CYM1828HG-30C | HG01 | Commercial |
| 35 | CYM1828HG-35C | HG01 | Commercial |
|  | CYM1828LHG-35C | HG01 |  |
|  | CYM1828HG-35MB | HG01 | Military |
|  | CYM1828LHG-35MB | HG01 |  |
| 45 | CYM1828HG-45C | HG01 | Commercial |
|  | CYM1828LHG-45C | HG01 |  |
|  | CYM1828HG-45MB | HG01 | Military |
|  | CYM1828LHG-45MB | HG01 |  |
| 55 | CYM1828HG-55C | HG01 | Commercial |
|  | CYM1828LHG-55C | HG01 |  |
|  | CYM1828HG-55MB | HG01 | Military |
|  | CYM1828LHG-55MB | HG01 |  |
| 70 | CYM1828HG-70C | HG01 | Commercial |
|  | CYM1828LHG-70C | HG01 |  |
|  | CYM1828HG-70MB | HG01 | Military |
|  | CYM1828LHG-70MB | HG01 |  |

[^63]
## Features

- High-density 2-megabit SRAM module
- High-speed CMOS SRAMs
- Access time of 25 ns
- Independent byte and word controls
- Low active power
- 4.8W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
— Max. height of .270 in.
- Small PCB footprint
-1.8 sq. in.


## Functional Description

TheCYM1830isahigh-performance 2-megabitstaticRAMmoduleorganizedas 64 K words by 32 bits. This module is constructed from eight 64Kx4SRAMsinLCC packagesmountedonaceramicsubstrate withpins. Fourchipselects $\left(\overline{\mathrm{CS}}_{0}\right.$
$\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ and $\overline{\mathrm{CS}}_{3}$ ) are used to independently enable the four bytes. Twowrite enables $\left(\overline{\mathrm{WE}}_{0}\right.$ and $\left.\overline{\mathrm{WE}}_{1}\right)$ are used to independentlywrite toeitherupperorlower 16-bitword of RAM.Reading orwriting can be executed on individual bytes or any combination ofmultiplebytesthrough properuse of selects andwrite enables.
Writing toeach byte is accomplishedwhen the appropriatechipselect $\left(\overline{\mathrm{CS}}_{\mathrm{x}}\right)$ andwrite

## $64 \mathrm{~K} \times 32$ Static RAM <br> Module

enable $\left(\overline{\mathrm{WE}}_{\mathrm{X}}\right)$ inputs are both LOW.Data on the input/outputpins $\left(\overline{\mathrm{I}}_{\mathrm{O}} \mathrm{x}\right)$ iswritten intothe memorylocation specified on the addresspins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device isaccomplished by taking the chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{x}}\right)$ LOW, while write enables( $\overline{\mathrm{WE}}_{\mathrm{X}}$ ) remainsHIGH.Underthese conditions the contents of the memorylocation specifiedon the address pinswill appear on the data input/outputpins ( $\overline{\mathrm{I}} / \mathrm{O}_{\mathrm{x}}$ ).
The Data input/output pinsstay in the highimpedancestatewhenwrite enables $\left(\overline{\mathrm{WE}}_{\mathrm{x}}\right)$ areLOW, or the appropriate chipselects are HIGH.

## Logic Block Diagram



1830-1

Pin Configuration DIP


## Selection Guide

|  |  | $\mathbf{1 8 3 0 - 2 5}$ | $\mathbf{1 8 3 0 - 3 0}$ | $\mathbf{1 8 3 0 - 3 5}$ | $\mathbf{1 8 3 0 - 4 5}$ | $\mathbf{1 8 3 0 - 5 5}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 25 | 30 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 880 | 880 | 880 | 880 | 880 |
|  | Military |  |  | 880 | 880 | 880 |
| Maximum Standby Current (mA) | Commercial | 320 | 320 | 320 | 320 | 320 |
|  | Military |  |  | 320 | 320 | 320 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines not tested.)
Storage Temperature

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential

$$
\ldots \ldots . .-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Voltage Applied to Outputs
in High Z State $\qquad$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Input Voltage $\qquad$
Output Current into Outputs (LOW)
-0.5 V to +7.0 V

## Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1830 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -10 | +10 | $\mu \mathrm{A}$ |
| IOS | Output Short Circuit Current ${ }^{[1]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 16 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{X}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 880 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | Max. $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}_{\mathrm{X}} \geq \mathrm{V}_{\mathrm{IH}}$ <br> Min. Duty Cycle $=100 \%$ |  | 320 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}_{\mathrm{X}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 160 | mA |

## Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {INA }}$ | Input Capacitance, Address Pins | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 90 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance, I/O Pins | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 30 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  | pr |  |

Notes:

1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
2. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{S B}$ will exceed val-
ues given. vice deselected during $V_{C C}$ power-up, otherwise $I_{\text {SB }}$ will exceed val-
ues given.
3. Tested initially and after any design or process changes that may affect these parameters.
4. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.

## AC Test Loads and Waveforms



Operating Range

| Range | Ambient <br> Temperature | VCC |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[4]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |



OUTPUT O- $\underbrace{125 \Omega} 01.90 \mathrm{~V}$
Commercial

## Switching Characteristics Over the Operating Range ${ }^{[5]}$

| Parameters | Description | 1830-25 |  | 1830-30 |  | 1830-35 |  | 1830-45 |  | 1830-55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READCYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| ${ }^{\text {t }}$ AA | Address to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| ${ }^{\text {t }}$ LZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }} \mathrm{HZCS}$ | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to High $\mathrm{Z}^{[6,7]}$ |  | 15 |  | 15 |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 25 |  | 30 |  | 35 |  | 45 |  | 55 | ns |
| WRITE CYCLE ${ }^{[8]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {twC }}$ | Write Cycle Time | 25 |  | 30 |  | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 25 |  | 30 |  | 40 |  | 40 |  | ns |
| ${ }^{\text {t }}$ AW | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | 40 |  | 40 |  | ns |
| tha | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| ${ }_{\text {t }}{ }^{\text {A }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 25 |  | 25 |  | 30 |  | 40 |  | ns |
| ${ }_{\text {t }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 20 |  | 25 |  | 25 |  | ns |
| ${ }^{\text {thD }}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| t LZWE | $\overline{\text { WE HIGH to Low } \mathrm{Z}^{[7]}}$ | 1 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ | 0 | 15 | 0 | 20 | 0 | 20 | 0 | 20 | 0 | 20 | ns |

## Notes:

5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $\mathrm{t}_{\text {LZCS }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\bar{W} E$ LOW. Both signals must be LOW to initiate a write and
either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
11. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Switching Waveforms ${ }^{[10]}$

Read Cycle No. ${ }^{[9,10]}$


## CYM1830

Switching Waveforms (continued)
Read Cycle No. $2^{[9,10]}$


Write Cycle No. 1 ( $\overline{\text { WE Controlled) }}{ }^{[8]}$


Write Cycle No. 2 ( $\overline{\text { CS Controlled) })}{ }^{[8,12]}$


Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{x}}$ | $\overline{\mathbf{W E}}_{\mathbf{x}}$ | Input/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 25 | CYM1830HD-25C | HD06 | Commercial |
| 30 | CYM1830HD-30C | HD06 | Commercial |
| 35 | CYM1830HD-35C | HD06 | Commercial |
|  | CYM1830HD-35MB | HD06 | Military |
| 45 | CYM1830HD-45C | HD06 | Commercial |
|  | CYM1830HD-45MB | HD06 | Military |
| 55 | CYM1830HD-55C | HD06 | Commercial |
|  | CYM1830HD-55MB | HD06 | Military |

Document \#: 38-M-00017-A

## Features

- High-density 2-Mbit SRAM module
- High-speed CMOS SRAMs
-Access time of 20 ns
- Low active power
-5.3W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of .50 in .
- Small PCB footprint
$-1.2 \mathrm{sq} . \mathrm{in}$.
- JEDEC-compatible pinout


## Functional Description

The CYM1831 is a high-performance 2-Mbit static RAM module organized as 64 K words by 32 bits. This module is constructedfrom eight 64 Kx 4 SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects ( $\overline{\mathrm{CS}}_{1}$, $\overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$ and $\overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins $\left(1 / O_{X}\right)$ is written into the memory locationspecified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).

Reading the device is accomplished by taking the chip selects ( $\overline{\mathrm{CS}}_{\mathrm{N}}$ ) LOW and output enable ( $\overline{\mathrm{OE}}$ ) LOW while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins ( $I / O_{\mathbf{X}}$ ).
The data input/output pinsstay in the highimpedance state when write enable ( $\overline{\mathrm{WE}}$ ) is LOW or the appropriate chip selects are HIGH.
Two pins (PD0 and PD1) are used to identify module memory density in applicationswhere alternate versions of the JEDEC-standard modules can be interchanged.


1831-1

Pin Configuration


## Selection Guide

|  | $\mathbf{1 8 3 1 - 2 0}$ | $\mathbf{1 8 3 1 - 2 5}$ | $\mathbf{1 8 3 1 - 3 0}$ | $\mathbf{1 8 3 1 - 3 5}$ | $\mathbf{1 8 3 1 - 4 5}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current (mA) | 960 | 720 | 720 | 720 | 720 |
| Maximum Standby Current (mA) | 160 | 160 | 160 | 160 | 160 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . ......................... -0.5 V to +7.0 V

Output Current into Outpus (LOW) ................. 20 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | 1831-20 |  | 1831-25, 30, 35, 45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{ILL}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\text {cC }}$ | 2.2 | $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {cC }}$ | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -20 | +20 | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{\text {Cc }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\text {IL }} \end{aligned}$ |  | 960 |  | 720 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{1]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { Min. } . \text { Duty Cycle }=100 \% \end{aligned}$ |  | 320 |  | 320 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | $\begin{aligned} & \text { Automatic CS } \\ & \text { Power-Down Current }{ }^{1]} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}_{\text {or }} \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 160 |  | 160 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {INA }}$ | Input Capacitance $\left(\mathrm{A}_{0}-\mathrm{A}_{15}, \overline{\mathrm{CS}}, \mathrm{WE}, \overline{\mathrm{OE}}\right)$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 80 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance $\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{31}\right)$ |  | 15 | pF |
| COUT | Output Capacitance |  |  | 15 |
|  |  | pF |  |  |

Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\mathbf{C S}$ input is required to keep the device deselected during $V_{C C}$ power-up; otherwise $I_{S B}$ will exceed values given.

## AC Test Loads and Waveforms

2. Tested on a sample basis.

(b)

1831-3


Equivalent to: THÉVENIN EQUIVALENT

witching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1831-20 |  | 1831-25 |  | 1831-30 |  | 1831-35 |  | 1831-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | CS LOW to Data Valid |  | 20 |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $\mathrm{t}_{\text {DOE }}$ | OE LOW to Data Valid |  | 10 |  | 15 |  | 20 |  | 20 |  | 30 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{O E}$ LOW to High Z |  | 10 |  | 15 |  | 15 |  | 20 |  | 20 | ns |
| tizcs | CS LOW to Low ${ }^{[4]}$ | 0 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCS }}$ | $\overline{\text { CS HIGH }}$ to High $\mathrm{Z}^{[4,5]}$ |  | 8 |  | 13 |  | 15 |  | 20 |  | 20 | ns |
| $t_{\text {PU }}$ | $\overline{\text { CS LOW }}$ to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 20 |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {twc }}$ | Write Cycle Time | 20 |  | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| ${ }_{\text {t }}$ CS | CS LOW to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 12 |  | 15 |  | 15 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low $\mathrm{Z}^{[4]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High $\mathrm{Z}^{[4,5]}$ | 0 | 10 | 0 | 13 | 0 | 15 | 0 | 20 | 0 | 20 | ns |

Notes:
3. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , in put pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OV}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage conditon, $\mathrm{t}_{\mathrm{HZCS}}$ is less than ${ }^{\text {t LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. The internal write time of the memory is defined by the overlap of CS LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms ${ }^{[7]}$

Read Cycle No. $1^{[8,9]}$


Read Cycle No. $2^{[9,10]}$


Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[6]}$


## Notes:

7. $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$, and $\overline{\mathrm{CS}}_{4}$ are represeneted by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Waveform sections.
8. Device is continuously selected, $\overline{C S}=V_{I L}$ and $\overline{O E}=V_{I L}$.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
10. Address valid prior to coincident with $\overline{\mathrm{CS}}$ transition LOW.

Switching Waveforms ${ }^{[7]}$ (continued)
Write Cycle No. 2 (CS Controlled) ${ }^{[6,11]}$


Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | $\mathbf{X}$ | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 20 | CYM1831PM-20C | PM01 | Commercial |
|  | CYM1831PN-20C | PN01 |  |
|  | CYM1831PZ-20C | PZ01 |  |
| 25 | CYM1831PM-25C | PM01 | Commercial |
|  | CYM1831PN-25C | PN01 |  |
|  | CYM1831PZ-25C | PZ01 |  |
| 30 | CYM1831PM-30C | PM01 | Commercial |
|  | CYM1831PN-30C | PN01 |  |
|  | CYM1831PZ-30C | PZ01 |  |
| 35 | CYM1831PM-35C | PM01 | Commercial |
|  | CYM1831PN-35C | PN01 |  |
|  | CYM1831PZ-35C | PZ01 |  |
| 45 | CYM1831PM-45C | PM01 | Commercial |
|  | CYM1831PN-45C | PN01 |  |
|  | CYM1831PZ-45C | PZ01 |  |

Document \#: 38-M-00018-C

## 64K x 32 Static RAM Module

## Features

- High-density 2M-bit SRAM module
- High-speed CMOS SRAMs
-Access time of 25 ns
- Low active power
-5.4W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of .50 in .
- Small PCB footprint
$\mathbf{- 1 . 0}$ sq. in.


## Functional Description

TheCYM1832isahigh-performance 2-Mbitstatic RAMmoduleorganizedas 64 K words by 32 bits. This module is constructed fromeight 64 Kx 4 SRAMsinSOJ packages mountedon an epoxylaminate board withpins. Fourchipselects ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$, $\overline{\mathrm{CS}}_{3}$, and $\overline{\mathrm{CS}}_{4}$ ) are used toindependently enable the four bytes. Reading orwritingcan be executedonindividual bytes or any combination of multiplebytesthrough proper use ofselects.
Writing toeach byte is accomplishedwhen the appropriate chipselects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ andwrite enable $(\overline{\mathrm{WE}})$ inputs are bothLOW.Data on

## theinput/outputpins

$\left(\mathrm{I} / \mathrm{O}_{\mathrm{x}}\right)$ is written intothe memory locationspecifiedonthe addresspins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Readingthe deviceisaccomplishedbytaking the chipselects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ LOW, whilewrite enable ( $\overline{\mathrm{WE}}$ )remainsHIGH.Underthese conditionsthecontentsofthememorylocationspecifiedontheaddresspinswill appear onthedatainput/outputpins $\left(\mathrm{I} / \mathrm{O}_{\mathrm{x}}\right)$.
The datainput/outputpinsstayinthehighimpedancestatewhenwrite enable ( $\overline{\mathrm{WE}})$ is LOW, or the appropriatechip selectsareHIGH.

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  | $\mathbf{1 8 3 2 - 2 5}$ | $\mathbf{1 8 3 2 - 3 5}$ | $\mathbf{1 8 3 2 - 4 5}$ | $\mathbf{1 8 3 2 - 5 5}$ |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 25 | 35 | 45 | 55 |
| Maximum Operating Current $(\mathrm{mA})$ | 980 | 980 | 980 | 980 |
| Maximum Standby Current $(\mathrm{mA})$ | 240 | 240 | 240 | 240 |

## Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature $\qquad$
Ambient Temperature with
Power Applied $\qquad$

$$
-10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

Supply Voltage to Ground Potential . . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

DC Input Voltage
-0.5 V to +7.0 V
Output Current into Outputs (Low)
20 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | CYM1832 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | VCC | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{VCC}$ | -20 | +20 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\text {CC }}$ Output Disabled | $-100$ | $+100$ | $\mu \mathrm{A}$ |
| ICC | VCC Operating Supply Current | $\begin{aligned} & \mathrm{VCC}_{=} \mathrm{Max} ., \text { IOUT }=0 \mathrm{~mA} \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 980 | mA |
| ISB1 | Automatic $\overline{\mathrm{CS}}$ <br> Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. VCC; } \overline{\mathrm{CS}} \mathrm{~N} \geq \mathrm{V}_{\text {IH }} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 240 | mA |
| ISB2 | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[2]}$ | $\begin{aligned} & \text { Max. Vcc, } \overline{\mathrm{CS}}_{\mathrm{N}} \geq \text { VCc }-0.2 \mathrm{~V}, \\ & \mathrm{VIN}_{\mathrm{IN}} \geq \mathrm{VCC}^{-}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 120 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max | Units |
| :---: | :--- | :--- | :---: | :---: |
| C INA | Input Capacitance ( $\mathrm{AX}, \overline{\mathrm{WE}})$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 60 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 25 | pF |
| COUT | Output Capacitance |  | 15 | pF |

Notes:

1. $\mathrm{V}_{\mathrm{IL}(\mathrm{MIN})}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .
2. A pull-up resistor to VCC on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during VCC power-up, otherwise $I_{S B}$ will exceed values given.
3. Tested on a sample basis.

## AC Test Loads and Waveforms




CYM1832
Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1832-25C |  | 1832-35 |  | 1832-45 |  | 1832-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| ${ }^{\text {taA }}$ | Address to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| toha | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {t }}$ ACS | $\overline{\mathrm{CS}}$ LOW to Data Valid |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| ${ }_{\text {t }}$ LZCS | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[6]}$ | 2 |  | 3 |  | 3 |  | 3 |  | ns |
| t HZCS | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ | 0 | 15 | 0 | 25 | 0 | 30 | 0 | 30 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CS}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPD | $\overline{\mathrm{CS}} \mathrm{HIGH}$ to Power-Down |  | 25 |  | 35 |  | 45 |  | 55 | ns |

WRITE CYCLE ${ }^{[7]}$

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 20 |  | 30 |  | 40 |  | 45 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold from Write End | 2 |  | 2 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | $\overline{\text { Address Set-Up to Write Start }}$ | 2 |  | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 20 |  | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 15 |  | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 3 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[6]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[5,6]}$ | 0 | 15 | 0 | 15 | 0 | 20 | 0 | 30 | ns |

Notes:
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $\mathrm{t}_{\mathrm{LZCS}}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
10. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
11. $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$ and $\overline{\mathrm{CS}}_{4}$ are represented by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Waveforms.
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

## Switching Waveforms ${ }^{[11]}$

Read Cycle No. $1^{[8,9]}$


Switching Waveforms (continued)
Read Cycle No. $2^{[8,10]}$

$1832-8$
Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,12]}$


1832-10

Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathrm{WE}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

## Ordering Information

| Speed | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1832PZ-25C | PZ02 | Commercial |
| 35 | CYM1832PZ-35C | PZ02 | Commercial |
| 45 | CYM1832PZ-45C | PZ02 | Commercial |
| 55 | CYM1832PZ-55C | PZ02 | Commercial |

Document \#: 38-M-00019-A

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs - Access time of 20 ns
- Low active power
-2.6 W (max.) at 20 ns
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of .57 in.
- JEDEC-compatible pinout
- Small PCB footprint - 0.78 sq . in.
- Available in SIMM, ZIP, or PLCC format


## Functional Description

The CYM1836 is a high-performance 4-megabit static RAM module organized as 128 K words by 32 bits. This module is constructed from four $128 \mathrm{~K} \times 8$ SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}, \overline{\mathrm{CS}}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriatechipselect ( $\overline{\mathrm{CS}}_{\mathrm{N}}$ ) and write enable ( $\overline{\mathrm{WE}}$ ) inputs are both LOW. Data on the input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{X}}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ).

Reading the device is accomplished by taking the chip select $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ LOW while write enable(WE) remainsHIGH. Under these conditions, the contents of the memory locationspecified on the address pinswill appear on the data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{X}}$ ). The data input/output pins stay at the highimpedance state when write enable is LOW or the appropriate chip selects are HIGH.
Two pins $\left(\mathrm{PD}_{0}\right.$ and $\left.\mathrm{PD}_{1}\right)$ are used to identify module memory density in applications where alternate versions of the JEDECstandardmodules can be interchanged.


Pin Configurations

PLCC
Top View



## Selection Guide

|  | $\mathbf{1 8 3 6} \mathbf{- 2 0}$ | $\mathbf{1 8 3 6 - 2 5}$ | $\mathbf{1 8 3 6} \mathbf{- 3 0}$ | $\mathbf{1 8 3 6} \mathbf{- 3 5}$ | $\mathbf{1 8 3 6 - 4 5}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 30 | 35 | 45 |
| Maximum Operating Current $(\mathrm{mA})$ | 480 | 480 | 480 | 480 | 480 |
| Maximum Standby Current $(\mathrm{mA})$ | $\mathbf{1 0 0}$ | $\mathbf{1 0 0}$ | 100 | 100 | 100 |

[^64]
## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature................$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperaturewith

Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs


-0.5 V to +7.0 V

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | CYM1836 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, OutputDisabled | $-20$ | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | V CC Operating Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=\mathrm{mA}, \overline{\mathrm{CS}}_{\mathrm{N}} \leq \mathrm{V}_{\text {IL }}$ |  | 480 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ <br> Power-DownCurrent ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 100 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CS}} \\ & \text { Power-DownCurrent }{ }^{[1]} \end{aligned}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \text { or } \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 28 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 33 | 40 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 12 | 15 | pF |

## Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $\mathrm{I}_{\mathrm{SB}}$ will exceed values given.
[^65]
## AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT
OUTPUT a $\underbrace{167 \Omega}$ - 1.73 V

CYPRESS
Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1836-20 |  | 1836-25 |  | 1836-30 |  | 1836-35 |  | 1836-45 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| toha | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 20 |  | 25 |  | 30 |  | 35 |  | 45 | ns |
| $t_{\text {doe }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 8 |  | 8 |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\text { OE LOW }}$ to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High Z |  | 8 |  | 10 |  | 11 |  | 12 |  | 15 | ns |
| $t_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[4]}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS HIGH }}$ to High $\mathbf{Z}^{[4,5]}$ |  | 10 |  | 10 |  | 13 |  | 15 |  | 18 | ns |

WRITECYCLE ${ }^{[6]}$

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 20 |  | 25 |  | 30 |  | 35 |  | 45 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ SCS | $\overline{\text { CS }}$ LOW to Write End | 15 |  | 15 |  | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 15 |  | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 15 |  | 18 |  | 20 |  | 25 |  | ns |
| tsD | Data Set-Up to Write End | 10 |  | 10 |  | 13 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[4]}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| thzwe | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4,5]}$ | 0 | 8 | 0 | 10 | 0 | 15 | 0 | 15 | 0 | 18 | ns |

Shaded areas contain preliminary information.
Data Retention Characteristics Over the Operating Range (L Version Only)

| Parameters | Description | Test Conditions | 1836 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 2 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[7]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}^{\text {[ }}$ [7] | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

## Notes:

3. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $\mathrm{t}_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specifiedwith $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part $(\mathrm{b})$ of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setupand hold timing should be referenced to the rising edge of the signal that terminates the write.
7. Guaranteed, not tested.


Switching Waveforms ${ }^{[8]}$
Read Cycle No. $1{ }^{[9,10]}$


Read Cycle No. $2^{[9,11]}$


Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[6]}$


## Notes:

8. $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$, and $\overline{\mathrm{CS}}_{4}$ are represented by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Switching Waveforms sections.
9. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
10. $\overline{\mathrm{WE}}$ is HIGH for read cycle.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[6,12]}$


Notes:
12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| $\mathbf{H}$ | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 20 | CYM1836PJ-20C | PJ02 | Commercial |
|  | CYM1836PM-20C | PM03 |  |
|  | CYM1836PZ-20C | PZ08 |  |
| 25 | CYM1836PJ-25C | PJ02 | Commercial |
|  | CYM1836PM-25C | PM03 |  |
|  | CYM1836PZ-25C | PZ08 |  |
| 30 | CYM1836PJ-30C | PJ02 | Commercial |
|  | CYM1836LPJ-30C | PJ02 |  |
|  | CYM1836PM-30C | PM03 |  |
|  | CYM1836LPM-30C | PM03 |  |
|  | CYM1836PZ-30C | PZ08 |  |
|  | CYM1836LPZ-30C | PZ08 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 35 | CYM1836PM-35C | PM03 | Commercial |
|  | CYM1836LPM-35C | PM03 |  |
|  | CYM1836PZ-35C | PZ08 |  |
|  | CYM1836LPZ-35C | PZ08 |  |
| 45 | CYM1836PM-45C | PM03 | Commercial |
|  | CYM1836LPM-45C | PM03 |  |
|  | CYM1836PZ-45C | PZ08 |  |
|  | CYM1836LPZ-45C | PZ08 |  |

Shaded areas contain preliminary information
Document \#: 38-M-00050

## Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
—Access time of 25 ns
- 66-pin, 1.1-inch-square PGA package
- Low active power
- 4.0W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Commercial and military temperature ranges


## Functional Description

The CYM1838 is a very high performance 4-megabit static RAM module organized as 128 K words by 32 bits. The module is constructedusing four $128 \times 8$ static RAMs mounted onto a multilayer ceramic substrate. Four chip selects ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}$, $\mathrm{CS}_{4}$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{N}}\right)$ and write enable ( $\overline{\mathrm{WE}}_{\mathrm{N}}$ ) inputs are both LOW.

Data on the input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathbf{x}}$ ) is writteninto the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ).
Readingthe device is accomplished by taking chip selects LOW while write enable remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data input/output pins.
The data input/output pins remain in a high-impedancestate when write enable is LOW or the appropriate chip selects are HIGH.

## Logic Block Diagram



## Pin Configuration

|  |  |
| :---: | :---: |
| $12 \quad{ }^{23}$ | $34 \quad 45 \quad 56$ |
|  | $1102{ }_{24} \mathrm{O} \quad \mathrm{vcc}_{\text {cc }} \mathrm{O} \quad 100_{31} \mathrm{O}$ |
| Oros $\mathrm{Ocs}^{\text {cs }} \mathrm{O}$ | $10_{25} \mathrm{O} \quad \mathrm{cs}_{4} \mathrm{O} \quad 10{ }_{30} \mathrm{O}$ |
|  | $11026 \mathrm{O} \mathrm{wE}_{4} \mathrm{O} \quad 1 \mathrm{H}_{29} \mathrm{O}$ |
| $\mathrm{O}_{\mathrm{A}_{13}} \mathrm{O}_{1 / 0_{11}} \mathrm{O}_{1 / 12}$ | $\mathrm{A}_{6} \mathrm{O} \quad \mathrm{NO}_{27} \mathrm{O} \mathrm{O}_{1028} \mathrm{O}$ |
| $O_{A_{14}} O_{A_{10}} O_{\text {OE }}$ | $a_{7} \bigcirc \mathrm{a}_{3} \bigcirc \mathrm{O}_{\mathrm{a}_{0}} \mathrm{O}$ |
| $\bigcirc A_{15} O_{A_{11}} O_{\text {gnd }}$ | $\mathrm{Gnd}^{\mathrm{O}} \mathrm{a}_{4} \bigcirc \mathrm{O}_{4} \mathrm{O}$ |
| $\bigcirc A_{16} O A_{12} O \overline{W E_{1}}$ | $a_{8} \bigcirc a_{5} \bigcirc a_{2} O$ |
| $\bigcirc \mathrm{Ond} \mathrm{O} \mathrm{v}_{\text {cc }} \mathrm{O} \mathrm{ro}_{7}$ | $A_{9} \mathrm{O} \quad \overline{W E}_{3} \mathrm{O} \quad 10_{23} \mathrm{O}$ |
|  | $1 \mathrm{O}_{16} \mathrm{O} \quad \mathrm{cs}_{3} \mathrm{O} \mathrm{O}_{1022} \mathrm{O}$ |
|  |  |
|  | $100_{18} \mathrm{O} \mathrm{VO}_{19} \mathrm{O} \mathrm{O}_{1020} \mathrm{O}$ |

## Selection Guide

|  |  | $\mathbf{1 8 3 8} \mathbf{- 2 5}$ | $\mathbf{1 8 3 8}-\mathbf{3 0}$ | $\mathbf{1 8 3 8} \mathbf{- 3 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | 25 | 30 | 35 |
| Maximum Operating Current(mA) | Commercial | 720 | 720 | 720 |
|  | Military | 720 | 720 | 720 |
| Maximum Standby Current (mA) | Commercial | 240 | 240 | 240 |
|  | Military | 240 | 240 | 240 |

SEMICONDUCTOR

## Maximum Ratings

(Above which the useful life may be impaired.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential . . . . . . . -0.5 V to +7.0 V
DC Voltage Applied to Outputs



## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.2 | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. |  | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output LeakageCurrent | GND $<\mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC} \times 32}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 32 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | L Version |  | 720 | mA |
| $\mathrm{I}_{\mathrm{CCx16}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 16 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | L Version |  | 480 | mA |
| $\mathrm{I}_{\mathrm{CCx} 8}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 8 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | L Version |  | 360 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{11]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}>\mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | L Version |  | 240 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CS}}$ Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{CS}}>\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-\overline{0.2} \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | L Version |  | 40 | mA |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 50 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 50 | pF |

Notes:

1. A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}_{\mathrm{N}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceedvalues given.

## AC Test Loads and Waveforms



(a)
2. Tested on a sample basis. THEVENIN EQUIVALENT
OUTPUT O- $\underbrace{167 \Omega}-1.73 \mathrm{~V}$

## Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1838-25 |  | 1838-30 |  | 1838-35 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Units |  |


| READ CYCLE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from AddressChange | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 12 |  | 13 |  | 15 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\text { CS }}$ LOW to Low ${ }^{[4]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HzCS }}$ | $\overline{\text { CS HIGH to High }}{ }^{[4,5]}$ |  | 15 |  | 18 |  | 20 | ns | WRITECYCLE ${ }^{[6]}$


| $t_{\text {WC }}$ | Write Cycle Time | 25 |  | 30 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS LOW to Write End }}$ | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 17 |  | 21 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 12 |  | 13 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{\text {[4] }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[4,6]}$ | 0 | 10 | 0 | 12 | 0 | 15 | ns |

Data Retention Characteristics Over the Operating Range (L Version Only)

| Parameters | Description | Test Conditions | 1838 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\overline{\mathrm{CS}}>\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | 2.0 | 5.5 | V |
| $\mathrm{I}_{\text {CCDR3 }}$ | Data RetentionCurrent | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DR}}=3.0 \mathrm{~V} \end{aligned}$ |  | 3000 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}{ }^{[7]}}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}^{\text {R }}{ }^{[7]}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

Notes:
3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than ${ }^{t_{\text {LZCS }}}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. $t_{\text {HZCS }}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}_{\mathrm{N}}$ LOW and $\overline{W E}_{N}$ LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
7. Guaranteed, not tested.

## Data Retention Waveform




## Switching Waveforms



Read Cycle No. $2^{[8,10]}$


Write Cycle No. 1 ( $\overline{\text { WE }}$ Controlled) ${ }^{[6,11]}$


## Notes:

8. $\overline{\mathrm{WE}}_{\mathrm{N}}$ is HIGH for read cycle.
9. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
10. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
11. Data $\mathrm{I} / \mathrm{O}$ will be high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[6,11,12]}$


## Note:

12. If $\overline{\mathrm{CS}}_{\mathrm{N}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}_{\mathrm{N}} \mathrm{HIGH}$, the output remains in a high-impedance state.

Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}_{\mathbf{N}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | L | H | Data Out | Read |
| L | X | L | Data In | Write |
| L | H | H | High Z | Deselect |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: |
| 25 | CYM1838HG-25C | HG01 | Commercial |
|  | CYM1838LHG-25C | HG01 |  |
|  | CYM1838HG-25MB | HG01 | Military |
|  | CYM1838LHG-25MB | HG01 |  |
| 30 | CYM1838HG-30C | HG01 | Commercial |
|  | CYM1838LHG-30C | HG01 |  |
|  | CYM1838HG-30MB | HG01 | Military |
|  | CYM1838LHG-30MB | HG01 |  |
| 35 | CYM1838HG-35C | HG01 | Commercial |
|  | CYM1838LHG-35C | HG01 |  |
|  | CYM1838HG-35MB | HG01 | Military |
|  | CYM1838LHG-35MB | HG01 |  |

Document \#: 38-M-00046-A

## 256K x 32 Static RAM Module

## Features

- High-density 8-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 20 ns
- Independent byte and word controls
- Low active power
-6.2W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- Low profile
—Max. height of 290 in. (HD)
- Small PCB footprint
$-1.8 \mathrm{sq} . \mathrm{in}$.


## Functional Description

The CYM1840 is a high-performance 8 -megabit static RAM module organized as 256 K words by 32 bits. This module is constructedfrom eight $256 \mathrm{~K} \times 4$ SRAMsin LCCpackages mounted on a ceramic substrate with pins. Four chip selects $\left(\overline{\mathrm{CS}}_{0}\right.$, $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$, and $\overline{\mathrm{CS}_{3}}$ ) are used to independently enable the four bytes. Two write enables ( $\overline{\mathrm{WE}}_{0}$ and $\overline{\mathrm{WE}}_{1}$ ) are used to independently write to either the upper or lower 16-bit word of RAM. Reading or writing can be executed on individual bytes or on any combination of multiple bytes through the proper use of selects and write enables.
Writing to each byte is accomplished when the appropriatechipselect $\left(\overline{\mathrm{CS}}_{\mathrm{X}}\right)$ andwrite
enable $\left(\overline{\mathrm{WE}}_{\mathrm{x}}\right)$ inputs are both LOW. Data on the input/output pins ( $\overline{\mathrm{I}} / \mathrm{O}_{\mathrm{X}}$ ) is written into the memory location specified on the addresspins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{17}$ ).
Reading the device is accomplished by taking the chip selects $\left(\overline{\mathrm{CS}}_{\mathrm{X}}\right)$ LOW, while write enables ( $\overline{W E}_{\mathrm{X}}$ ) remain HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins ( $\overline{\mathrm{I} / \mathrm{O}_{\mathrm{X}}}$ ).
The Data input/output pins stay in the high-impedancestate when write enables ( $\overline{W E}_{\mathrm{X}}$ ) are LOW or the appropriate chip selects are HIGH.

## Logic Block Diagram



1840-1

Pin Configuration
DIP


## Selection Guide

|  |  | $\mathbf{1 8 4 0 - 2 0}$ | $\mathbf{1 8 4 0} \mathbf{- 2 5}$ | $\mathbf{1 8 4 0} \mathbf{- 3 0}$ | $\mathbf{1 8 4 0} \mathbf{- 3 5}$ | $\mathbf{1 8 4 0} \mathbf{- 4 5}$ | $\mathbf{1 8 4 0 - 5 5}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| MaximumAccess Time (ns) | 20 | 25 | 30 | 35 | 45 | 55 |  |
| MaximumOperating <br> Current(mA) | Commercial | 1120 | 1120 | 1120 | 1120 | $\mathbf{1 1 2 0}$ | 1120 |
|  | Military |  |  |  | 1120 | 1120 | 1120 |
| MaximumStandby <br> Current(mA) | Commercial | 320 | 320 | 320 | 320 | 320 | 320 |
|  | Military |  |  |  | 320 | 320 | 320 |

## Maximum Ratings

| (Above which the useful life may be impaired. Foruserguidelines, not tested.) | DC Program Voltage |  |  |
| :---: | :---: | :---: | :---: |
|  | Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . > 2001 V (per MIL-STD-883, Method 3015) |  |  |
| Storage Temperature $\ldots \ldots \ldots \ldots . .$. |  |  |  |
|  | Latch-UpCur |  | $>200 \mathrm{~mA}$ |
| Power Applied (HD) ................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | UV Exposure |  | 7258 Wsec/cm ${ }^{2}$ |
| Ambient Temperaturewith <br> Power Applied (PD) ..................... $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Operating |  |  |
| Supply Voltage to Ground Potential <br> (Pin 28 to Pin 14) .......................... . . -0.5 V to +7.0 V | Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| DC Voltage Applied to Outputs | Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
|  | Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> OutputDisabled | -50 | +50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current by 16 Mode | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}_{\mathrm{I}}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{CS}_{\mathrm{X}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 1120 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CS}} \\ & \text { Power-DownCurrent }{ }^{[2]} \end{aligned}$ | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}_{\mathrm{X}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  | 320 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Automatic } \overline{\mathrm{CS}} \\ & \text { Power-DownCurrent }{ }^{[2]} \end{aligned}$ | $\begin{aligned} & \text { Max. } V_{C C}, \overline{\mathrm{CS}} \mathrm{X} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 160 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| CINA | Input Capacitance, Address Pins | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | 100 | pF |
| $\mathrm{C}_{\text {INB }}$ | Input Capacitance, I/O Pins |  | 30 | pF |
| Cout | OutputCapacitance |  | 30 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
2. . A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $V_{C C}$ power-up, otherwise $I_{S B}$ will exceed values given.
[^66]
## AC Test Loads and Waveforms


(b) $1840-3$

ALL INPUT PULSES


1840-4

Equivalent to: THÉVENIN EQUIVALENT



Switching Characteristics Over the Operating Range ${ }^{[4]}$

| Parameters | Description | 1840-20 |  | 1840-25 |  | 1840-30 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low $\mathrm{Z}^{[5]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\text { CS }}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CS }}$ HIGH to Power-Down |  | 20 |  | 25 |  | 30 | ns |
| WRITECYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| ${ }_{\text {t }}$ WC | Write Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 13 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[5]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[5,5]}$ | 0 | 15 | 0 | 15 | 0 | 15 | ns |

Notes:
4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $\mathrm{t}_{\mathrm{LZCS}}$ for any given device.
6. $\mathrm{t}_{\mathrm{HZCS}}$ and $\mathrm{t}_{\mathrm{HZWE}}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of ACTest Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. The internal write time of the memory is defined by the overlap of $\overline{\mathrm{CS}}$ LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

Switching Characteristics Over the Operating Range ${ }^{[4]}$ (continued)

| Parameters | Description | 1840-35 |  | 1840-45 |  | 1840-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold from AddressChange | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | $\overline{\text { CS }}$ LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\text {LZCS }}$ | $\overline{\mathrm{CS}}$ LOW to Low ${ }^{[5]}$ | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HZCS}}$ | $\overline{\mathrm{CS}}$ HIGH to High $\mathrm{Z}^{[5,6]}$ |  | 25 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\text { CS }}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CS}}$ HIGH to Power-Down |  | 35 |  | 45 |  | 55 | ns |
| WRITECYCLE ${ }^{[7]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS }}$ LOW to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 6 |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 6 |  | 6 |  | 6 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 25 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 6 |  | 6 |  | 6 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[5]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High Z ${ }^{[5,6]}$ | 0 | 25 | 0 | 25 | 0 | 25 | ns |

## Switching Waveforms ${ }^{[8]}$

Read Cycle No. $1^{[8,9]}$


Read Cycle No. $2^{[8,9]}$


## Notes:

8. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
9. $\overline{\mathrm{WE}}$ is HIGH for read cycle.

## Switching Waveforms ${ }^{[8]}$ (continued)

Write Cycle No. 1 ( $\overline{\mathbf{W E}}$ Controlled) ${ }^{[7]}$


Write Cycle No. 2 ( $\overline{\mathbf{C S}}$ Controlled) ${ }^{[7,10]}$


## Note:

10. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.

Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{X}}$ | $\overline{\mathbf{W E}}_{\mathbf{X}}$ | Inputs/Outputs | Mode |
| :---: | :---: | :--- | :--- |
| H | X | High Z | Deselect/Power-Down |
| L | H | Data Out | Read |
| L | L | Data In | Write |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :---: |
| 20 | CYM1840PD-20C | PD06 | Commercial |
| 25 | CYM1840PD-25C | PD06 | Commercial |
|  | CYM1840HD-25C | HD11 |  |
| 30 | CYM1840PD-30C | PD06 | Commercial |
|  | CYM1840HD-30C | HD11 |  |
|  | CYM1840PD-35C | PD06 | Commercial |
|  | CYM1840HD-35C | HD11 |  |
|  | CYM1840HD-35MB | HD11 | Military |
| 45 | CYM1840PD-45C | PD06 | Commercial |
|  | CYM1840HD-45C | HD11 |  |
|  | CYM1840HD-45MB | HD11 | Military |
| 55 | CYM1840PD-55C | PD06 | Commercial |
|  | CYM1840HD-55C | HD11 |  |
|  | CYM1840HD-55MB | HD11 | Military |

Document \#: 38-M-00040-A

## CYM1841

## Features

- High-density 8-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 20 ns
- Low active power
-5.3 W (max.) at 25 ns
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of $\mathbf{5 8} \mathrm{in}$.
- Small PCB footprint
$-1.3 \mathrm{sq} . \mathrm{in}$.
- JEDEC-compatible pinout
- Available in SIMM or ZIP format


## Functional Description

The CYM1841 is a high-performance 8 -megabit static RAM module organized as 256 K words by 32 bits. This module is constructed from eight 256 Kx 4 SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $\left(\overline{C S}_{1}, \overline{\mathrm{CS}}_{2}, \overline{\mathrm{CS}}_{3}, \overline{\mathrm{CS}}_{4}\right)$ are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.
Writing to each byte is accomplished when the appropriate chipselect ( $\mathbf{C S}_{N}$ ) andwrite enable (WE) inputs are both LOW. Data onthe input/outputpins( $I / O_{X}$ ) iswritten into the memory location specified on the address pins ( $A_{0}$ through $A_{17}$ ).

Reading the device is accomplished by taking the chip select $\left(\mathrm{CS}_{\mathrm{N}}\right)$ LOW while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the memorylocation specified on the address pins will appear on the data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{X}}$ ).
The data input/output pins stay at the highimpedance state when write enable is LOW or the appropriate chip selects are HIGH.
Two pins $\left(\mathrm{PD}_{0}\right.$ and $\left.\mathrm{PD}_{1}\right)$ are used to identify module memory density in applications where alternate versions of the JEDECstandard modules can be interchanged.

## Logic Block Diagram



1841-1
1841-2

## Selection Guide

|  | $\mathbf{1 8 4 1 - 2 0}$ | $\mathbf{1 8 4 1 - 2 5}$ | $\mathbf{1 8 4 1 - 3 0}$ | $\mathbf{1 8 4 1 - 3 5}$ | $\mathbf{1 8 4 1 - 4 5}$ | $\mathbf{1 8 4 1 - 5 5}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 20 | 25 | 30 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | 1120 | 960 | 960 | 960 | 960 | 960 |
| Maximum Standby Current (mA) | 480 | 480 | 480 | 480 | 480 | 480 |

## Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which the usefullife maybe impaired. For user guidelines, not tested.)

Storage Temperature .................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied .......................... $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ....... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State ......................... -0.5 V to +7.0 V


## Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  | CYM1841 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~m}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -16 | +16 | $\mu \mathrm{A}$ |
| I OZ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}_{\mathrm{C}}, \mathrm{I} \text { IOUT }=0 \mathrm{~mA}, \\ & \mathrm{C}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 25, 30, 35 ns |  | 960 | mA |
|  |  |  | 20 ns |  | 1120 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CS Power-Down Current ${ }^{[1]}$ | $\begin{aligned} & \text { Max. } V_{C C}, \overline{C S}_{N} \geq V_{I H}, \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ |  |  | 480 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CS Power-Down Current | $\begin{aligned} & \text { Max. } V_{C C}, \overline{S S}_{N} \geq V_{C C}-0.2 \mathrm{~V}, \\ & V_{\text {IN }} \geq V_{C C}-0.2 \mathrm{~V}, \text { or } V_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ |  |  | 16 | mA |

Capacitance ${ }^{[2]}$

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 70 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 20 | pF |

## Notes:

1 A pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on the $\overline{\mathrm{CS}}$ input is required to keep the device deselected during $\mathrm{V}_{\mathrm{CC}}$ power-up, otherwise $\mathrm{I}_{\mathbf{S B}}$ will exceed values given.
2. Tested on a sample basis.

## AC Test Loads and Waveforms




1841-3


Equivalent to: THÉVENIN EQUIVALENT
OUTPUT 0 167 1.73 V

Over the Operating Range ${ }^{[3]}$

| Parameters | Description | 1841-20 |  | 1841-25 |  | 1841-30 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Units |

READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| toha | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | CS LOW to Data Valid |  | 20 |  | 25 |  | 30 | ns |
| tDoe | OE LOW to Data Valid |  | 13 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {LZOE }}$ | OE LOW to Low Z | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZOE}}$ | $\overline{\text { OE HIGH to High } \mathrm{Z}}$ |  | 15 |  | 15 |  | 15 | ns |
| tizCS | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[4]}$ | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | $\overline{\text { CS }}$ HIGH to High ${ }^{[4,5]}$ |  | 20 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CS HIGH to Power Down }}$ |  | 20 |  | 25 |  | 30 | ns |

## WRITE CYCLE ${ }^{[6]}$

| $t_{\text {WC }}$ | Write Cycle Time | 20 |  | 25 |  | 30 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCS }}$ | $\overline{\text { CS LOW to Write End }}$ | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 18 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 13 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | WE HIGH to Low Z $^{[4]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | WE LOW to High $\mathrm{Z}^{[4,5]}$ | 0 | 15 | 0 | 15 | 0 | 15 | ns |


| Parameters | Description | 1841-35 |  | 1841-45 |  | 1841-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACS }}$ | CS LOW to Data Valid |  | 35 |  | 45 |  | 55 | ns |
| $t_{\text {doe }}$ | OE LOW to Data Valid |  | 25 |  | 30 |  | 35 | ns |
| $\mathrm{t}_{\text {Lzoe }}$ | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | OE HIGH to High Z |  | 15 |  | 15 |  | 15 | ns |
| tizcs | $\overline{\text { CS }}$ LOW to Low $\mathrm{Z}^{[4]}$ | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HzCS}}$ | CS HIGH to High ${ }^{[4,5]}$ |  | 20 |  | 20 |  | 20 | ns |
| $t_{\text {PD }}$ | $\overline{\text { CS HIGH to Power Down }}$ |  | 35 |  | 45 |  | 55 | ns |

Switching Characteristics Over the Operating Range ${ }^{[3]}$ (continued)

| Parameters | Description | 1841-35 |  | 1841-45 |  | 1841-55 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE ${ }^{[6]}$ |  |  |  |  |  |  |  |  |
| ${ }^{\text {twC }}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |
| ${ }_{\text {t }}^{\text {SCS }}$ | $\overline{\text { CS LOW }}$ to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 30 |  | 35 |  | 45 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 2 |  | 2 |  | 2 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low $\mathrm{Z}^{[4]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathbf{Z}^{[4,5]}$ | 0 | 15 | 0 | 15 | 0 | 15 | ns |

Data Retention Characteristics Over the Operating Range (L Version Only)

| Parameters | Description | Test Conditions | 1841 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| V ${ }_{\text {DR }}$ | $\mathrm{V}_{\text {CC }}$ for Retention Data | $\begin{aligned} & V_{C C}=2.0 \mathrm{~V} \\ & C_{E E} \geq V_{C C}-0.2 \mathrm{~V}, \\ & V_{\text {IN }} \geq V_{C C}-0.2 \mathrm{~V}, \\ & \text { or } V_{\text {IN }} \leq 0.2 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 800 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[7]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[7]}$ | Operation Recovery Time |  | 5 |  | ns |

Notes:
3. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V , input levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
4. At any given temperature and voltage condition, $\mathrm{t}_{\mathrm{HZCS}}$ is less than $t_{\text {LZCS }}$ for any given device. These parameters are guaranteed and not $100 \%$ tested.
5. $t_{H Z C S}$ and $t_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of ACTest Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
6. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
7. Guaranteed, not tested.

## Data Retention Waveform



## Switching Waveforms ${ }^{[8]}$



Read Cycle No. $2^{[9,11]}$


Write Cycle No. 1 (WE Controlled) ${ }^{[6]}$


## Notes:

[^67]
## Switching Waveforms (continued)

## Write Cycle No. 2 ( $\overline{\text { CS }}$ Controlled) ${ }^{[6,12]}$



## Notes:

12. If $\overline{\mathrm{CS}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.
Truth Table

| $\overline{\mathbf{C S}}_{\mathbf{N}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Input/Outputs | Mode |
| :---: | :---: | :---: | :--- | :--- |
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package Type | $\begin{gathered} \text { Operating } \\ \text { Range } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 20 | CYM1841PM-20C | PM02 | Commercial |
|  | CYM1841PN-20C | PN02 |  |
|  | CYM1841PZ-20C | PZ03 |  |
| 25 | CYM1841PM-25C | PM02 | Commercial |
|  | CYM1841PN-25C | PN02 |  |
|  | CYM1841PZ-25C | PZ03 |  |
| 30 | CYM1841PM-30C | PM02 | Commercial |
|  | CYM1841LPM-30C | PM02 |  |
|  | CYM1841PN-30C | PN02 |  |
|  | CYM1841LPN-30C | PN02 |  |
|  | CYM1841PZ-30C | PZ03 |  |
|  | CYM1841LPZ-30C | PZ03 |  |
| 35 | CYM1841PM-35C | PM02 | Commercial |
|  | CYM1841LPM-35C | PM02 |  |
|  | CYM1841PN-35C | PN02 |  |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 35 | CYM1841LPN-35C | PN02 | Commercial |
|  | CYM1841PZ-35C | PZ03 |  |
|  | CYM1841LPZ-35C | PZ03 |  |
| 45 | CYM1841PM-45C | PM02 | Commercial |
|  | CYM1841LPM-45C | PM02 |  |
|  | CYM1841PN-45C | PN02 |  |
|  | CYM1841LPN-45C | PN02 |  |
|  | CYM1841PZ-45C | PZ03 |  |
|  | CYM1841LPZ-45C | PZ03 |  |
| 55 | CYM1841PM-55C | PM02 | Commercial |
|  | CYM1841LPM-55C | PM02 |  |
|  | CYM1841PN-55C | PN02 |  |
|  | CYM1841LPN-55C | PN02 |  |
|  | CYM1841PZ-55C | PZ03 |  |
|  | CYM1841LPZ-55C | PZ03 |  |

Document \#: 38-M-00031-B

This is an abbreviated datasheet. Contact a Cypress representative for complete specifications.

## 16K x 68 SRAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of 25 ns
- Low active power
- 10.4W (max.)
- SMD technology
- Registered address inputs
- Four completely independent memory banks
- Small PCB footprint
-1.9 sq. in.


## Functional Description

The CYM1910 is a very high performance 1-megabit static RAM module organized as 16 K words by 68 bits. This module is constructed using seventeen $16 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. The memory is organized as three banks of $16 \mathrm{~K} \times 16$ and one of $16 \mathrm{~K} \times 20$, each of which has its own chip select, write enable, and output enable signals.
Writing to the module is accomplished when the appropriate chip select $\left(\mathrm{CS}_{x}\right)$ and write enable ( $\overline{W E}_{x}$ ) inputs are both LOW. Data on the appropriate input/output pins $\left(\mathrm{I} / \mathrm{O}_{\mathrm{nn}}\right)$ of the device is written
into the memory location specified by the content of the address register. The address register is loaded on the rising edge of the clock signal (CLK).
Reading the device is accomplished by taking chip select ( $\overline{\mathrm{CS}}_{\mathrm{x}}$ ) and output enable $\left(\mathrm{OE}_{\mathrm{x}}\right.$ ) low while $\overline{W E}_{\mathrm{x}}$ remains inactive or HIGH. Under these conditions, the contents of the memory location specified by the contents of the address register will appear on the appropriate data input/output pins ( $\mathrm{I} / \mathrm{O}_{\mathrm{nn}}$ ).
The data input/output pins remain in a high-impedance state when chip select (CS ${ }_{x}$ ) or output enable ( $\mathrm{OE}_{\mathrm{x}}$ ) is HIGH, or when write enable (WE ${ }_{x}$ ) is LOW.


## $16 \mathrm{~K} \times 68$ SRAM Module

## Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs
-Access time of $25 \mathbf{n s}$
- Low active power
- 10.4W (max.)
- SMD technology
- Latched address inputs
- Four completely independent memory banks
- Small PCB footprint
$-1.9 \mathrm{sq} . \mathrm{in}$.


## Functional Description

The CYM1911 is a very high-performance 1-megabit static RAM module organized as 16 K words by 68 bits. This module is constructed using seventeen $16 \mathrm{~K} \times 4$ static RAMs in SOJ packages mounted onto an epoxy laminate board with pins. The memory is organized as three banks of 16 K $x 16$ and one of $16 \mathrm{~K} \times 20$, each of which has its own chip select, write enable, and output enable signals.
Writing to the module is accomplished when the appropriate chip select (CSX ) and write enable ( $\mathrm{WE}_{\mathrm{X}}$ ) inputs are both LOW. If Latch Enable (ALE) is HIGH, data on the appropriate input/output pins ( $I / \mathrm{O}_{\mathrm{nn}}$ ) of the device is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $A_{13}$ ). If ALE is LOW, data is writ-
ten into the address specified by the contents of the address latch. The value in this latch is updated on the falling edge of ALE. Reading the device is accomplished by taking chip select ( $\mathrm{CS}_{\mathrm{X}}$ ) and output enable ( $\overline{O E}_{X}$ ) LOW while WE $_{X}$ remains inactive or HIGH. If Latch Enable (ALE) is HIGH, the contents of the memory location specified on the address pins ( $A_{0}$ through $\mathrm{A}_{13}$ ) will appearon the appropriate data input/outputpins $\left(1 / O_{n n}\right)$.If ALE is LOW, the contents of the memory location specified by the value in the address latch will appear on $I / O_{n n}$.
The data input/output pins remain in a high-impedance state when chip select (CSX $)$ or output enable (OEX $)$ is HIGH, or when write enable (WE ${ }_{X}$ ) is LOW.

Pin Configuration


## Features

- 8K x 9 FIFO buffer memory (4210) or 16K $\times 9$ FIFO buffer memory (4220)
- Asynchronous read/write
- High-speed 25-MHz read/write
- Pin-compatible with 7C42X series of monolithic FIFOs
- Low operating power
$-I_{\text {CC }}$ (max.) $=540 \mathrm{~mA}$ (commercial)
- 600-mil DIP package
- Empty, full flags
- Small PCB footprint $-0.88 \mathrm{sq} . \mathrm{in}$.
- Expandable in depth and width


## Functional Description

The CYM4210 is a first-in first-out (FIFO) memory module that is 8,192 words by 9 bits wide. The CYM4220 is 16,384 words by 9 bits wide. Each is offered in a $600-\mathrm{mil}-$ wide DIP package. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the controlsignalsfromone deviceto anotherin parallel, thus eliminating the
serial addition of propagation delays so that throughput is not reduced. Data is steeredin a similar manner.
The read and write operations may be asynchronous; each can occur at a rate of 25 MHz . The write operation occurs when the write $(\overline{\mathrm{W}})$ signal is LOW. Read occurs when read ( $\overline{\mathrm{R}}$ ) goes LOW. The 9 data outputs go to the high-impedance state when R is HIGH.

In the depth expansion configuration the ( $\overline{\mathrm{XO}}$ ) pin provides the expansion out information that is used to tell the next FIFO that it will be activated.


## Selection Guide

|  |  | $\begin{aligned} & \hline 4210-30 \\ & 4220-30 \end{aligned}$ | $\begin{aligned} & 4210-40 \\ & 4220-40 \end{aligned}$ | $\begin{aligned} & 4210-50 \\ & 4220-50 \end{aligned}$ | $\begin{aligned} & 4210-65 \\ & 4220-65 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency (MHz) |  | 25 | 20 | 15.4 | 12.5 |
| Access Time (ns) |  | 30 | 40 | 50 | 65 |
| Maximum Operating Current (mA) | Commercial | 540 | 540 | 540 | 540 |
|  | Military |  | 640 | 640 | 640 |

## Maximum Ratings

(Above which the usefullife maybe impaired. For user guidelines, not tested.)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) ........................ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.5 V to +7.0 V

Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military $[1]$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions |  | $\begin{array}{r} 4210 \\ 4220 \\ \hline \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{[2]}$ | Input HIGH Voltage |  | Com'l | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  |  | Mil/Ind | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level |  |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {CC }}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}$ <br> $\mathrm{f}_{\mathrm{MAX}}$, Outputs Open | Com'l |  | 540 | mA |
|  |  |  | Mil/Ind |  | 640 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | $\begin{aligned} & \text { All Inputs }=V_{\mathrm{IH}} \text { Min., } \mathrm{V}_{\mathrm{OC}}=\text { Max. } \\ & \mathrm{f}_{\text {MAX }}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 100 | mA |
|  |  |  | Mil/Ind |  | 120 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Power-Down Current | All Inputs, $\mathrm{V}_{\mathrm{CC}}-0.2 \leq \mathrm{V}_{\mathrm{IN}} \leq 0.2$, $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{I}_{\text {OUT }}=0, \mathrm{f}=0$ | Com'l |  | 80 | mA |
|  |  |  | Mil/Ind |  | 100 | mA |

## Capacitance

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 30 | pF |
| C OUT | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 30 | pF |

Notes:

1. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature. 2. $\overline{\mathrm{XI}}$ must use CMOS levels with $\mathrm{V}_{\mathrm{IH}} \geq 3.5 \mathrm{~V}$ (CYM4220 only).

## AC Test Loads and Waveforms

Equivalent to: THÉVENIN EQUIVALENT
OUTPUT $0 \longrightarrow_{2}^{200 \Omega}$


(a)

(b)

Switching Characteristics Over the Operating Range ${ }^{[3,4,5]}$

| Parameters | Description | Spec. ${ }^{\text {-30 }}$ |  | Spec. $\mathbf{- 4 0}$ |  | Spec. -50 |  | Spec. -65 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 40 |  | 50 |  | 65 |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 30 |  | 40 |  | 50 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $t_{\text {PR }}$ | Read Pulse Width | 30 |  | 40 |  | 50 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{L} \text { ZR }}$ | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {DVR }}$ | Read HIGH to Data Valid | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZR }}$ | Read HIGH to High Z |  | 20 |  | 25 |  | 30 |  | 30 | ns |
| $t_{\text {WC }}$ | Write Cycle Time | 40 |  | 50 |  | 65 |  | 80 |  | ns |
| $t_{\text {PW }}$ | Write Pulse Width | 30 |  | 40 |  | 50 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{HWW}}$ | Write HIGH to Low Z | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 18 |  | 20 |  | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 5 |  | 10 |  | ns |
| $\mathrm{t}_{\text {MRSC }}$ | $\overline{\text { MR Cycle Time }}$ | 40 |  | 50 |  | 65 |  | 80 |  | ns |
| $\mathrm{t}_{\text {PMR }}$ | $\overline{\text { MR Pulse Width }}$ | 30 |  | 40 |  | 50 |  | 65 |  | ns |
| $\mathrm{t}_{\text {RMR }}$ | $\overline{\text { MR Recovery Time }}$ | 10 |  | 10 |  | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\text {RPW }}$ | Read HIGH to MR HIGH | 30 |  | 40 |  | 50 |  | 65 |  | ns |
| tWPW | Write HIGH to MR HIGH | 30 |  | 40 |  | 50 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{EFL}}$ | $\overline{\mathrm{MR}}$ to $\overline{\mathrm{EF}}$ LOW |  | 40 |  | 50 |  | 65 |  | 80 | ns |
| $\mathrm{t}_{\mathrm{FFH}}$ | $\overline{\mathrm{MR}}$ to FF HIGH |  | 40 |  | 50 |  | 65 |  | 80 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to EF LOW |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to FF HIGH |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {WEF }}$ | Write HIGH to EF HIGH |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write LOW to FF LOW |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {RAE }}$ | Effective Read from Write HIGH |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\text {RPE }}$ | Effective Read Pulse Width After $\overline{\mathrm{EF}} \mathrm{HIGH}$ | 30 |  | 40 |  | 50 |  | 65 |  | ns |
| $t_{\text {WAF }}$ | Effective Write from Read HIGH |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| ${ }^{\text {twPF }}$ | Effective Write Pulse Width After FF HIGH | 30 |  | 40 |  | 50 |  | 65 |  | ns |
| ${ }^{\text {t }}$ ( ${ }_{\text {cl }}$ | Expansion Out LOW Delay from Clock |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| $\mathrm{t}_{\mathrm{XOH}}$ | Expansion Out HIGH Delay from Clock |  | 30 |  | 40 |  | 50 |  | 60 | ns |

## Notes:

3. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $\mathrm{IOL}_{\mathrm{O}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance, as in part (a) of AC Test Load and Waveform, unless otherwise specified.
4. $t_{H Z R}$ transition is measured at +500 mV from $\mathrm{V}_{\mathrm{OL}}$ and -500 mV from $\mathrm{VOH}_{\mathrm{OH}} \mathrm{t}_{\mathrm{DVR}}$ transition is measured at the 1.5 V level. $\mathrm{t}_{\mathrm{HWZ}}$ and $t_{L Z R}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.
5. $t_{\text {HZR }}$ and $t_{\text {DVR }}$ use capacitance loading as in part (b) of AC Test Load and Waveform.

## Switching Waveforms

Aynchronous Read and Write Timing Diagram


Last Write to First Read Full Flag Timing Diagram


Last Read to First Write Empty Flag Timing Diagram


## Switching Waveforms (continued)

## Master Reset Timing Diagram



Empty Flag and Read Bubble-Through Mode Timing Diagram


Full Flag and Write Bubble-Through Mode Timing Diagram


## Switching Waveforms (continued)

## Expansion Timing Diagram



Notes:
6. $t_{\text {MRSC }}=t_{\text {PMR }}+t_{\text {RMR }}$.
7. $W$ and $\bar{R} \geq V_{I H}$ for at least $t_{W P W}$ or $t_{R P R}$ before the rising edge of $\overline{M R}$
8. Expansion Out of Device $1\left(\mathrm{XO}_{1}\right)$ is connected to Expansion In of Device $2\left(\overline{\mathrm{XI}}_{2}\right)$.

## Architecture

The CYM4210 FIFO module is an array of 8,192 words of 9 bits each and is implemented using four 2 Kx 9 monolithic FIFOs. The CYM4220 is an array of 16,384 words of 9 bits each and is implemented using four $4 \mathrm{~K} \times 9$ monolithic FIFOs. Each version has full and empty flags, but since the FIFOs are internally cascaded using the depth mode, the half full and retransmit features are not available.
Pinout of the CYM4210 and CYM4220 are compatible with industry standard 28 -pin DIP. The functionality is compatible with monolithic FIFO devices and with other FIFO modules.

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a master reset (MR) cycle. This causes the FIFO to enter the empty condition signified by the empty flag (EF) being LOW and full flag (FF) resetting to HIGH. Read (R) and write ( W ) must be HIGH trpw $^{\text {/twPW }}$ before and $t_{R M R}$ after the rising edge of MR for a valid reset cycle.

## Writing Data to the FIFO

The availability of an empty location is indicated by the HIGH state of the full flag ( $\overline{\mathrm{FF}}$ ). A falling edge of write $(\overline{\mathrm{W}})$ initiates a write cycle. Data appearing at the inputs $\left(\mathrm{D}_{0}-\mathrm{D}_{8}\right)$ tsD before and $t_{\text {HD }}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The empty flag (EF) LOW to HIGH transition occurs tWEF after the first LOW to HIGH transition on the write clock of an empty FIFO. The full flag(FF) goes LOW on the falling edge of W during the cycle in which the last available location in the FIFO is written, prohibiting overflow. FF goes $\mathrm{HIGH}_{\mathrm{t}_{\text {RFF }}}$ after the completion of a valid read of a full FIFO.

## Reading Data from the FIFO

The falling edge of read $(\overline{\mathrm{R}})$ initiates a read cycle if the empty flag ( $\overline{\mathrm{EF}}$ ) is not LOW. Data outputs $\left(\mathrm{Q}_{0}-\mathrm{Q}_{8}\right)$ are in a high-impedance condition between read operations ( $\overline{\mathrm{R}}$ HIGH), when the FIFO is empty, or when the FIFO is in the depth expansion mode but is not the active device.
The falling edge of $\overline{\mathrm{R}}$ during the last read cycle before the empty condition triggers a HIGH to LOW transition of EF, prohibiting any further read operations until tWEF after a valid write.

## Single Device Mode

Single device mode is enteredby connecting $\overline{\mathrm{FL}}$ to ground and connecting $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ (see Figure 1).

## Width Expansion Mode

FIFOs can be expanded in width to provide word widths greater than 9 bits in increments of 9 bits. Devices are connected similar to the single device mode but with control line inputs in common to all devices. Flag outputs from any device can be monitored (see Figure 2).

## Depth Expansion Mode

Depth expansion mode (see Figure 3) is entered when, during a $\overline{M R}$ cycle, expansion out (XO) of one device is connected to expansion in ( $\overline{\mathrm{XI}})$ of the next device, with $\overline{\mathrm{XO}}$ of the last device connected to $\overline{X I}$ of the first device. In the depth expansion mode the first load (FL) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the


Figure 1. Single Device Mode


Figure 2. Width Expansion Mode
correct FIFO, XO is pulsed LOW when the last physical location of the previous FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time. All other devices are in standby.
FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9 bits. When expanding in depth, a composite $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$ must be created by ORing the $\overline{\mathrm{FFs}}$ together and the $\overline{\mathrm{EFs}}$ together.


Figure 3. Depth Expansion Mode

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 30 | CYM4210HD-30C | HD10 | Commercial |
| 40 | CYM4210HD-40C | HD10 | Commercial |
|  | CYM4210HD-40MB | HD10 | Military |
| 50 | CYM4210HD-50C | HD10 | Commercial |
|  | CYM4210HD-50MB | HD10 | Military |
| 65 | CYM4210HD-65C | HD10 | Commercial |
|  | CYM4210HD-65MB | HD10 | Military |


| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :--- | :--- |
| 30 | CYM4220HD-30C | HD10 | Commercial |
| 40 | CYM4220HD-40C | HD10 | Commercial |
|  | CYM4220HD-40MB | HD10 | Military |
| 50 | CYM4220HD-50C | HD10 | Commercial |
|  | CYM4220HD-50MB | HD10 | Military |
| 65 | CYM4220HD-65C | HD10 | Commercial |
|  | CYM4220HD-65MB | HD10 | Military |

Document \#: 38-M-00033A

## Features

- $65,536 \times 9$ FIFO buffer memory
- Advanced SRAM-based FIFO architecture
- Asynchronous read/write
- High-speed 7.5-MHz read/write independent of width
- Low operating power
$-I_{C C}($ max. $)=250 \mathrm{~mA}$
- Empty and full flags
- 28-pin, 600-mil DIP package
- Pinout-compatible with industry-standard FIFO pinout (7C428, 7C432)


## Functional Description

The CYM4241 RAMFIFO ${ }^{\circledR}$ is a 65,536-word by 9 -bit first-in first-out (FIFO) memory implemented using an advancedSRAM controller architecture. The deviceis packaged in a 28 -pin, 600 -milDIP. The pinformat is compatible with industrystandard formats. FIFO memories are organized such that the data is read in the same sequential order that it was written. Full and empty flags are provided to prevent overrun and underrun.
The read and write operations may be totally asynchronous; each can occur at a rate of 7.5 MHz . The write operation occurs when the write $(\overline{\mathrm{W}})$ signal is LOW. Read occurswhen read $(\overline{\mathrm{R}})$ goes LOW. The nine data outputs go to the high-impedance state when $\overline{\mathrm{R}}$ is HIGH.

TheCYM4241 combineshigh-speed static RAMs with proprietary FIFO controller circuitry, and incorporates an on-board high-speed crystal oscillator. The controller arbitrates asynchronous requests appearing at the $\bar{R}$ and $\bar{W}$ inputs of the FIFO with an internal synchronous state machine. It configures the SRAM array as a virtual dual-port memory, and maintains readandwrite address counters. Flaglogic and reset circuitry are incorporated in the controller.
The CYM4241 is pinout-compatible with the CYM4210 and CYM4220 FIFO modules. The CYM4241 pin arrangement is compatible with Cypress's CY7C428 and CY7C432 monolithic FIFOs.


## $\qquad$ <br> $\xrightarrow[2 c c c]{2}$

## Selection Guide

|  | $4241-85$ | $4241-100$ |
| :--- | :---: | :---: |
| Frequency (MHz) | 7.5 | 6.5 |
| Access Time $(\mathrm{ns})$ | 85 | 100 |

## Maximum Ratings

(Above which the usefullife may be impaired. For user guidelines, not tested.)
Storage Temperature ${ }^{[1]}$ $\qquad$
Ambient Temperature with
Power Applied
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential
-0.3 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
DC Input Voltage
-0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$
Operating Range

| Range | Ambient <br> Temperature | VCC |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | 4241 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-6.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I} \mathrm{OL}=6.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V |
| $\mathrm{I}_{\text {IX }}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {CC }}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ | $-10$ | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ |  | 250 | mA |
| $\mathrm{IOS}{ }^{[2]}$ | Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ | 25 | 80 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=$ GND |  | -75 | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Test Conditions | Max | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 7 | pF |

Notes:

1. Unpowered.
2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
3. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms




4241-3


4241-4
Equivalent to: THÉVENIN EQUIVALENT


Switching Characteristics Over the Operating Range

| Parameters | Description | 4241-85 |  | 4241-100 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 130 |  | 150 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 85 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{PR}}$ | Read Pulse Width | 85 |  | 100 |  | ns |
| $\mathrm{t}_{\text {LZR }}{ }^{[4]}$ | Read LOW to Low Z | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {DVR }}$ | Read HIGH to Data Valid | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZR}}{ }^{[4]}$ | Read HIGH to High Z |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 130 |  | 150 |  | ns |
| $\mathrm{t}_{\text {PW }}$ | Write Pulse Width | 85 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HWZ}}{ }^{[4]}$ | Write HIGH to Low Z | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {MRSC }}$ | $\overline{\mathrm{MR}}$ Cycle Time | 130 |  | 150 |  | ns |
| $\mathrm{t}_{\text {PMR }}$ | $\overline{\mathrm{MR}}$ Pulse Width | 85 |  | 100 |  | ns |
| $\mathrm{t}_{\text {RMR }}$ | MR Recovery Time | 45 |  | 50 |  | ns |
| $\mathrm{t}_{\text {RPW }}$ | Read HIGH to $\overline{\text { MR }} \mathrm{HIGH}$ | 85 |  | 100 |  | ns |
| ${ }^{\text {W WPW }}$ | Write HIGH to MR HIGH | 85 |  | 100 |  | ns |
| $\mathrm{t}_{\text {EFL }}$ | $\overline{\mathrm{MR}}$ to EF LOW |  | 85 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{FFH}}$ | $\overline{\mathrm{MR}}$ to FF HIGH |  | 85 |  | 100 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read LOW to EF LOW |  | 85 |  | 100 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read HIGH to FF HIGH |  | 85 |  | 100 | ns |
| $\mathrm{t}_{\text {WEF }}$ | Write HIGH to EF HIGH |  | 85 |  | 100 | ns |
| $t_{\text {WFF }}$ | Write LOW to FF LOW |  | 85 |  | 100 | ns |
| $\mathrm{t}_{\text {RAE }}$ | Effective Read from Write HIGH |  | 80 |  | 95 | ns |
| $\mathrm{t}_{\text {RPE }}$ | Effective Read Pulse Width After EF HIGH | 85 |  | 100 |  | ns |
| $t_{\text {WAF }}$ | Effective Write from Read HIGH |  | 80 |  | 95 | ns |
| $t_{\text {WPF }}$ | Effective Write Pulse Width After FF HIGH | 85 |  | 100 |  | ns |

Notes:
4. Guaranteed by design. Not tested in production.

## Switching Waveforms

Aynchronous Read and Write Timing Diagram


Last Write to First Read Full Flag Timing Diagram


Last Read to First Write Empty Flag Timing Diagram


Switching Waveforms (contin-
${ }_{\text {Master }}^{\text {Med }}$ Reset Timing Diagram


Empty Flag and Read Bubble-Through Mode Timing Diagram


Full Flag and Write Bubble-Through Mode Timing Diagram


## Architecture

The CYM4241 RAMFIFO ${ }^{\circledR}$ module is an array of 65,536 words of 9 bits each. It combines high-speed static RAMs with proprietary FIFO controller circuitry and a high-speed crystal oscillator. The controller includes read and write logic, read and write counters, flag/reset logic, state machine, and other support circuitry. It configures the 64 K word by 9 -bit SRAM array as a virtual dualport memory.

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a master reset (MR) cycle. This causes the FIFO to enter the empty condition signified by the empty flag (EF) being LOW and full flag (FF) resetting to HIGH. Read ( R ) and write ( W ) must be HIGH $\mathrm{t}_{\text {RPW }} / \mathrm{t}_{\text {WPW }}$ before and $t_{R M R}$ after the rising edge of MR for a valid reset cycle.

## Writing Data to the FIFO

The availability of an empty location is indicated by the HIGH state of the full flag ( $\overline{\mathrm{FF}}$ ). A falling edge of write ( $\overline{\mathrm{W}}$ ) initiates a write cycle. Data appearing at the inputs $\left(\mathrm{D}_{0}\right.$ through $\left.\mathrm{D}_{8}\right)$ t $_{\text {SD }}$ before and $t_{H D}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.
The empty flag (EF) LOW-to-HIGH transition occurs twEF after the first LOW-to-HIGH transition on the write clock of an empty

FIFO. The full flag (FF) goes LOW on the falling edge of W during the cycle in which the last available location in the FIFO is written, prohibiting overflow. FF goes HIGH tRFF after the completion of a valid read of a full FIFO.

## Reading Data from the FIFO

The falling edge of read $(\overline{\mathrm{R}})$ initiates a read cycle if the empty flag (EF) is not LOW. Data outputs $\left(\mathrm{Q}_{0}\right.$ through $\left.\mathrm{Q}_{8}\right)$ are in a high-impedance condition between read operations ( R HIGH) or when the FIFO is empty. The falling edge of $\bar{R}$ during the last read cycle before the empty condition triggers a HIGH-to-LOW transition of EF, prohibiting any further read operations until tWEF after a valid write.

## Expansion Mode

FIFOs can be expanded in width to provide word widths greater than 9 bits in increments of 9 bits. During width expansion mode all control line inputs are common to all devices, and flag outputs from any device can be monitored.
The CYM4241 cannot be expanded in depth.

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :---: |
| 85 | CYM4241PD-85C | PD07 | Commercial |
| 100 | CYM4241PD-100C | PD07 | Commercial |

Document \#: 38-M-00037


## Features

- 4-megabyte to 1-gigabyte capacity
- 32- or 64-bit bus interface (M7232 only)
- 32- or 64-bit EDC versions
- 1-bit correct; 2-bit detect
- Multiplexed or non-multiplexed bus
- i486, i860, 68040, 88110, SPARC, and MIPS compatible
- Synchronous bus interface
- 25-, 33-, 40-, and 50-MHz versions
- Error-logging facilities
- Cache line fill burst support; posted writes
- Cache line write-back support; write FIFO
- High performance
- 20-ns writes
- 160-, 20-, 60-, 20-ns burst read/80-ns DRAMs
- Automatic refresh with scrubbing
- Multiprocessor compatible
-Inhibited reads and writes
—Reflective reads
— Reads for ownership
- Bus parity generation and checking
- Very small size


## Functional Description

The CYM7232 and the CYM7264 consist of a full-function DRAM controller and a pipelined/FIFOdata multiplexer/demultiplexer with error correction for cachebased, uniprocessor, and multiprocessor systems memory control. The CYM7232 performs 32 -bit Error Detection and Correction (EDC) while CYM7264 performs 64-bit EDC. They both connect to the system bus through a 64 -bit-wide data bus, and a 36 -bit wide address bus. The CYM7232 also supports 32-bit system buses. The bus transfer control signals support i486, i860, 68040, 88110, SPARC MBus, MIPS R4000, or other interfaces. The controller module interfaces to the DRAM array through a 16-byte-wide data bus plus check bits, a 12 -bit row/column address bus, four RAS outputs, four CAS outputs, and four read/write control lines.

During write operations, data passes from the system bus through a FIFO array that acts as an incoming queue. Writes occur at the system bus speed until the FIFO is full (sixteen 64-bit words). The FIFO supports cache-line copy-back and fill operations, reducing system bus traffic to a minimum. Themodule supports posted writes, by suspending the actual write to DRAM until the cache-line read is completed during cache-line write-back. This speeds cachelinefill operations. The module pipelines a 16-byte-wide DRAM access into the data path for EDC, and multiplexes the data to the system bus during reads. This supports high-speed burst line fills with error corrected data. Reads and writes may be inhibited for multiprocessor support. Inhibited reads may be turned into reflective reads, and inhibited writes may be turned intoreads-for-ownership.


9-177


## Overview

Cypress Semiconductor offers two DRAM control sub-system module types: the CYM7232, which supports 32-bit EDC, and the CYM7264,which supports 64-bit EDC. The modules are very similarinfunctionality and architecture, with minordifferencestosupport the EDC variation. Both modules support four blocks of DRAMs for a total capacity of 1 gigabyte of data storage. The CYM7232 divides the memory blocks into four 32-bit-wide data banks, each with 7 check bits, which provide a 156 -bit-wide data path to the DRAM array. The CYM7264 divides the memory blocks into two banks of 64-bit-wide data, each with 8 check bits, for a total DRAM interface of 144 bits.
The CYM7232 can be programmed and wired for use with 32-bit system buses, and the operation is very similar to use in 64-bit systems.
The modules support multiplexed address/data buses as well as separate address and data buses for applications such as the SPARC MBus architecture. This datasheet includes a detailed MBusOperation section.
The modules are offered in high-speed and standard speed versions. The high-speed version may be programmed for 100 MHz DRAMtiming resolution, while the standard speed version maybe programmedfor 80 MHz DRAM timing resolution.

## System Bus Modes

The modules include selectable bus modes that support a variety of processors and cache controllers. Programmability includes the byte-ordering protocol (big endian/little endian); burst length is configurable for SPARC MBus, 88K or 68040 SIZE, or 1486 and i860 byte enables. A data strobe initiates the bus handshake for systems where the bus master must indicate when it can supply or accept data; bus acknowledge signals are programmable to be early (active in the bus cycle preceding the data) or normal (active in the cycle in which the data transfer takes place). The early modes support the Motorola 88 K family of microprocessors. Other programmable options allow optimization of the acknowledge timing to the systemrequirements.

## General Description of Bus Transactions

The fully synchronous bus interface uses the rising edge of the system bus clock. Every system transaction has an address/control phase and one or more data phases.

## Address Phase

During the address/control phase, which is specified by the assertion of the Address Strobe for one bus clock cycle, the address and nature (size and type) of the transaction is supplied over the system bus to the module.

## Data Phase

During the data phase, which is specified by the assertion of the data strobe for one or more bus clock cycles, one or more data words is transferred over the system bus.

## Data Write

The module supports four different write modes. Data strobe will be interpreted differently depending on the mode. Data strobe may be permanently asserted, asserted one clock early, or in real-time.Systems using Real-TimeData Strobe mode must monitor the Bus Request/FIFOEmpty output and postpone data strobe assertion until the write FIFOs are empty. These systems do not require bus acknowledges since the FIFOs are empty when the data phase begins. The module will not respond with bus acknowledge
(real-time data strobe case) or will assert bus acknowledge one cycle before, or during the same cycle, as the data transfer.

## Write Data Flow

Duringsystem bus writes and reflective read operations, two identical sets of FIFOs buffer the incoming data. One set for use during normal write transactions, and the second set for use exclusively duringreflective read transactions. In the CYM7232, each set contains four FIFOs that are 32 bits wide by 8 words deep. In the CYM7264, each set contains two FIFOs that are 64 bits wide by 8 wordsdeep. During writes, the module demultiplexesthe incoming data into the appropriate FIFO according to the address and burst order. As soon as the required data falls through the FIFOs, a write to DRAM commences. This process continues until completion of the burst. When the inhibit signal and transform cycle inputs are asserted during a read, the module demultiplexes the write data into the appropriate reflective FIFO. These FIFOs operate in an identicalfashion to the normal write FIFOs.
During writes to DRAM, the module appends the demultiplexed data with associated error detection and correction check bits. For the 32-bit EDC version, the demultiplexed data word consists of four sets of 32 data bits plus their 7 associated error check bits for a total of 156 bits. For the 64 -bit EDC version, the data word consists of two sets of 64 data bits plus their 8 associated error check bits for a total of 144 bits.

## Data Phase Read

During read operations the module suspends data transfer until two clocks after the assertion of data strobe and the closing of the snoop window, whichever occurs last. The data transfer continues at the system bus speed. In systems where the master does not regulate the data flow, data strobe may be permanently asserted.
The module offers options for both early and real-time bus acknowledgefor reads. Three read submodes in the Real-Time Bus Acknowledgemode allow different performance selections for the acknowledge. The acknowledge may be asserted early in the data phasecycle by ignoring the error status of the data; early in the data phase but with an additional wait state to allow propagation of the data through the error correction logic; or without a wait state but laterin the cycle topermit data error status determination for slower bus clocks.

## Read Data Flow

The module reads 128 bits of data and the corresponding EDC check bits in parallel from the DRAM. The data then passessimultaneously through parallel error correction circuitry to a multiplexer that selects the corrected or uncorrected data. The module appends parity to the data and routes it to the system bus. The CYM7232 transfers the data in 32-bit packets, and the CYM7264 transfers 64-bit packets, which makes the CYM7264 incompatible with 32-bit system buses.

## Burst Last

The module allows any read or write burst transaction to terminate prematurelywith the assertion of Burst last.

## Data Alignment

The data path portion of the module contains data buffers and demultiplexers on writes and multiplexers and error correctors on reads. The bus interface is 64 data bits wide and the DRAM interface is 128 data bits wide.

## Bus Alignment

All data flowing between the DRAM controller and the system data bus is assumed to be aligned to the bus width. When a system
bus transaction crosses aligned boundaries, the processor or cache controller must split the transaction into multiple operations and issue an address phase for each portion. The misaligned transactions cannot, therefore, be bursts.

## DRAM Alignment

The DRAM controller stores data into memory on 128-bit aligned boundaries. Transactions over the system bus of 16 bytes or less are assumed to be aligned within a 128 -bit DRAM page. This implies that a single DRAM transaction will be associated with bus transactions of 16 bytes or less. Burst transactions exceeding 16 bytes may be misaligned to the DRAM storage boundary. Such transactions will involve transfers of 4,8 , or 12 bytes between controller and DRAM during the first cycle of the burst (i.e., not all DRAM banks will be involved in the first data transfer). The DRAM address will wrap around within the burst boundary as more data is transferred.The final data transferwill include the bank(s) omitted during the first cycle of the DRAMtransfer. The nature of the misalignmentwill depend on the defined burst order (i.e., sequential or Intel).

## I/O Operations

The internal command and status registers are accessed through I/O transactions. The ID inputs select between Memory, I/O transactions, or the Indirect Address register. The Indirect Addressregister points to the desired command and status I/O registers. I/O read and write transactions follow the same bus acknowledge and data strobe protocols as memory operations.
I/O operations may be inhibited prior to the closure of the snoop window.

## Multiprocessor Support

The modules provide complete multiprocessing support. Any operation may be inhibited or aborted, including I/O operations.

## Reflective Read Operations

A reflective read transaction occurs when a main memory read operation is inhibited and transformed into a write. Such transactions can occur in a multiprocessor environment when a processor's cachecontroller requests a line from main memory. The particular main memory line may be stale with the only valid copy contained in another processor's snooping cache. The cache line owner will inhibit the main memory, and then fetch and supply the data to the requesting processor's cache. Simultaneously, the data is copied into FIFO buffers inside the controller module for later transfer to DRAM. The memory read operation is thereby transformed into a memorywrite operation.

## Reads For Ownership

The address space of a copy-back cache-based system will typically be partitioned into distinct regions. Some of these regions will be cachable and others (typically peripheral I/O registers and some smallportion of memory) will not be cachable. Whenever a processor begins a write operation to a particular address location, the cachability status of that location must be determined. Should the write operation result in a miss within a cachable region of main memory, a line would be fetched. The DRAM controller module permits a write to begin into DRAM before the cachabilitystatus is completely determined. When the status of the address in question is resolved the operation can be inhibited and transformed into a read of a cache line.

## Write Operations

## Address Phase

Awrite operation is initiated when Address Strobe ( $\overline{\mathrm{AS}}$ ) is asserted and an address and all appropriate control signals meet the set-up
conditions to the rising edge of CLK. This is the address phase of the transaction. The control signals that accompany the address during the address phase include SIZE and TYPE inputs. The address and certain control information is strobed into the Ad-dress-Control register in the cycle in which $\overline{\mathrm{AS}}$ is asserted. If address parity check is enabled, the lowest 32 bits of the system bus addressis checked for byte parity. The control signals are not parity checked.If parity iserror-free, the address and other control information is used to initiate the requested transaction. If address parity is enabled and an address bus parity error is detected, the Address Bus Parity Error (ABE) bit is set in the status register, the Bus Error ( $\overline{\mathrm{BERR}}$ ) output is asserted, and the write operation is aborted. This action takes place whether or not the address is decoded to address the DRAMcontroller.

## Data Phase

Data placed on the bus is clocked into the Write Data FIFO on a rising CLK edge. The system will use $\overline{\mathrm{DS}}$ (Data Strobe) to signal the onset of a write transaction. Once $\overline{\mathrm{DS}}$ is asserted, it must remain asserted throughout the bus operation. The module may respond by asserting Bus Acknowledge ( $\overline{\mathrm{BACK}}[2: 0]$ ) Valid Data Transfercode (also depends on Bus AcknowledgeMode), indicating that it has accepted the data. If the controller cannot accept data immediately, Bus Acknowledge remains three-state until the data has been accepted. If the controller can not accept data in data phases after the first data acceptance, the controller returns the code for WAIT until the data has been accepted. The system must continue to assert the write data untilit is acknowledged (except in the no acknowledge mode). If the SIZE[7:0] control indicated a non-bursttransfer, the write transaction is terminated upon the acceptance of the data. When SIZE[7:0] control inputs indicate a burst transaction, the module will continue the write transaction by acceptingdata until the transaction is terminated. The transaction is terminated by one or more of the following events: the bus responds by asserting Burst Last ( $\overline{\mathrm{BLST}}$ ) or the burst length indicated by SIZE or the programmed default burst length is reached. During the data phase, data is checked for valid parity (if data parity checking is enabled). Parity is checked over individual bytes. Should a data bus parity error occur, data is clocked into the Write Data FIFO (but is later discarded) and the Bus Error output ( $\overline{\mathrm{BERR}}$ ) is asserted. After parity check, data flows into the Write Data FIFO and is subsequently written into the DRAMmemory. When a parity error occurs, the entire word that would have been written to DRAM with the byte(s) incurring the parity error is discarded.The discarded word consists of bits over which the EDCalgorithm is applied. It is therefore 32 (CYM7232) or 64 (CYM7264) bits in length. Recovery schemes must consequently rewrite more than the byte(s) incurring the parity error. Subsequent data transferred to the FIFO is written to DRAM even though a previous data word may have incurred a parity error.
Burst operations are supported up to the full FIFO depth. The FIFO permits these operations to take place at the full bus speed. If the Write Data FIFO contains data from a previous write (FIFO not Empty), the address and control information is accepted into the controller's internal Write Address register, but the data phase cannot begin until the previous write is completed to DRAM. BACK remains three-state until the FIFO is available for the new write.The system must use the Bus Request/FIFOEmpty ( $\overline{\mathrm{BR}} / \overline{\mathrm{FE}}$ ) output to determine if the controller is capable of accepting data when using the Early Bus AcknowledgeMode.

## Posted Writes

Posted writes support fast cache line fills. A posted write is accomplished by issuing the Posted Write encoding in the TYPE input during the address phase. The module accepts the write data as
usual and holds the data in the Write Data FIFO. After the next read transaction is completed, the actual write of the data to DRAMis accomplished. The posted write operation allows a cache controller to purge a cache line and fetch the new cache line as rapidly as possible by postponing the DRAM access for the write. Posted writes must be followed by a read operation.
When the address of the posted write is in the same burst address regionas that of the following read, a memory incoherency can result. To resolve the incoherency, the module compares the address of the posted write with that of the read for address bits A7 and higher. (A[6:0] span the longest possible burst). If the compare shows equal, the posted write is performed before the read.

## Byte Writes

Single byte and partial word transfers are supported by a read-modify-writeDRAM memory cycle. The old word is accessed and combined with the new data under control of the address and SIZE inputs. A new set of EDC check bits is generated and the modified data and new check bits are written back to the memory to completethe read-modify-write cycle. In the 32-bit EDCversion, a read-modify-write cycle occurs for allwrites less than 32 bits. In the 64-bit EDCversion, a read-modify-write cycle occurs for all writes less than 64 bits.

## Inhibited Write Operations

A write operation may be inhibited at any time prior to the end of the snoop window by asserting Inhibit, $\overline{\mathrm{INH}}$. When Inhibit is recognized, the module write operation is aborted and the module plays no further role in the bus transaction. Note that the system may performdata writes to the controller prior to the close of the snoop window and prior to the assertion of Inhibit. In these cases, the data will not be written to the DRAM and the write FIFO will be cleared upon recognition of the Inhibit.
Aninhibitedwrite mayalsobe converted intoa read for ownership. This option is enabled by asserting the TRC input (Transform Cycle) along with the Inhibit. When Inhibit is recognized, the module write operation is transformed into a read operation. After Inhibit is recognized and before the read is completed, any data written to the Write FIFO is purged.

## Write Snoop Window

Inhibits may be asserted at any time after an address phase and prior to the end of the snoop window. The snoop window is determined by an internal counter that is programmable by the system or by an external input, $\overline{\text { SNW }}$. The snoop window source is selectable by driving BACK2 as an input when RSTIN is asserted. Refer to the signal descriptions for programming details. The write into the DRAM is postponed until the snoop window closes. This prevents data from an inhibited write operation from corrupting main memory data. Long snoop window intervals may cause performancedegradation.

## Read Operations

## Address Phase

Aread operation begins with the address phase similar towrite operations.

## Data Phase

The DRAM interface accesses 128 data bits from the memory simultaneously with their related check bits. The addressed 64-bit word (or the first word of the burst) is pipelined to the system bus and simultaneously to the error check logic. The data is accessed fromDRAM but the transfer over the system bus is suspended un-
til two clock cycles after the snoop window closes or two clock cycles after Data Strobe is asserted, whichever occurs last. The appropriate Bus Acknowledgeis asserted as dictated by the selected modes. Byte-wide parity is appended to the data as it exits the module onto the system bus.
Duringbursts, data is pipelined consecutively over the bus until the transactionisterminated.Transactionsmaybe terminated byBurst Last( $\overline{\mathrm{BLST}})$ or when the burst length indicated by SIZE or the default burst length is reached. Burst Last is not a pipelinedinput and therefore has alongerset-up time than otherinputs. Burst Lastcan only be used in systems with slower bus clock rates.
The error detection logic generates check bits that are compared with the check bits from the memory. The exclusive NOR of the generatedcheck bits and the check bits from the memory form the syndrome bits. When the two sets of check bits are identical, no errors have occurred in the data. Should the comparison show a difference, the Error Detector decodes the syndrome bits, identifying the type of error (single-bit correctable, double-bit detectable, or uncorrectablemulti-biterror).The Error PositionDecodercreates a 32-bit word that is used to correct the defective bit for single-bit errors.
Should the data contain an error, the appropriate status bits are set in the Interrupt Status register. An interrupt is generated when enabled. Whenever an error occurs, the syndrome bits are saved in the Syndrome FIFO allowing the syndrome to be read by the system. This output can be used to determine which bit was defective. The corrected data is not written back into the memory array but is correctedlater as part of the refresh/scrubbing operations.

## Inhibited Read Operations

Read operations may be inhibited. This action is required in multiprocessor systems when a main memory read must be terminated to allow a snooping cache to supply data to the requesting cache. A readoperation maybe inhibited prior to the close of the snoop window by asserting INH. When an Inhibit is recognized, the module read operation is aborted and the module plays no further role in the bus transaction.

## Reflective Reads

Inhibitedreads may also be reflective. This option is enabled by asserting Transform Cycle (TRC) simultaneously with INH. When a transformed Inhibit is recognized, the module read operation is changed into a write operation. INH and TRC must be asserted within the snoop window. After Inhibit is recognized, $\overline{B A C K}$ and the Data Busbecome inputs. BACK are now used as a synchronous write enable to strobe the bus data into the Reflective ReadFIFO. As the slave in the transaction, the snooping cache must supply $\overline{B A C K}$. The timing of the $\overline{\text { BACK }}$ input to strobe data into the reflective FIFO is either early or real-time following the Bus Acknowledgemode selection for reads.
The Reflective FIFO is an image of the normal Write Data FIFO and is devoted exclusively to reflective read operations. Upon inhibit, the data bus is kept three-stated, allowing the snooping cache to drive the bus with the requested data. The module accepts the data into the Reflective Read FIFO at the full bus speed. A mechanism is required to prevent overrun of the reflective FIFO during consecutive transformed reads. As soon as the Inhibit is recognized, the module asserts Bus Request ( $\overline{\mathrm{BR}})$ in order to become the bus master in the next address phase. The system responds with Bus Grant $(\overline{\mathrm{BG}})$. When the bus is acquired, the module asserts Bus Busy ( $\overline{\mathrm{BB}}$ ) until the reflective FIFO data is written to the DRAM and the module is capable of accepting another read. Since BR
providesstatus of the availability of the reflective FIFO, the output may be used to delay the address phase of the next operation.

## Read Snoop Window

Aswith writes, Inhibits may be asserted at any time after an address phase and prior to the end of the snoop window. The snoopwindow may originate from either of two sources, one internal and the other external. On reads, the assertion of the bus acknowledge to transferthe data to the system is postponed until at least two clocks after the snoop window closes.

## I/O Operations

Access to the internal Command and Status registers is controlled by the ID input. The details of the ID control are given in the Pin Description section. When the ID code for memory is input, all transactionsaccess DRAM. The ID input can also point to the Indirect Address register. When the ID input specifies an I/O register, the Command and Status register accessed is the one pointed to by the Indirect Address register. The register address, position on the system bus, and the bit definition for each of the Command and Status registers is given in the Internal Registerssection.
I/Oregister access follows the same Data Strobe and Bus Acknowledge modes as invoked for memory transactions with a few exceptions. In the Real-Time Data Strobe mode for writes, the $\overline{\mathrm{BR}} / \mathrm{FE}$ output plays no role and the transaction is acknowledged with the controller asserting BACK. In all writes, system bus data must be valid at least one clock cycle before it is accepted. The controller delays BACK to meet this criterion. In all reads, the Real-TimeBus Acknowledge modes are not available. Read data is always transferred in the second clock cycle after the snoop window closes or Data Strobe is asserted, whichever occurs last.

## Bus Acknowledge and Data Strobe Modes

There are four modes of bus handshake: Early Data Strobe/Early Bus Acknowledge, Real-Time Data Strobe, Early Data Strobe/ Real-Time Bus Acknowledge, and Mbus. These modes areinvoked by driving the BACK pins during Reset with a specific pattern. Table 1 is a summary of the modes and their operation.

## Early Data Strobe / Early Bus Acknowledge Mode

DataStrobe maybe asserted at any time during or after the address phase. In Table 1, the cycle in which Data Strobe is asserted is designated cycle $N$. Data Strobe, once asserted, must remain asserted throughout the transaction. The FIFO may not be empty when the system asserts Data Strobe. If the FIFO goes empty in cycle N $+k$, the controller will assert Bus Acknowledge ( $\overline{\mathrm{BACK}}$ ) in the cycle following the one in which the FIFO goes empty $(\mathrm{N}+\mathrm{k}+1)$. The controller accepts the write data in the cycle following the one in which it asserted Bus Acknowledge (cycle $N+k+2$ ). If the FIFO is empty when the Data Strobe is asserted, then $\mathrm{k}=0$. The controller would then assert Bus Acknowledge in the cycle following the one in which Data Strobe was asserted (cycle $\mathrm{N}+1$ ). Data is accepted in the following cycle $(\mathrm{N}+2)$. If the transfer is a burst, Bus Acknowledge continues to be asserted until one cycle before the last data transfer.
Duringreads Data Strobe may occurbefore or after the snoopwindowcloses. Whichever event occurs last is designated cycle N.Data Strobe, once asserted, must remain asserted throughout the transaction. When read data is about to become available, $\overline{\mathrm{BACK}}$ is asserted. This is designated as cycle $\mathrm{N}+\mathrm{k}$. Read data is supplied to the system bus in the following cycle, $\mathrm{N}+\mathrm{k}+1$. The Bus Acknowledge code for valid data is returned even though the data may contain errors. The data is not corrected for single bit errors. The error status bits in the Interrupt Status register are updated two clocks later. An interrupt is generated if enabled.

## Real-Time Data Strobe Mode

Writes are performed by programming the $\overline{\mathrm{BR}} / \overline{\mathrm{FE}}$ output to include the status of the write data FIFO. The system may begin the write transaction with the address phase, but may not assert Data Strobe until the FIFO is known to be empty. In Table 1, the controller asserts $\overline{\mathrm{BR}} / \overline{\mathrm{FE}}$ in cycle N . The system responds with Data Strobe in cycle $N+k$ (k greater than or equal to 1 ) and the controller accepts the data in the same cycle. If the transaction is a burst, data is accepted each clock cycle thereafter until the burst is terminated. Data Strobe, once asserted, must remain asserted throughout the transaction.

Table 1. Bus Acknowledge and Data Strobe Modes

| Mode | Write Action | Write Cycle | Read Action | Read Cycle |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { Early } \overline{\mathrm{DS}} \\ \text { Early } \overline{\mathrm{BACK}} \\ \hline \end{array}$ | System asserts $\overline{\text { DS }}$ | N | System asserts DS \& closes $\overline{\text { SNW }}$ by cycle N | N |
|  | Cntrlr FIFO goes empty | $\mathrm{N}+\mathrm{k},(\mathrm{k} \geq 0)$ | Cntrlr asserts BACK, Error status ignored | N+k |
|  | Cntrlr asserts BACK | N+k+1 | Cntrlr asserts DATA, Error status ignored | N+k+1 |
|  | Cntrlr accepts DATA | N+k+2 |  |  |
| Real-Time DS, | Cntrlr asserts $\overline{\mathrm{BR} / \mathrm{FE}}$ | $\overline{\mathrm{N}}$ | See Table 2 |  |
|  | Systems asserts $\overline{\mathrm{DS}}$, Cntrlr accepts DATA | $\mathrm{N}+\mathrm{k}(\mathrm{k} \geq 1)$ |  |  |
| Early DS, | System asserts DS | N | See Table 2 |  |
|  | Cntrlr FIFO goes empty | $\mathrm{N}+\mathrm{k}(\mathrm{k} \geq 0)$ |  |  |
|  | Cntrlr asserts BACK, Cntrlr accepts DATA | N+k+1 |  |  |
| MBus, $\overline{\mathrm{DS}}$ Gnded | System asserts AS | N | See Table 2 |  |
|  | Cntrlr FIFO goes empty | $\mathrm{N}+\mathrm{k}(\mathrm{k} \geq 0)$ |  |  |
|  | Cntrlr asserts BACK Cntrlr accepts DATA | $\mathrm{N}+\mathrm{k}+1$ |  |  |

Read transactions with the Real-Time Data Strobe mode invoked operate as described in the Real-Time Bus Acknowledge Read modes.

## Early Data Strobe/Real-Time Bus Acknowledge Mode

Data is accepted one clock cycle after Data Strobe is asserted in this mode. Bus Acknowledge is asserted in the same cycle in which the data is accepted (real-time Bus Acknowledge). Referring to Table 1, the system asserts Data Strobe in cycle N. The FIFO goes empty in cycle $\mathrm{N}+\mathrm{k}$. If the FIFO is already empty, k is 0 . The controller asserts Bus Acknowledge and accepts the data in the next cycle ( $\mathrm{N}+\mathrm{k}+1$ ).
Readtransactions with the Early Data Strobe mode invoked operate as described in the Real-Time Bus Acknowledge Readmodes.

## Mbus Mode

DataStrobe is permanently asserted in Mbus mode. The controller operates as if it were in Early Data Strobe Mode. The system asserts Address Strobe in cycle 0. The FIFO goes empty in cycle k. If the FIFO is already empty, k is 0 . The controller asserts Bus Acknowledge and accepts the data in the next cycle ( $\mathrm{k}+1$ ).
Read transactions with the MBus mode invoked operate as described in the Real-Time Bus Acknowledge Readmodes.

## Real-Time Bus Acknowledge Read Modes

For the Real-Time Data Strobe, Early Data Strobe, and Mbus Modes, read operations are the same. During reads for these three modes, the controller responds with a bus acknowledge in the same cycle in which the data is transferred. There are three Real-Time Read Bus Acknowledge modes: Mode 0, Mode 1, and Mode 2. Table 2 summarizes the modes. These modes are invoked by programming the Command register. Refer to the register descriptionsfor details. The timing for the read modes is illustrated in $\mathrm{Fig}_{-}$ ures 1 and 2 .
Mode 0 is intended to be ahigh-performance mode forhigh-speed bus clocks. In this mode, the data bypasses the error correction circuitry and the Bus Acknowledge is asserted as soon as the data becomes available without regard to the error status of the data. Errors are still logged in the status bits. This affords maximum set-up time for the data and the acknowledge. Referring to Table 2, the system asserts Data Strobe and the snoop window closes by cycle N . The controller then supplies data to the bus and asserts BACK in cycle $N+k$, where $k$ is two or greater. If the transaction is a burst, subsequent data may be available in the next cycle or wait states may be inserted depending upon the details of the programmedDRAM timing.


Figure 1. Early and Normal Bus Acknowledge Modes for Reads

Mode 1 always passes the data through the error correctioncircuitryand includes the errorstatus of the data in the Bus Acknowledge (BACK [2] asserted if the data contains an uncorrectable error). Referring to Table 2, the system asserts Data Strobe and the snoop window closes by cycle $N$. The controller then supplies data to the bus and asserts $\overline{\mathrm{BACK}}$ in cycle $\mathrm{N}+\mathrm{k}$, where k is two or greater. If the transaction is a burst, subsequent data may be available in the next cycle or wait states may be inserted depending upon the details of the programmed DRAM timing. Note that since the data passes through the error correction circuitry, the data and the Bus Acknowledge may not meet required set-up times to the clock in highest-speedbus clock systems.
Mode2 always passes the data through the error correction circuitry and includes the error status of the data in the Bus Acknowledge (BACK [2] asserted if the data contains an uncorrectable error). Referring to Table 2, the system asserts Data Strobe and the snoop window closes by cycle $N$. The controller then supplies data to the bus and asserts BACK in cycle $\mathrm{N}+\mathrm{k}$, where k is three or greater. If the transaction is a burst, subsequent data may be available in the next cycle or wait states may be inserted depending upon the detailsof the programmedDRAM timing. Note that since a waitstate is inserted ( k is 3 or greater), the data and the Bus Acknowledgeare asserted early in the cycle and afford maximum set up time to the clock.


Figure 2. Timing of the Three Real-Time Bus Acknowledge Read Modes

Table 2. Real-Time Bus Acknowledge Modes for Reads

| Mode | Read Action | Read Cycle |
| :--- | :--- | :--- |
| Mode 0, Max BACK setup to clock, <br> Error status ignored |  <br> Closes SNW by cycle N | N |
|  | Cntrlr asserts DATA \& BACK <br> DATA not corrected for errors | $\mathrm{N}+\mathrm{k}(\mathrm{k} \geq 2)$ |
| Mode 1, Min BACK setup to clock |  <br> Closes SNW by cycle N | N |
|  | Cntrl asserts DATA \& BACK <br> DATA corrected for errors | $\mathrm{N}+\mathrm{k} \mathrm{(k} \mathrm{\geq 2)}$ |
| Mode 2, Max BACK setup to clock, <br> Wait states inserted as required |  <br> Closes SNW by cycle N | N |
|  | Cntrlr asserts DATA \& BACK <br> DATA corrected for errors | $\mathrm{N}+\mathrm{k} \mathrm{(k} \mathrm{\geq 3)}$ |

## Bus Acknowledges in Transformed Transactions

When a read is transformed, the operation internal to the controller becomes a write. Bus Acknowledge becomes an input and is used as a data strobe to clock the data into the reflective FIFO on each data transfer. The controller will treat the data strobe derived from the incoming bus acknowledge as an early data strobe when programmed in the early bus acknowledge mode. Otherwise the controllerassumes that the data is aligned with the corresponding data strobe derived from the incoming bus acknowledge.
When a write is transformed, the operation converts to a read. In this case, the controller behaves according to the invoked read mode.

## Bus Acknowledge Timing Characteristics

The Bus Acknowledge control signals are bidirectional and maybe driven by the controller or another device on the system bus. Thereforethere are times when no device will be driving this signal line. At high bus speeds, pull-ups may not be sufficient to guarantee that the Bus Acknowledge line will revert in a sufficiently short time to the deasserted state after the controller has ceased driving the line. To guarantee the state of the BACK signal lines at the end of a transaction, the controller first drives the outputsHIGH (deasserted) in the first half of the clock cycle in which Bus Acknowledge is to be deasserted and then three-states these outputs in the secondhalf of this clock cycle. To insure that the Bus Acknowledgesignal lines remain in the deasserted state when no device is driving themfor long periods, pull-ups should be employed. At the beginning of a transaction cycle, Bus Acknowledgeremainsthree-stated until it is to be asserted. Thus in the first acknowledge cycle of a transaction, $\overline{\mathrm{BACK}}$ becomes driven and asserted at the same time. BACK continues to be driven until the end of the transaction cycle and terminates as described above.

## Burst Last

Any read or write burst transaction may be terminated prematurely with the assertion of BLST. BLST must be asserted during the clock cycle in which the last piece of data is transferred. $\overline{\text { BLST }}$ is not internallypipelined into the DRAM controller's input control register. As a result the set-up time for BLST to the clock will be greater than the other control signals and it will prove more useful in slower bus systems ( 25 MHz and 33 MHz ). Systems that require the data bus to go three-state in the next cycle must also deassert Data Strobe ( $\overline{\mathrm{DS}}$ ) when asserting $\overline{\mathrm{BLST}}$.

## DRAM Interface

The DRAM array is 128 data bits wide. This data is subdivided into banks: 4 banks of 32 bits each for the 32-bit EDC version and two banks of 64 bits each for the 64-bit EDC version. Each bank includes the associated error check bits: 7 bits for the 32-bit EDC version and 8 bits for the 64 -bit EDC version. The DRAM array is dividedin depth into blocks. Each block may be populated with different DRAM chip sizes, however, all DRAM chips in a given block must have the same depth. From one to four blocks may be populated with DRAM, however there are certain restrictions as given in other sections.
The DRAM interface consists of a bidirectional data bus for each DRAM bank, plus a bidirectional bus for the associated error detection and correction check bits. There is also a set of bankassociatedwrite/read control outputs. The DRAM blocks are controlled by separate $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ control outputs. There is one $\overline{\text { RAS }}$ and one $\overline{\text { CAS }}$ for each block. The entire DRAM array is addressed through one set of 12 row/column multiplexed address lines. The row/column partition is dictated by the DRAM that populates a particular block.

## DRAM Interface for the 32-Bit EDC

The controller supports an organization of DRAM that is 156 bits wide (four banks each consisting of 32 bits of data plus 7 error check bits) and up to four blocks deep. Each block is controlled by separate $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ signals $(\overline{\mathrm{RAS}}[3: 0], \overline{\mathrm{CAS}}[3: 0])$. Each Bank is controlled by separate read/write signals (R/W[3:0]). The DRAM address outputs from the controller module consists of a 12-bit row/columnmultiplexed bus. This bus is intended to drive a symmetrical set of address driver devices, which in turn drive the DRAM array address lines. Timing for the RAS and $\overline{\text { CAS outputs }}$ as well as other DRAM related timing is programmable. A representation of the DRAM organization is shown in Figure 3.
Each square in Figure 3 represents a bank of memory that is 32 data bits wide plus 7 check bits. A block is a column of four banks totalling 128 data bits wide plus 28 check bits. Each block is controlled by dedicated RAS and CAS signals. With 12 multiplexed row/column address lines, each bank can be up to 16 megabits deep. The row/columnaddressmultiplexingis programmable. The controller supports 256 K -, 1 M -, 4 M -, and 16 M -deep DRAMs.

## DRAM Interface for the 64-Bit EDC

This controller supports an organization of DRAM that is 144 bits wide (two banks each consisting of 64bits of data plus 8 error check bits) and up to four blocks deep. Each block is controlled by separate $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ signals ( $\overline{\mathrm{RAS}}[3: 0], \overline{\mathrm{CAS}}[3: 0]$ ). Each bank is con-


Figure 3. DRAM Configuration for the CYM7232
trolledbyseparate read/write signals ( $\mathrm{R} / \mathrm{W}[1: 0]$ ). Addressoutputs, $\overline{\text { RAS }}$ and CAS outputs and DRAM timing is identical to that in the 32-bit EDCversion. A representation of the DRAMorganization is shown in Figure 4.
Eachsquare in Figure 4represents abank of memory that is 64 data bits wide plus 8 check bits. A block is a column of two banks totaling 128 data bits wide plus 16 check bits. Each block is controlled by dedicated $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ signals. With 12 multiplexed row/columnaddress lines, each bank can be up to 16 megabits deep. As in the 32-bit EDC version, the row/column address multiplexing is programmable. The controller supports 256 K -, $1 \mathrm{M}-, 4 \mathrm{M}-$, and 16M-deepDRAMs.

## DRAM Block Programming and Address Recognition

The DRAM block population is specified through a set of fields in the Command register. The block population field specifies which Blocksare populated. For each block there are two fields that specify the address range of the block: the address location of the block (Block Placement), and the address comparison mask (Block Mask). The type of DRAM with which the block is populated is specified by the Population Code. Refer to the registerdescription forprogramming details.
The Block Placement fields and the Block Mask fields are used to generate address compare signals which determine if the main memory is being addressed from the system bus. Each block comparison is accomplished by doing a bit by bit exclusive OR of the contents of the Block Placement register with system bus address. The bit by bit comparisons are then masked as specified in the Block Mask register and finally combined to produce a compare


Figure 4. DRAM Configuration for the CYM7264
result. If any of the four compare results, one from each block, are true, then the controller responds to the memory transaction request by generating DRAM timing signals to the appropriate block. If there is no valid comparison, the controller remainsinactive. This programming therefore positions the main memory in the system address space. Note that there is no check to assure that the Block Placement and Block Mask values are consistent.

## DRAM Interface Signals

## CYM7232 - 32-bit EDC

The module interface to the DRAM array is made through the signals described below.
DDA[31:0] - Data Bus (Bank 0) DDA[31:0] forms a 32-bit data bus that is connected to bank 0 in every populated block.
DDB [31:0] - Data Bus (Bank 1) DDB[31:0] forms a 32-bit data bus that is connected to bank 1 in every populated block.
DDC[31:0] - Data Bus (Bank 2) DDC[31:0] forms a 32-bit data bus that is connected to bank 2 in every populated block.
DDD [31:0] - Data Bus (Bank 3) DDD[31:0] forms a 32-bit data bus that is connected to bank 3 in every populated block.
EDA[6:0] - Check Bus (Bank 0) EDA[6:0] forms a 7-bit error check bit bus that is associated with the data on DDA[31:0].
EDB[6:0] - Check Bus (Bank 1) EDB[6:0] forms a 7-bit error check bit bus that is associated with the data on DDB [31:0].
EDC[6:0] - Check Bus (Bank 2) EDC[6:0] forms a 7-bit error check bit bus that is associated with the data on DDC[31:0].
EDD[6:0] - Check Bus (Bank 3) EDD[6:0] forms a 7-bit error check bit bus that is associated with the data on DDD[31:0].
ADRS[11:0] - Address Bus. ADRS is a 12-bit row/column multiplexed address bus that supplies the address to the DRAM to access the proper 128 -bit data word. The multiplexing is programmable for different depths of DRAM.
$\mathbf{R} / \overline{\mathbf{W}}[3: 0]$ - Read/write control. $\mathrm{R} / \overline{\mathrm{W}}[3: 0]$ are the read/write controls for the four banks of the DRAM array. R/W0 controls read/ write for all blocks of DDA[31:0], R/W 1 controls read/write for all
blocks of DDB[31:0], R/W 2 controls read/write for all blocks of DDC[31:0], and R/W3 controls read/write for all blocks of DDD[31:0].
$\overline{\text { RAS }}[3: 0]$ - These signals are the four $\overline{\text { RAS }}$ outputs to control each block of the DRAM.
$\overline{\text { CAS }}$ [3:0] - These signals are the four $\overline{\text { CAS }}$ outputs to controleach block of the DRAM.
The address bus, ADRS[11:0], RAS[3:0], CAS[3:0], and R/W[3:0] should be connected through a set of drivers to the appropriate DRAM inputs. The driver configuration is dependent upon the capacitance that must be driven.
The data bus, check bus, and read/write control signals are connected across the DRAM array. DDA[31:0] and EDA[6:0] are connected to the data I/O of all the Bank 0 DRAMs. The Bank 0 DRAMs are the top row of DRAMs in Figure 3.R/W 0 is connected to the Write Control input of all the Bank 0 DRAMs. DDB [31:0] and EDB[6:0] are connected to the data I/O of all the Bank 1 DRAMs. The bank 1 DRAMs are the second row of DRAMs. $\mathrm{R} / \overline{\mathrm{W}} 1$ is connected to the Write Control input of all the Bank 1 DRAMs. This connection pattern continues with Banks 2 and 3.
$\overline{\text { RAS }} 0$ and $\overline{\text { CAS }} 0$ are connected to the $\overline{\text { RAS }}$ and $\overline{\mathrm{CAS}}$ inputs respectively of all of the DRAMs of Block 0 . Block 0 is the left column of DRAMs in the array in Figure 3. Note that each block consists of Banks0 through 3. Similarly, RAS1 and CAS1 are connected to the $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ inputs respectively of all of the DRAMs of Block 1. This connection pattern continues through Block 3 .

## CYM7264 - 64-bit EDC

The module interface to the DRAM array is made through the signals described below.
DDA[63:0] - Data Bus (Bank 0) DDA[63:0] forms a 64-bit data bus that is connected to bank 0 in every populated block.
DDB [63:0] - Data Bus (Bank 1) DDB[63:0] forms a 64-bit data bus that is connected to bank 1 in every populated block.
EDA[7:0] - Check Bus (Bank 0) EDA[7:0] forms an 8-bit error check bit bus that is associated with the data on DDA[63:0].
EDB [7:0] - Check Bus (Bank 1) EDB[7:0] forms an 8-bit error check bit bus that is associated with the data on DDB[63:0].
ADRS[11:0] - Address Bus. ADRS is a 12-bit row/column multiplexed address bus that supplies the address to the DRAM to access the proper 128 -bit data word. The multiplexing is programmable for different depths of DRAM.
$\mathbf{R} / \overline{\mathbf{W}}[1: 0]$ - Read/write control.R/W$[1: 0]$ are the read/write controls for the two banks of the DRAM array. R/W0 controls read/ write for all blocks of DDA[63:0],R/W1 controls read/write for all blocks of DDB[63:0],
$\overline{\text { RAS }}$ [3:0] - These signals are the four $\overline{\text { RAS }}$ outputs to control each block of the DRAM.
$\overline{\text { CAS }}$ [3:0] - These signals are the four $\overline{\mathrm{CAS}}$ outputs to controleach block of the DRAM.
The address bus, ADRS[11:0], RAS[3:0], CAS[3:0], and R/W[1:0] should be connected through a set of drivers to the appropriate DRAM inputs. The driver configuration is dependent upon the capacitance that must be driven.
The data bus, check bus and read/write control signals are connected across the DRAM array. DDA[64:0] and EDA[7:0] are connected to the data I/O of all the Bank 0 DRAMs. The Bank 0 DRAMs are the top row of DRAMs in Figure 4.R/W0 is connected to the Write Control input of all the Bank 0 DRAMs. DDB[63:0]
and $\operatorname{EDB}[7: 0]$ are connected to the data I/O of all the Bank 1 DRAMs. R/W[1] is connected to the read / write control inputs of all of the DRAMs of Bank 1.
$\overline{\text { RAS }} 0$ and $\overline{\text { CAS }} 0$ are connected to the $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ inputs respectively of all of the DRAMs of Block 0 . Block 0 is the left column of DRAMs in the array in Figure 4. Note that each block consists of Bank 0 and Bank 1. Similarly, RAS1 and CAS1 are connected to the RAS and CAS inputs respectively of all of the DRAMsof Block 1.

## DRAM Timing

The system bus clock rate determines the DRAM timing through an internal phase lock loop. The clock multipliers can be programmedby the user to select an internal clock of $1,2,3$, or 4 times the input system bus clock. Along with the multiplier selection, the appropriate phase lock loop is selected to generate either an $80-\mathrm{MHz}$ or $100-\mathrm{MHz}$ (or $99-\mathrm{MHz}$ ) internal clock. This selection is shown in Table 3. There are two versions, -H and -S. The -H versionpermits the use of the higher clock frequency multiples for maximumperformance.

Table 3. Clock Multiplier Selection and Required PLL Frequency

| Bus <br> Clock <br> $(\mathbf{M H z})$ | Clock Multiplier <br> Coding | Phase Lock <br> Loop <br> Frequency <br> $(\mathbf{M H z})-\mathbf{H}$ | Phase Lock <br> Loop <br> Frequency <br> $(\mathbf{M H z})-\mathbf{S}$ |
| :---: | :---: | :---: | :---: |
| 40 | $01(2 \mathrm{x})$ | 80 | 80 |
| 50 | $00(2 \mathrm{x} / 1 \mathrm{x})$ | 100 | 50 |
| 33 | $10(3 \mathrm{x} / 2 \mathrm{x})$ | 99 | 66 |
| 25 | $11(4 \mathrm{x} / 3 \mathrm{x})$ | 100 | 75 |

The phase lock loops should be operated close to their center frequency to guarantee operation. Therefore, only the bus frequencies listed should be used. Refer to the PLL[1:0] field in the Command registerfor programming details.
DRAM timing is fully programmable through internal registers. The resolution of the timing is equal to the period of the internal clock. (This is normally twice the bus clock frequency for 40 - and $50-\mathrm{MHz}$ bus speeds.) The parameters listed in Table 4 are programmable.

Table 4. DRAM Programmable Timing Parameters

| Parameter | Description |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{AR}}$ | Address to $\overline{\mathrm{RAS}}$ assertion |
| $\mathrm{t}_{\mathrm{RAM}}$ | $\overline{\mathrm{RAS}}$ to multiplexed address |
| $\mathrm{t}_{\mathrm{MAC}}$ | Multiplexed address to $\overline{\mathrm{CAS}}$ |
| $\mathrm{t}_{\mathrm{RAS}}$ | $\overline{\mathrm{RAS}}$ pulse width |
| $\mathrm{t}_{\mathrm{RPR}}$ | $\overline{\mathrm{RAS}}$ pre-charge width |
| $\mathrm{t}_{\mathrm{CP}}$ | $\overline{\mathrm{CAS}}$ pre-charge width |
| $\mathrm{t}_{\mathrm{DC}}$ | FIFO data delay to $\overline{\mathrm{CAS}}$ |
| $\mathrm{t}_{\mathrm{RIN}}$ | $\overline{\mathrm{RAS}}$ completion during non-reflective inhibit |
| $\mathrm{t}_{\mathrm{ENR}}$ | Enable delay on read |
| $\mathrm{t}_{\mathrm{ENW}}$ | Enable delay on write |

Refer to the timing diagrams at the end of this data sheet for the timingdefinitions. Refer to the Register Descriptions for details.

## Refresh and Scrubbing

Refreshrequirements vary depending on the density and organization of the DRAM chips in the system. However, rows must be refreshedat the same interval (approximately every 15 mic croseconds the next row is refreshed). The refresh requests are generated by two cascaded counters. A programmable 7-bit counter divides CLK down to create a 1-MHz clock signal. This clock is further divided by a 4 -bit, modulo 15 counter, to generate a refresh request every $15 \mu \mathrm{sec}$. These refresh requests are synchronouslyarbitrated with memory requests.
The Refresh Address counter is advanced by one row every refresh request. The column address forms the next most significant portion of the refresh address. After all rows are refreshed and scrubbed at the same column address, the column count advances andall rows are then refreshed at the next column address. The row and column address counters are each 12 bits long spanning 16 Mbits.
All four banks of a given block are scrubbed simultaneously at a particular address. All error correction channels in the controller are used in parallel ( 4 channels in CYM7232, 2 channels in CYM7264). While one of the four DRAM blocks is scrubbed, the other three blocks undergo normal refresh. The 2-bit Scrub Block counter advances after all rows and columns in a particular block are refreshed so that the next block can be scrubbed. A fully populatedmemory using 16-Mbit devices to achieve 1-gigabyte capacity is scrubbed in little more than 15 minutes. When an error is detected during scrubbing operations, the correction address will be copied from the Refresh Address counter to the Error Location register. (Note that when an error occurs in a normal read operation, the corrected data is not written back into the memory array. Data is corrected inside the DRAMs during scrubbing cycles only.) When an error occurs during refresh/scrubbing operations the refresh cycle (i.e., a read to check for errors) is turned into a scrub cycle (i.e., read-modify-write to correct the errors).
Each block of memory may be populated with different sized DRAM components however, all banks within a given block must be populated with the same depth memory chip. For simplicity, the Refresh Address counter treats every block as if it were populated with DRAMs of maximum ( $16-\mathrm{Mbit}$ ) capacity. When refreshing smallermemories, the same address location will be scrubbed multiple times before the counter advances to the next location.

## Refresh Modes

There are two modes of refresh/scrubbing. The four $\overline{\text { RAS }}$ signals are staggered differently in each mode. Staggering prevents noise problems when switching current simultaneously to multiple blocks of DRAM.

## Staggered $\overline{\text { RAS }}$

The onset of each $\overline{\mathrm{RAS}}$ signal is staggered by one bus clock (four bus clocks overall) in the first mode. Once all $\overline{\mathrm{RAS}}$ lines are asserted a single CAS signal is selected for presentation to the scrubbedblock of memory. The strobe signal used to enable clocking of the scrubbed data into the controller is also delayed by an amount equal to the staggered $\overline{\mathrm{RAS}}$ delay.

## Mutually Exclusive $\overline{\text { RAS }}$

Some SIMMs are constructed with multiple sections of $\overline{\text { RAS }}$ enabled DRAM (i.e., common CAS lines across sections) The controller offers a second non-overlapping RAS refresh mode that supports these SIMMs. This is essential so that the CAS that is asserted for the scrub operation will enable only the required SIMM section. Should this type of DRAM SIMM be used, pairs of blocks would be $\overline{\mathrm{RAS}}$ enabled during refresh or normal DRAMaccesses.

Each block pair would share a common $\overline{\mathrm{CAS}}$. The controller may be configured to internally OR the appropriate $\overline{\mathrm{CAS}}$ pairs to produce a single CAS output for each pair of blocks. Refresh in the non-overlapping $\overline{\operatorname{RAS}}$ mode is longer than that of the staggered $\overline{\text { RAS }}$ refresh mode. Refer to the RegisterDescriptions for details.

## Initialization

The DRAM is initialized when the INIT command is given. The DRAMs are energized with $16 \overline{\text { RAS }}$ only cycles. All of DRAM are then filled with zeros and the associated error check bits.

## Diagnostic Features

For diagnostic purposes, the DRAM error check bits may be read or written by the system. The error check bits may be accessed by reading the EDC registers at any time. The error check bit fields will contain the error check bits from the previous DRAM read cycle. Error check bits may be directly written to DRAM by first writing the desired check bits to the Write Check Bit register and then setting the appropriate control bit in the Command register. All subsequent DRAM writes will write the check bits from this register. Clearing the control bit will return the check bit source to the data path's write error check bit generation circuitry.

## Bus Interface Signal Description

D[63:0] - Data. During the data phase, D[63:0] contains the transactionsdata.
DP[7:0] - Data Parity.During the dataphase, DP[7:0] reflects the parity of the transaction's data. During the address phase, $\mathrm{DP}[7: 0]$ is ignored and the outputs are three-stated. Data parity is checked only over those bytes that are enabled. During a data phase write, $\mathrm{DP}[7: 0]$ are inputs, receiving the parity as transferred across the bus. During a data phase read, $\mathrm{DP}[7: 0]$ are outputs, indicating the parity of the data that has been applied to the bus. The parity output is enabled only when the relevant data byte is enabled. The parity outputs remain three-stated when the parity is disabled. The parity'ssense (i.e., odd/even and enable/disable) is specified by the ParityMode bits, PM[2:0]. DP[7:0] are assigned as given in Table 5.

Table 5. Data Parity Assignments

| Data Parity | Data Byte |
| :---: | :---: |
| DP0 | $\mathrm{D}[7: 0]$ |
| DP1 | $\mathrm{D}[15: 8]$ |
| DP2 | $\mathrm{D}[23: 16]$ |
| DP3 | $\mathrm{D}[31: 24]$ |
| DP4 | $\mathrm{D}[39: 32]$ |
| DP5 | $\mathrm{D}[47: 40]$ |
| DP6 | $\mathrm{D}[55: 48]$ |
| DP7 | $\mathrm{D}[63: 56]$ |

PMD [2:0] - Parity Mode. The Parity Mode bits specify the parity computationalgorithm and identify those signals that participate in the parity computation. They must be asserted during the addressphase and held valid during the entire transaction. The parity modeselection is applied to both the address and data buses. These bits are defined below.

| $\frac{\text { PM2 }}{0}$ |  |
| :---: | :--- |
| 1 | Odd Parity Computed |
| Even Parity Computed |  |
| $\frac{\text { PM1 }}{0}$ |  |
| 1 | Data Parity Disabled |
| Data Parity Computed |  |

## $\frac{\text { PM0 }}{0} \quad$ Address Parity Disabled <br> 1 Address Parity Computed

A[35:0] - Address. During the address phase, the system will supply the transaction's address on A[35:0] and assert AS.
AP[3:0] - AddressParity. During the address phase, the lowest 32 bits of the transaction's address can be checked for parity. The system can generate a set of parity inputs $\mathrm{AP}[3: 0]$ that correspond to $A[31: 0]$. Parity is not supported for $A[35: 32]$. The parity's sense (i.e.,odd/even and enable/disable) is specified by the Parity Mode bits, $\mathrm{PM}[2: 0]$. Note that the parity mode bits also define the parity mode for the data bus. AP[3:0] are assigned as given in Table 6.

Table 6. Address Parity Assignments

| Address Parity | Address Byte |
| :---: | :---: |
| AP0 | $\mathrm{A}[7: 0]$ |
| AP1 | $\mathrm{A}[15: 8]$ |
| AP2 | $\mathrm{A}[23: 16]$ |
| AP3 | $\mathrm{A}[31: 24]$ |

TYPE[5:0] - Transaction Type. During the address phase, TYPE[5:0] specify the Transaction Type (see Table 7). These are synchronousinputs. Note that the TYPE input may be changed on a transaction by transaction basis, consequently, different processors may be mixed within the system.

Table 7. Type Interpretation

| Type Bits |  |  |  |  | Data Size | Transaction Type |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |  |
| 0 | 0 | X | X | X | 0 | Any | Write |
| $\mathbf{0}$ | X | X | X | X | 1 | Any | Read |
| 1 | 0 | X | X | X | 0 | Default Burst | Write |
| 1 | X | X | X | X | 1 | Default Burst | Read |
| X | X | X | X | 0 | X | $\geq$ Bus Width | Sequential Burst Order |
| X | X | X | X | 1 | X | $\geq$ Bus Width | Intel Burst Order |
| X | X | X | 0 | X | X | Any | Size [3:0] are Size Bits |
| 0 | X | X | 1 | X | X | $\leq$ Bus Width | Size [7:0] are Byte Enables |
| X | X | 0 | X | X | X | Any | Little-EndianBus |
| X | X | $\mathbf{1}$ | X | X | X | Any | Big-EndianBus |
| 0 | 1 | X | X | X | 0 | Any | Posted Write |
| $\mathbf{1}$ | 1 | X | X | X | 0 | Default Burst | Posted Write |

TYPEO - Read/Write. When 0, this bit indicates the transaction is a write. When 1 , this bit indicates the transaction is a read.
TYPE1 - Burst Order. Given a system bus of width $\mathbf{N}$ bytes ( $\mathbf{N}=$ 4 or 8), any transaction as specified by the SIZE input which is greater than N constitutes a burst. Thus transactions of double words ( 8 bytes) and larger are bursts for a 32 -bit bus and transactions of 16 bytes and larger are bursts for a 64 -bit bus. The maximum burst length is 128 bytes. During bursts the lowest order bits of the address input are ignored. $\mathrm{AD}[1: 0]$ are ignored for a 32 bit bus system and $\mathrm{AD}[2: 0]$ are ignored for a 64 bit bus system. This is the alignment constraint.
The next higher set of address inputs are loaded into a counter, which generates the proper address as the burst proceeds. The counterlength is given in Table 8. The generated burstaddresswill
wraparound at the cache line end and complete the burst access for the remainder of the cache line.

Table 8. Burst Counter Length

| Burst Length <br> (bytes) | Burst Counter Length <br> for 32-Bit Bus (bits) | Burst Counter <br> Length for 64-Bit <br> Bus (bits) |
| :---: | :---: | :---: |
| 8 | 1 | Not Burst |
| 16 | 2 | 1 |
| 32 | 3 | 2 |
| 64 | 4 | 3 |
| 128 | 5 | 4 |

A new address, in which the burst counter serves as the lowest portion, is formed. The counter extends the length of address bits as shown in Table 8 and starts at AD2 for a 32-bit system bus and at AD3 for a 64 -bit system bus. All higher address bits (above the counter)remain fixed throughout the bursttransaction and are not affected by rollover of the burst counter. As an example, for a 64 -bit system bus and a SIZE of 64 bytes, the system ignores $\mathrm{AD}[2: 0]$, fixing these bits at $0 . \mathrm{AD}[5: 3]$ form the internal burst counter starting from the address as transferred over the system bus, and $A D[35: 6]$ remain fixed as originally input. This address generationis shown for this example in Table 9.

Table 9. Burst Address Example

| AD[35:6] | $\mathrm{AD}[5: 3]$ | $\mathrm{AD}[2: 0]$ |
| :---: | :---: | :---: |
| Fixed | Counter | 000 |

When TYPE1 $=0$ the burst order is sequential. Subsequent addresses are generated by sequentially incrementing the bits of the addresswithin the range of the burst counter as determined above. After reaching the address in which all burst counter bits are ones, the counter wraps around to zero. Higher-order addresses remain fixed.
WhenTYPE1 = 1 the burst counter increments in the non-sequential fashion characteristic of Intel processors. In all other respects, the address for the burst is the same as that in the sequential case. The non-sequential burst counter algorithm extends the Intel scheme to any length burst. The nonsequential counting starts at the address specified by the address bus input. The counter bits are then incremented in the following fashion:

## 1. the lowest-order bit always toggles,

2. a bit toggles only if the next lowest order bit in the counter is toggling for the second time (independent of its value).
For example, if the burst counter is 3 bits in length ( $\mathrm{AD}[5: 3]$ as above) and begins at address 101 , then the counting sequence is
$101,100,111,110,001,000,011,010$
Notice that in this counting sequence, higher-orderbits change the least often and therefore result in a minimum number of DRAM page mode accesses.
TYPE2 - SIZE Interpretation. The SIZE bits have twoalternative interpretations. When TYPE2 $=0$, the transaction length in bytes is given by the value of SIZE[3:0]. When TYPE2 $=1$, the byte(s) that are enabled in the transaction are specified when their respective size bits are asserted low (e.g., SIZE[N] means BYTE[N] participatesin the transaction). For elaborationsee the SIZE[7:0] definition.

TYPE3 - Little Endian/Big Endian. Processorsmay define the position of BYTE 0 on the bus in either of two ways. Either BYTE 0 appears as the lowest byte on the bus ( $\mathrm{D}[7: 0]$ - little endian, TYPE3 $=0$ ) or BYTE 0 appears as the highest byte on the bus (big endian - D[M:M-7], where $\mathrm{M}=\mathrm{Bw}-1$. Bw is the bus width in bits, TYPE3 $=1$ ). For elaboration see the definition of the SIZE[7:0] bits.
TYPE4 - Write Posting. When TYPE4 $=1$, the write data is posted into the Write FIFO, where it remains until the next read is completed. This can be used to postpone the actual DRAM write until after the DRAM read is completed, thereby speeding cache linefills.
TYPE5 - Default Burst Mode. When TYPE5 $=0$, the transaction'ssize is specified by SIZE[7:0] (which are interpreted according to TYPE2). When TYPE5 $=1$, the transaction's size is specified by the default burst size programmed into the Command register. The burst size defaults to this value regardless of TYPE5 during reflective reads transformed into writes and writes transformedto reads for ownership.
SIZE[7:0] - Transaction Size. During the address phase, SIZE[3:0] specify the number of bytes to be transferred during a bus transaction. These are synchronous inputs. SIZE[7:4] are an extended size control used to support byte enabled transfers. The expanded definition is compatible with $\mathbf{i 4 8 6}, \mathbf{i 8 6 0}$, SPARC, MIPS, 88 K and 68040 processors. The interpretation of SIZE is determinedby TYPE2 as in Table 10through Table 16. Note that forsize specificationsthat are larger than the system bus size, the Transaction Size specifies the internal burst address generation wraparound.

Table 10. Size Interpretation with TYPE2 $=0$, SIZE[7:4] = XXXX

| SIZE 3 | SIZE 2 | SIZE 1 | SIZE 0 | Transaction Size |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Byte |
| 0 | 0 | 0 | 1 | Halfword (2 Bytes) |
| 0 | 0 | 1 | 0 | Word (4 Bytes) |
| 0 | 0 | 1 | 1 | Doubleword (8 Bytes) |
| 0 | 1 | 0 | 0 | 16-Byte Burst |
| 0 | 1 | 0 | 1 | 32-Byte Burst |
| 0 | 1 | 1 | 0 | 64-Byte Burst |
| 0 | 1 | 1 | 1 | 128-Byte Burst |
| 1 | 0 | 0 | 0 | 32-Byte Burst |
| 1 | 0 | 0 | 1 | 32-Byte Burst |
| 1 | 0 | 1 | 0 | 64-Byte Burst |
| 1 | 0 | 1 | 1 | 64-Byte Burst |
| 1 | 1 | 0 | 0 | Doubleword (8 Bytes) |
| 1 | 1 | 0 | 1 | Word (4 Bytes) |
| 1 | 1 | 1 | 0 | Halfword (2 Bytes) |
| 1 | 1 | 1 | 1 | Byte |

Two interpretations are offered in the above table to support SPARC MBus and Motorola 88 K processors.

Table 11. 64 Bit Bus Address Interpretation Size $=1$ Byte

| A2 | A1 | A0 | Byte \# | Big Endian | Little Endian |
| :---: | :---: | :---: | :---: | :--- | :--- |
| $\mathbf{0}$ | 0 | 0 | 0 | $\mathrm{D}[63: 56]$ | $\mathrm{D}[7: 0]$ |
| 0 | 0 | 1 | 1 | $\mathrm{D}[55: 48]$ | $\mathrm{D}[15: 8]$ |
| 0 | 1 | 0 | 2 | $\mathrm{D}[47: 40]$ | $\mathrm{D}[23: 16]$ |
| 0 | 1 | 1 | 3 | $\mathrm{D}[39: 32]$ | $\mathrm{D}[31: 24]$ |
| 1 | 0 | 0 | 4 | $\mathrm{D}[31: 24]$ | $\mathrm{D}[39: 32]$ |
| 1 | 0 | 1 | 5 | $\mathrm{D}[23: 16]$ | $\mathrm{D}[47: 40]$ |
| 1 | 1 | 0 | 6 | $\mathrm{D}[15: 8]$ | $\mathrm{D}[55: 48]$ |
| 1 | 1 | 1 | 7 | $\mathrm{D}[7: 0]$ | $\mathrm{D}[63: 56]$ |

Table 12. 64 Bit Bus Address Interpretation Size $=2$ Bytes

| A 2 | A 1 | A 0 | Halfword \# | Big Endian | Little Endian |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | X | 0 | $\mathrm{D}[63: 48]$ | $\mathrm{D}[15: 0]$ |
| 0 | 1 | X | 1 | $\mathrm{D}[47: 32]$ | $\mathrm{D}[31: 16]$ |
| 1 | 0 | X | 2 | $\mathrm{D}[31: 16]$ | $\mathrm{D}[47: 32]$ |
| 1 | 1 | X | 3 | $\mathrm{D}[15: 0]$ | $\mathrm{D}[63: 48]$ |

Table 13. 64 Bit Bus Address Interpretation Size $=\mathbf{4}$ Bytes

| A2 | A1 | A0 | Word \# | Big Endian | Little Endian |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | X | X | 0 | $\mathrm{D}[63: 32]$ | $\mathrm{D}[31: 0]$ |
| 1 | X | X | 1 | $\mathrm{D}[31: 0]$ | $\mathrm{D}[63: 32]$ |

Table 14. 32 Bit Bus Address Interpretation Size $=1$ Byte

| A2 | A1 | A0 | Byte \# | Big Endian | Little Endian |
| :---: | :---: | :---: | :---: | :--- | :--- |
| X | 0 | 0 | 0 | $\mathrm{D}[31: 24]$ | $\mathrm{D}[7: 0]$ |
| X | 0 | 1 | 1 | $\mathrm{D}[23: 16]$ | $\mathrm{D}[15: 8]$ |
| X | 1 | 0 | 2 | $\mathrm{D}[15: 8]$ | $\mathrm{D}[23: 16]$ |
| X | 1 | 1 | 3 | $\mathrm{D}[7: 0]$ | $\mathrm{D}[31: 24]$ |

Table 15. 32 Bit Bus Address Interpretation Size $=2$ Bytes

| A2 | A 1 | A 0 | Half- <br> Word \# | Big Endian | Little Endian |
| :--- | :---: | :---: | :---: | :--- | :--- |
| X | 0 | X | 0 | $\mathrm{D}[31: 16]$ | $\mathrm{D}[15: 0]$ |
| X | 1 | X | 1 | $\mathrm{D}[15: 0]$ | $\mathrm{D}[31: 16]$ |

Table 16. Size Interpretation with TYPE2 $=1$

|  |  |  |  |  |  |  | Transaction <br> Big Endian | Transaction <br> Little Endian |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |  |
| X | X | X | X | X | X | X | $\mathbf{0}$ | $\mathrm{D}[63: 56]$ | $\mathrm{D}[7: 0]$ |
| X | X | X | X | X | X | $\mathbf{0}$ | X | $\mathrm{D}[55: 48]$ | $\mathrm{D}[15: 8]$ |
| X | X | X | X | X | 0 | X | X | $\mathrm{D}[47: 40]$ | $\mathrm{D}[23: 16]$ |
| X | X | X | X | 0 | X | X | X | $\mathrm{D}[39: 32]$ | $\mathrm{D}[31: 24]$ |
| X | X | X | $\mathbf{0}$ | X | X | X | X | $\mathrm{D}[31: 24]$ | $\mathrm{D}[39: 32]$ |
| X | X | $\mathbf{0}$ | X | X | X | X | X | $\mathrm{D}[23: 16]$ | $\mathrm{D}[47: 40]$ |
| X | 0 | X | X | X | X | X | X | $\mathrm{D}[15: 8]$ | $\mathrm{D}[55: 48]$ |
| 0 | X | X | X | X | X | X | X | $\mathrm{D}[7: 0]$ | $\mathrm{D}[63: 56]$ |

Processorsgenerally require their byte enable signals to be contiguous. No checking is performed to distinguish invalid combinationsfrom valid combinations.
$\overline{\mathbf{A S}}$ - Address Strobe. This signal is asserted by the bus master during the address phase of the transaction. The address and transaction attributes are strobed into the Controller Module during the addressphase. The address phase is one clock cycle long and is normally followed by one or more data phases.
$\overline{\mathbf{D S}}$ - Data Strobe. This signal is asserted by the bus master to begin the data phase of the transaction. Data strobe is recognized in certain modes and can be used by the system to delay the onset of the transaction. If the transaction is a burst, data strobe can not be used to interrupt or delay individual data phases of the burst. Data Strobe may be permanently asserted in those applications that do not need this function. Refer to the section on Bus Acknowledge and Data Strobe Modes for details.
$\overline{\text { BLST }}$ - Burst Last. The burst length is specified by SIZE[3:0] or the programmed default burst length by way of the TYPE input during the address phase of every transaction. $\overline{\text { BLST }}$ may be used by the bus master to override the default or SIZE specified burst length by prematurely terminating the bus transaction. BLST must be asserted in the same cycle as the last data transfer. Note that BLST is not a pipelined signal and therefore has an earlier set-up time than the other control signals.
$\overline{\text { INH }}$ - Inhibit. This signal may be asserted by a cache controller in multiprocessing environments to abort a bus transaction already in progress. When INH is received before the snoopwindowends, the operation is terminated. If the transaction is a memory read, no data is transferred over the system bus while the snoop window is open. If the transaction is a memory write and data has already been transferred, the internal FIFOs are cleared. Inhibit may be used to prematurely terminate I/O operations before data is transferred. INH should not be asserted after the snoop window closes.
TRC - Transform Cycle. This signal, when asserted along with $\overline{\mathrm{INH}}$, transforms an inhibited read cycle into a write cycle (reflective) or an inhibited write cycle into a read cycle (read-for-ownership). Transformed transactionsuse the programmed default burst length and ignore the SIZE specified in the original transaction. The burst begins at the address specified at the transaction start.
$\overline{\text { SNW }}$ - Snoop Window. This input may be used todefine the duration of the snoop window. Operations may be inhibited and transformed in any cycles in which this signal is asserted. As an alternative, the duration of the snoop window may be defined by an internalcounter.
$\overline{\text { RSTIN }}$ - Reset In. This signal is used to reset the controller. The signal must last for at least four clocks. This signal is internally synchronized to the bus clock.
BACK [2:0] - Bus Acknowledge. These signalssupplythe transaction acknowledge to the bus master. They are defined in Table 17. Thesesignals alsoreceive acknowledges from the systemduringreflective reads thereby acting as data strobes. During system reset $\overline{\text { BACK }}[2: 0]$ act as inputs to program bus acknowledge modes and select the source of the snoop window signal.
$\overline{\mathrm{BACK}}[2: 0]$ are used as inputs during Reset to select the Bus Acknowledge and Data Strobe modes as well as the source of the snoop window determination (internal counter/SNW external input). BACK[2:0] must be driven according to Table 18 and Table 19 when Reset is asserted to invoke the desired mode.

Table 17. $\overline{\text { BACK }}$ [2:0]

| $\overline{\overline{\text { BACK}}} \overline{\overline{\text { ERR }}}$ | $\overline{\overline{B A C K}} 1$ <br> $\overline{\mathbf{A C K}}$ | $\overline{\text { BACK0 }}$ <br> $\overline{\text { RTY }}$ | Definition |
| :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | Valid Data Transfer |
| 0 | 0 | 1 | Uncorrectable <br> Read Error |
| 1 | 1 | 1 | Wait States |
| Three-state | Three-state | Three-state | Idle Cycles |

Table 18. $\overline{\text { BACK }}[1: 0]$ Inputs When $\overline{\text { RSTIN }}$ is Asserted

| $\overline{\text { BACK1 }}$ | $\overline{\text { BACK }}$ | $\overline{\text { DS Mode }}$ | $\overline{\text { BACK }}$ Mode |
| :---: | :---: | :--- | :--- |
| 0 | 0 | MBus $(\overline{\mathrm{DS}}$ Gnd $)$ | With Data |
| 0 | 1 | Early $\overline{\mathrm{DS}}(1 \mathrm{Clk})$ | With Data |
| 1 | 0 | Real-Time $\overline{\mathrm{DS}}$ | None (Uses $\overline{\mathrm{BR}} / \overline{\mathrm{FE}})$ |
| 1 | 1 | Early $\overline{\mathrm{DS}}(2 \mathrm{Clks})$ | Early $\overline{\text { BACK }}(1 \mathrm{Clk})$ |

Table 19. $\overline{\text { BACK }} 2$ Inputs When $\overline{\text { RSTIN }}$ is Asserted

| $\overline{\text { BACK2 }}$ ( $\overline{\mathbf{S N W}}$ ) | Snoop Window Source |
| :---: | :--- |
| 0 | External |
| 1 | Internal |

When a read is inhibited and transformed into a write, the BACK [2:0] signals become inputs and are used to strobe the bus data into the Reflective FIFO. Table 20 gives the interpretation of the $\overline{\text { BACK }}[2: 0]$ inputs when the reflective writes are in progress.

Table 20. $\overline{\text { BACK }}$ [2:0] Inputs as Reflective Reads are Transformed Into Writes

| $\overline{\text { BACK2 }}$ <br> $\overline{\text { ERR }}$ | $\overline{\text { BACK1 }}$ <br> $\overline{\mathbf{A C K}}$ | $\overline{\text { BACK }}$ <br> $\overline{\mathbf{R T Y}}$ | Definition |
| :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | Valid Data Transfer |
| 1 | 1 | 1 | Idle Cycle |
| All | Other | Modes | Invalid |

$\overline{\text { BERR }}$ - Bus Error. This signal indicates that a parity error conditionhas occurred during the address or data phase of atransaction. This signal is asynchronous (i.e., it will occur one cycle after the corresponding address parity error or two cycles after the corresponding data parity error). $\overline{\text { BERR }}$ may be programmed to last for one clock cycle or until cleared.
$\overline{\mathbf{B R}} / \overline{\mathbf{F E}}$ - Bus Request/FIFO Empty. This signal will be issued by the controller during reflective read transactions. $\overline{\mathrm{BR}}$ from the main memory system should be interpreted as the highest priority request for bus mastership to the system's arbiter. In this case $\overline{\mathrm{BR}} /$ $\overline{\mathrm{FE}}$ works in conjunction with $\overline{\mathrm{BG}}$ and $\overline{\mathrm{BB}}$ to effect this mastership. Additional system bus transactions will be prevented until the ongoing write (resulting from the reflective read) to main memory has completed. Systems having more elaborate protocols for acknowledging data transfers between a requesting cache and a cache data owner can use this signal to prevent the next transaction from overwriting the reflective data path inside the controller.
This output may also be programmed to include the empty status of the FIFOs. $\overline{\mathrm{BR}} / \overline{\mathrm{FE}}$ will then be asserted if either the reflective FIFO or the normal write FIFO are not empty. When this option is selected $\overline{\mathrm{BG}}$ and $\overline{\mathrm{BB}}$ are not used. This output may be used by systems that assess the availability of the controller before the data phase is initiated and pause until the controller becomes available.
$\overline{\mathbf{B G}}$ - Bus Grant. This signal is asserted by the external arbiter in response to $a \overline{B R}$, to indicate that the controller has been granted ownership of the bus.
$\overline{\mathbf{B B}}$ - Bus Busy. This signal is asserted by the controller for the duration of its bus ownership. The controller will acquire the bus as it completes the main memory write transaction during reflective readoperations.

Table 21. ID[3:0] in Generic Mode

| ID3 | ID2 | ID1 | ID0 | DRAM Mode Selection |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{0}$ | 0 | X | X | Not Selected |
| $\mathbf{0}$ | 1 | 0 | 0 | Not Selected |
| $\mathbf{0}$ | 1 | 0 | 1 | I/O Registers |
| $\mathbf{0}$ | 1 | 1 | 0 | Indirect Address Register |
| $\mathbf{0}$ | 1 | 1 | $\mathbf{1}$ | Not Selected |
| $\mathbf{1}$ | X | X | X | Memory |

ID [3:0] - Identification. The Identification bits are synchronous inputsrecognized during the address phase. The ID bits are used in conjunction with address signals to define the nature of the bus transactionand select I/O registers or DRAM memory. For Mbus operation refer to Table 39. For the generic mode a match is required between ID[3:0] and the fixed values shown in Table 21.
CLK - Clock. CLK synchronizes all bus transactions. All transactions are strobed in at the rising edge of clock.
$\overline{\text { INT }}$ - Interrupt. This signal indicates that the module has a pending interrupt that requires service. This output remains asserted until the interrupting condition is cleared.
$\overline{\text { IMD }}$ - Interface Mode. When tied LOW, the controller operates in the MBus mode. When tied HIGH, the controller operates in the generic mode.

## Pin Description

Table 22 through Table 25 summarize the functional pin connections of the controller module. Power and ground connections are not listed.

Table 22. Pin Descriptions

| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| D[63:0] | I/O | System Data Bus: These lines are used to transfer data to and from the DRAM Module. These lines are normally threestated except when a valid read cycle is in progress. |
| DP[7:0] | I/O | Data Bus Parity: These signals follow the direction of the data bus. When the device is driving the data bus (read), data parity is generated and supplied to these pins. When data is entering the device, data parity is checked. |
| PMD[2:0] | I | Parity Mode: These inputs specify the parity mode for data and address. |
| A[35:0] | I | System Address Bus: These lines are used to transfer the address to the DRAM module. |
| AP[3:0] | I | Address Bus Parity: These inputs are examined for address integrity during accesses to the device. |
| $\overline{\text { AS }}$ | I | Address Strobe: This input is used to indicate that the bus address and control signals are valid. It is used to enable clocking of the address and control information into the controller. |
| $\overline{\overline{D S}}$ | I | Data Strobe: This input is used to indicate that the data transaction is to take place. |
| $\overline{\text { BLST }}$ | I | Burst Last: This input can be used to terminate a transaction. |
| BACK [2:0] | I/O | Bus Acknowledge:Theseacknowledge signals output the transaction response back to the bus master. During reflective reads, these signals are inputs. During Reset, act as inputs and are used to invoke certainmodes. |
| $\overline{\text { RSTIN }}$ | I | Master Reset: Activating this input causes the module to set all control and status bits to their reset state. |


| Signal Name | I/O | Description |
| :---: | :---: | :---: |
| CLK | I | System Bus Clock: This clock is used to synchronize the controller's operation to the system bus clock. |
| $\overline{\text { BERR }}$ | 0 | Bus Error (Open Drain): Indicates that a parity error has occurred on the bus. BERR is asynchronous. |
| $\overline{\text { INH }}$ | I | Inhibit is used to abort read and write operations. |
| $\overline{\text { SNW }}$ | I | Snoop Window: Defines the time in which Inhibit can be asserted. |
| $\overline{\text { TRC }}$ | I | Transform Cycle: This input reverses the sense of inhibited operations. |
| TYPE[5:0] | I | Transaction Type:These inputs determine the transaction type. |
| SIZE[7:0] | I | TransactionSize:These inputs indicate the size of the transaction. |
| $\overline{\text { INT }}$ | 0 | Interrupt (Open Drain): This output indicates that an interrupt request is pending. |
| ID[3:0] | I | Identification:Selects memory or internal registers; positions the module in the addressspace. |
| $\overline{\mathrm{BR}} / \mathrm{FE}$ | 0 | Bus Request/FIFOEmpty. Reflects the status of the reflective or write FIFOs. |
| $\overline{\overline{B G}}$ | I | Bus Grant. |
| $\overline{\mathrm{BB}}$ | 0 | Bus Busy. |
| ADRS[11:0] | 0 | DRAMrow/column multiplexed address. |
| R/W[3:0] | 0 | DRAM read/write control.; one output per bank. (CYM7232 only) |
| R/W[1:0] | 0 | DRAM read/write control.; one output per bank. (CYM7264 only) |
| $\overline{\text { RAS [3:0] }}$ | 0 | DRAM row address strobe; one per block. |
| $\overline{\text { CAS }} 33: 0]$ | 0 | DRAM column address strobe; one per block. |

ADVANCED INFORMATION

Table 23. Special Function Signals

| Signal <br> Name | I/O | Description |
| :--- | :---: | :--- |
| TSTE | I | Test Enable; this input must be grounded for <br> properoperation. |
| TSTM | I | Test Mode. |
| TST[2:0] | O | Test Outputs. |
| MCLK | I | Multiple Frequency Clock. Optional input if <br> internal PLLs are not used. |
| IMD | I | MBus/genericinterface mode select |

Table 24. DRAM Data Signals (CYM7232)

| Signal <br> Name | I/O | Description |
| :--- | :--- | :--- |
| DDA[31:0] | I/O | DRAM data bus interface, Bank 0 |
| EDA[6:0] | I/O | DRAM error check bit bus interface, Bank 0 |
| DDB[31:0] | I/O | DRAM data bus interface, Bank 1 |
| EDB[6:0] | I/O | DRAM error check bit bus interface, Bank 1 |
| DDC[31:0] | I/O | DRAM data bus interface, Bank 2 |
| EDC[6:0] | I/O | DRAM error check bit bus interface, Bank 2 |
| DDD[31:0] | I/O | DRAM data bus interface, Bank 3 |
| EDD[6:0] | I/O | DRAM error check bit bus interface, Bank 3 |

Table 25. DRAM Data Signals (CYM7264)

| Signal <br> Name | I/O | Description |
| :--- | :--- | :--- |
| DDA[63:0] | I/O | DRAM data bus interface, Bank 0 |
| EDA[7:0] | I/O | DRAM error check bit bus interface, Bank 0 |
| DDB[63:0] | I/O | DRAM data bus interface, Bank 1 |
| EDB[7:0] | I/O | DRAM error check bit bus interface, Bank 1 |

## Power and Ground Connections

There are two sets of power and ground connections. One set is for the logic and I/O circuitry and is indicated by $V_{S S}$ and $V_{D D}$ in the pin diagram. All $V_{\text {SS }}$ pins should be connected to ground and all $\mathrm{V}_{\text {DD }}$ pins should be connected to the +5 volt supply. There are separate supply connections for the internal phase lock loops. $\mathrm{V}_{\text {DDL }}$ is the +5 volt supply connection and $\mathrm{V}_{\text {SSL }}$ is the ground connection for the phase lock loops. For superior noise immunity, $V_{\text {SSL }}$ and $V_{\text {DDL }}$ should be connected with independent pcb routing. These connections should run to the power supply where it connects to the circuit board on which the controller module resides.
The pinout lists several no connect (NC) pins. These connections should be left open. They may be used in future versions of the controller.IMD should be tied high to invoke the genericbus interface mode. TSTE must be grounded.

## 32-Bit System Bus Connection

The 32-bit EDCversion of the controller (CYM7232) may be connected to a 32 -bit system data bus. This is accomplished by tying D0 to D32, D1 to D33 and so forth. The SBS[1:0] field in the Command register must also be programmed with 00 to invoke the 32-bit system bus mode forcing the controller to multiplex read data onto the system bus and demultiplex write data from the sys-
tembus. The controller may be further connected for a multiplexed address/databus by tying $\mathrm{A}[31: 0]$ to D 32 [31:0].
If the system bus employs bus parity, then DP0 should be tied to DP4, DP1 tied to DP5 and so forth forming a four-bit parity nibble for the 32-bit system bus.

## 64-Bit System Bus Connection

The 64-bit EDC version of the controller may only be connected to 64 bit bus systems. Address and data may be multiplexed, as in the 32 bit case, by connecting the module's address bus to a portion of its data bus. Address parity and data parity may also be shared, by connecting the module's address parity bus bits to a portion of its data parity bus.

## Internal Registers

Severalinternal registers are available to set-up the controller and report status to the host. Each register is spaced 16 bytes apart in the address space so that its contents will be accessible on D[7:0] of the databus regardless of systembuswidth or orientation(little/big endian).The EDC registers are accessed as 32-bit registers. An in-ternal8-bit indirect address register is provided to point to the individual I/O locations inside the controller. A register map is provided in Table 26.

Table 26. Register Map

## Index Name

00 H Command Register 0
01 H CommandRegister 1
02 H Command Register 2
03 H Command Register 3
04 H Command Register 4
05 H Command Register 5
06H Reserved
07H Reserved
08 H DRAM Timing 0
09 H DRAM Timing 1
0AH DRAM Timing 2
0BH DRAM Timing 3
0CH DRAM Timing 4
0D H Reserved
0EH Reserved
0FH Reserved
10 H Block 0 Placement [7:0]
11 H Block 0 Placement [15:8]
12 H Block 1 Placement [7:0]
13 H Block 1 Placement [15:8]
14 H Block 2 Placement [7:0]
$15 \mathrm{H} \quad$ Block 2 Placement [15:8]
16 H Block 3 Placement [7:0]
17 H Block 3 Placement [15:8]


R/W
R/W
R/W
R/W
R/W

| RAM | AR |
| :---: | :---: |
| RAS | MAC |
| CP | RPR |
| RIN | DC |
| ENW | ENR |

R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W

| BA0[27:20] |
| :--- |
| BA0[35:28] |
| BA1[27:20] |
| BA1[35:28] |
| BA2[27:20] |
| BA2[35:28] |
| BA3[27:20] |
| BA3[35:28] |

Table 26. Register Map (continued)

## Index Name

18 H Block 0 Mask [7:0]
19 H Block 0 Mask [15:8]
1A H Block 1 Mask [7:0]
1B H Block 1 Mask [15:8]
1C H Block 2 Mask [7:0]
1D H Block 2 Mask [15:8]
1E H Block 3 Mask [7:0]
1F H Block 3 Mask [15:8]
20 H Error Location Address [7:0]
21 H Error Location Address [15:8]
22 H Error Location Address [23:16]
23 H Error Location Address [31:24]
$24 \mathrm{H} \quad$ EDCRegister 0
$25 \mathrm{H} \quad$ EDCRegister 1
26 H Reserved
27 H Reserved
28 H Syndrome FIFO Flags 0
29 H Syndrome FIFO Flags 1
2AH Reserved
2B H Reserved
2CH Diagnostic Check Bit 0
2D H Diagnostic Check Bit 1
2E H Reserved
2F H Reserved
30 H PopulationCode
31 H Bus Error
32 H Interrupt Status Register


ES - EDC Size. Specifies the number of data bits in each EDC packet.

$$
\begin{array}{ll}
0 & 32 \text { Bits } \\
1 & 64 \text { Bits }
\end{array}
$$

PLL - Phase Locked Loop Multiplier. These bits program the multiplicationfactor from the incoming bus clock (CLK) to the internal DRAM timing clock. They are defined as follows:

## PLL[1:0] Clock Multiplier

| 00 | $\mathrm{X} 2 / \mathrm{X} 1-50 \mathrm{MHz}$ bus |
| :--- | :--- |
| 01 | $\mathrm{X} 2-40 \mathrm{MHz}$ bus |
| 10 | $\mathrm{X} 3 / \mathrm{X} 2-33 \mathrm{MHz}$ bus |
| 11 | $\mathrm{X} 4 / \mathrm{X} 3-25 \mathrm{MHz}$ bus |

RFT - Refresh Test Mode. This bit must be clear for proper operation.
Command Register 2

| Index | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 02 H |  | BLP[3:0] | BLK | DFB |  |
| Default | 0 | 0 | 0 |  |  |

BLP - Block Population. These bits define which blocks are populated. $\mathrm{BLP}[\mathrm{N}]=1$ indicates that Block N is populated. Blockpopulation mustbecontiguouswith one exception. BLP0 and BLP2 can be asserted simultaneously with BLP1 and BLP3 deasserted simultaneouslywhen supporting 36- and 40-bit SIMMS populated with two sections of DRAMmemory.
BLK - Number of Blocks. These bits specify the total number of populated blocks. $0(\mathrm{H})=1$ block ... $3(\mathrm{H})=4$ blocks.
DFB - Default Burst Length. This field defines the default burst length for cache line read/writes. The bus will execute burst transactions with this default length when the appropriate TYPE bit is assertedduring the address phase of a transaction or when an operation is transformed. These bits are interpreted as follows:

## DFB [1:0] Default Burst Length

00
01 16 Bytes

RCM - RefreshControl Modes. These bitscontrol refresh and the DRAM INIT process for test purposes. RCM must be set to 11 for proper operation. When asserted, RCM[0] enables refresh and RCM[1] enables the INIT process. (The INIT process occurs after DRAM energizing and fills all DRAM with 0 .)
RTA - Real-Time Bus Acknowledge Mode (Reads). The RealTime Bus Acknowledge modes (RTA[1:0]) described below only take effect when read bus acknowledges are programmed to occur in real-time (not early).

RTA[1:0] Real-time Read Bus AcknowledgeMode
00 Mode0. EDC status ignored for $\overline{\mathrm{BACK}}$ [2:0] assertion. Maximum set-up time from $\overline{\mathrm{BACK}}[2: 0]$ to rising edge of system

IE - Interrupt Enable. This bit must be set to enable interrupts to the system bus.
EDC - Enable Error Detection and Correction. Enables the correction of single bit errors in the data path.
EDP - Enable Data Bus Parity Interrupt.Enables the interruptindicating that one of the data bytes has a parity error.
EAP - Enable Address Bus Parity Interrupt. Enables the interrupt indicating that one of the address bytes has a parity error.
EME - Enable Read-Modify-Write Multiple Error Interrupt. Enables the interrupt indicating that a multiple error has occurred on a read-modify-write cycle.
EUE - Enable Uncorrectable Error in Word Interrupt. Enables the interrupt indicating that an uncorrectable error has occurred in a word.
EDE - Enable Double Bit Error in Word Interrupt. Enables the interrupt indicating that a double bit error has occurred in a 32-(64-) bit word.
ESE - Enable Single Bit Error Interrupt. Enables the interrupt indicating that a single bit correctable error has occurred in a 32 -(64-) bit word.

| DRAM Timing Program Registers |
| :--- |
| DRAM Timing Register 0 |
| Index |
| $\left.\begin{array}{\|c\|cc\|cccc}7 & 6 & 5 & 4 & 3 & 2 & 1\end{array}\right) 0$ |
| 08 H |
| RAM |
| Default |


| DRAM Timing Register 1 |
| :--- |
| Index |
| 09 H 6 5 4 3 2 1 0 |
| Default |

$\begin{array}{ccc}\text { DRAM Timing } & \text { Register } 2 \\ \text { Index } & 7 & 6\end{array}$

| Index | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | 1 | 0 |
| :---: |
| $0 A H$ |
| Default |

DRAM Timing Register 3

| Index | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DRAM Timing Register 4

| Index | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 CH | ENW | 1 | 0 |  |  |  |
| Default | FH | ENR |  |  |  |  |

All timing values are set with 4-bit values. The time intervals are specified to $10-\mathrm{ns}$ accuracy when the internal clock is running at $100 \mathrm{MHz}, 12.5-\mathrm{ns}$ accuracy when the internal clock is running at 80 $\mathrm{MHz}, 13.3$-ns accuracy when the internal clock is running at 75 MHz , or 15.2 -ns accuracy when the internal clock is running at 66 MHz . Refer to the timing diagrams for elaboration.

PLM - Phase Locked Loop Mode. These bits specify which of the internal VCOs in the phase locked loop are enabled for test or op-
eration. When the PLL is bypassed the DRAM timing is derived internal VCOs in the phase locked loop are enabled for test or op-
eration. When the PLL is bypassed the DRAM timing is derived from the external signal MCLK.
SWC - Snoop Window Count. This value programs the duration
of the snoop window in bus clock cycles. The snoop window counter is enabled one clock after an address phase on the bus in which the controller is selected. When a 0 is programmed intothe counter the snoop window closes immediately (i.e., the cycle after the addressphase). The window can be extended up to 16 clocks after the address phase appears on the bus. After power-up the counter defaults to the maximum value.
Command Register 5

| Index | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Default | 0 | IE | EDC | EDP | EAP | EME | EUE | EDE |
| ESE |  |  |  |  |  |  |  |  |

clock. System bus data not corrected on reads. This mode always used during early bus acknowledge cycles.
01 Mode1.EDCstatus incorporated into $\overline{\mathrm{BACK}}[2: 0]$ assertion. Errors corrected in real-time to bus. Minimal set-up time from $\overline{\mathrm{BACK}}[2: 0]$ to rising edge of system clock.
10 Mode2. EDC status incorporated into $\overline{\mathrm{BACK}}[2: 0]$ assertion. Errorscorrected in real-time to bus. Additionalwaitstatesinserted at selected points. Maximum set-up time from $\overline{\mathrm{BACK}}[2: 0]$ to rising edge of system clock.
SEN - Scrub Enable. This bit enables scrubbing when asserted HIGH.
CAM - $\overline{\text { CAS }}$ Assertion Mode
0 CAS $[3: 0]$ independently asserted.
1 CAS[3:2] "ORed" to produce $\overline{\text { CAS }} 2, \overline{\text { CAS }}[1: 0]$ "ORed to produceCAS0. This mode is provided to support some 36or 40 -bit-wide DRAM SIMMs that contain two rows of memory with independent $\overline{\mathrm{RAS}}$ and common $\overline{\text { CAS }}$.
RSM - $\overline{\text { RAS }}$ Stagger Mode (during Refresh/Scruboperations).
0 RAS $[3: 0]$ staggered by one bus clock.
1 RAS[3:0] staggered tobenon-overlapping(mutually exclusive in time). This mode is provided to support some 36 - or 40-bit-wide DRAM SIMMs that contain two rows of memory with independent $\overline{\text { RAS }}$ and common $\overline{\text { CAS. The }}$ $\overline{\mathrm{RAS}}$ signals must be mutually exclusive when scrubbing these SIMMs.
BRM - Bus Request Mode
0 Busarbiter ON. $\overline{\mathrm{BR}} / \overline{\mathrm{FE}}$ assertionindicatesreflectiveFIFO status only. With bus arbiter $\mathrm{ON}, \overline{\mathrm{BR}} / \overline{\mathrm{FE}}$ is deasserted with therecognition ofBusGrant $(\overline{\mathrm{BG}})$ and Bus Busy $(\overline{\mathrm{BB}})$ is asserted after the $\overline{\mathrm{BB}}$ pin goes HIGH.
1 Bus arbiter OFF. BR/FE assertion combines write FIFO status and reflective FIFO status (logicalOR). Both FIFOs must be empty for the $\overline{\mathrm{BR}} / \overline{\mathrm{FE}}$ output tobe deasserted. With the bus arbiter OFF, $\overline{\mathrm{BG}}$ and $\overline{\mathrm{BB}}$ are ignored and $\overline{\mathrm{BR}} / \overline{\mathrm{FE}}$ output simply reflects the combined FIFO status.
Command Register 4


## ADVANCED INFORMATION

Table 27. DRAM Timing Values

| Hex Value | Delay/Width (ns) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 66 MHz | 75 MHz | 80 MHz | 100 MHz |
| 0 | 15.2 | 13.3 | 12.5 | 10 |
| 1 | 30.3 | 26.6 | 25 | 20 |
| 2 | 45.5 | 40 | 37.5 | 30 |
| 3 | 60.7 | 53.3 | 50 | 40 |
| 4 | 80 | 66.6 | 62.5 | 50 |
| 5 | 91 | 80 | 75 | 60 |
| 6 | 106 | 93.3 | 87.5 | 70 |
| 7 | 121 | 106.6 | 100 | 80 |
| 8 | 136 | 120 | 112.5 | 90 |
| 9 | 152 | 133.3 | 125 | 100 |
| A | 167 | 146.6 | 137.5 | 110 |
| B | 182 | 160 | 150 | 120 |
| C | 197 | 173.3 | 162.5 | 130 |
| D | 212 | 186.6 | 175 | 140 |
| E | 227 | 200 | 187.5 | 150 |
| F | 242 | 213.3 | 200 | 160 |

Table 28. DRAM Timing Program ${ }^{[1]}$

| Parameter | Field <br> Name | Description |
| :---: | :---: | :---: |
| $t_{\text {RAM }}$ | RAM | $\overline{\mathrm{RAS}}$ to multiplexed address |
| $\mathrm{t}_{\text {AR }}$ | AR | Address to $\overline{\mathrm{RAS}}$ assertion |
| $t_{\text {RAS }}$ | RAS | $\overline{\mathrm{RAS}}$ pulse width |
| $\mathrm{t}_{\text {MAC }}$ | MAC | Multiplexed address to $\overline{\text { CAS }}$ |
| $\mathrm{t}_{\mathrm{CP}}$ | CP | $\overline{\text { CAS }}$ pre-charge width |
| $\mathrm{t}_{\text {RPR }}$ | RPR | $\overline{\text { RAS }}$ pre-charge width |
| $\mathrm{t}_{\text {RIN }}$ | RIN | $\overline{\text { RAS }}$ completion during non-reflective Inhibit |
| $\mathrm{t}_{\mathrm{DC}}$ | DC | FIFO data delay to $\overline{\text { CAS }}$ |
| tenr | ENR | Enable delay on read |
| $\mathrm{t}_{\text {ENW }}$ | ENW | Enable delay on write |
| ${ }^{\text {t }}$ ACC | - | DRAM access time (determine by DRAMchips) |
| ${ }^{\text {t }}$ CLZ | - | DRAM $\overline{\text { CAS }}$ to Output Low Z (determined by DRAMchips) |
| $t_{\text {CY }}$ | - | Bus CLK period |

## Note:

1. All timings may be resolved to $1 / \mathrm{n}$ of $\mathrm{t}_{\mathrm{CY}}$, where n is the phase locked loop multiplier (e.g. $50-\mathrm{MHz}$ systems having a PLL multiplier of 2 with $\mathrm{t}_{\mathrm{CY}}=20 \mathrm{~ns}$ can have DRAM timing resolutions defined to 10 ns ). Therefore, unless the timing values are constrained, the DRAM read data could arrive at the data path input pipeline on a 10 -ns boundary rather than a bus clock boundary. The controller will automatically extend certain values that are programmed to provide data on a bus clock boundary, whenever necessary.

## Block Placement Registers - Write/Read

The Block Placement registers are 16-bit registers. Each register is byte addressable only. Access of the upper and lower byte of the register is through $\mathrm{D}[7: 0]$.

Block 0 Placement Register
Address 10H, BAO[27:20] (Bits 7:0)
Address 11H, BA0[35:28] (Bits 15:8)
15

|  | BA0[35:28] | BA0[27:20] |
| :---: | :---: | :---: |
| Default | 00 H | 00 H |

Block 1 Placement Register
Address 12H, BA1[27:20] (Bits 7:0)
Address 13H, BA1[35:28] (Bits 15:8)
15

|  | BA1[35:28] | BA1[27:20] |
| :---: | :---: | :---: |
| Default | 00 H | 00 H |

Block 2 Placement Register
Address 14H, BA2[27:20] (Bits 7:0)
Address 15H, BA2[35:28] (Bits 15:8)
15

|  | BA2[35:28] | BA2[27:20] |
| :--- | :---: | :---: |
| Default | 00 H | 00 H |

Block 3 Placement Register
Address 16H, BA3[27:20] (Bits 7:0)
Address 17H, BA3[35:28] (Bits 15:8)

| 15 |  | 0 |
| :---: | :---: | :---: |
|  | BA3[35:28] | BA3[27:20] |
| Default | 00 H | 00 H |

BA0, BA1, BA2, BA3 - Block Placement register. Specifies the location of each of the four blocks of memory in the overall memory map. Block $N$ is selected when the incoming address bits $\mathrm{A}[35: 20$ ] match $\mathrm{BA}(\mathrm{N})$ [35:20]. Any bits in the $\mathrm{BA}(\mathrm{N})$ field can be masked
and therefore not considered in the comparison. Comparisons do not begin until the Init bit is set in the Command register.

## Block Mask Registers - Write/Read

The Block Mask registers are 16-bit registers. Each register is byte addressableonly. Accessof the upper and lower byte of the register is through $\mathrm{D}[7: 0]$.
Block 0 Mask Register
Address 18H, BM0[27:20] (Bits 7:0)
Address 19H, BM0[35:28] (Bits 15:8)
$15 \quad 87$

|  | BM0[35:28] | BM0[27:20] |
| :---: | :---: | :---: |
| Default | 00 H | 00 H |

Block 1 Mask Register
Address 1AH, BM1[27:20] (Bits 7:0)
Address 1BH, BM1[35:28] (Bits 15:8)
15

|  | BM1[35:28] | BM1[27:20] |
| :--- | :---: | :---: |
| Default | 00 H | 00 H |

Block 2 Mask Register
Address 1CH, BM2[27:20] (Bits 7:0)
Address 1DH, BM2[35:28] (Bits 15:8)
15

|  | BM2[35:28] | BM2[27:20] |
| :---: | :---: | :---: |
| Default | 00 H | 00 H |

Block 3 Mask Register
Address 1EH, BM3[27:20] (Bits 7:0)
Address 1FH, BM3[35:28] (Bits 15:8)
15

|  | BM3[35:28] | BM3[27:20] |
| :---: | :---: | :---: |
| Default | 00 H | 00 H |

BM0, BM1, BM2, BM3 - Block Mask register. Indicates whether a particular bit in the Block Placement register is considered in the memory map address comparison. Summarizing the mask definition:
$\mathrm{BM}(\mathrm{N})[\mathrm{X}]=0$ : Ignore Bit X when comparing $\mathrm{AD}[35: 20]$ against $\mathrm{BA}(\mathrm{N})[35: 20]$. N is the memory block number.
$\mathrm{BM}(\mathrm{N})[\mathrm{X}]=1$ : Include Bit X when comparing $\mathrm{AD}[35: 20]$ against $\mathrm{BA}(\mathrm{N})[35: 20]$. N is the memory block number.

## Error Location Register - Read Only

The Error Location register is a 32 bit register that contains the address of the most recent error. This register is read only and is byte addressable only. All bytes appear on D[7:0]. Byte addresses are as follows:

$$
\begin{array}{ll}
20 \mathrm{H} & \text { ELA[7:0] } \\
21 \mathrm{H} & \text { ELA[15:8] } \\
22 \mathrm{H} & \text { ELA[23:16] } \\
23 \mathrm{H} & \text { ELA[31:24] }
\end{array}
$$

Error Location Address [31:0]
31
0

|  | ELA[31:0] |
| :---: | :---: |
| Default | 00 H |

## Error Status Registers - CYM7232

The Error Status registers provide information on errors that have occurredduring any read operation (including scrubbing and read modify write). The location of these registers on the data bus will depend on the system bus configuration ( 32 or 64 bits). Table 29 shows the location of data path registers for the 64-bit system bus.Table 30 shows the location of the same registers in the 32-bit system bus application.

Table 29. Error Status Register Map for CYM7232 with 64-Bit System Bus

| Index | Name | R/W | 63:56 | 55:48 | 47:40 | 39:32 | 31:24 | 23:16 | 15:8 | 7:0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 H | EDC Register 0 | R |  |  |  |  | CB1 | CB0 | SYN1 | SYN0 |
| 25 H | EDC Register 1 | R | CB3 | CB2 | SYN3 | SYN2 |  |  |  |  |
| 26 H | Reserved |  |  |  |  |  |  |  |  |  |
| 27 H | Reserved |  |  |  |  |  |  |  |  |  |
| 28 H | Syndrome FIFO Flags 0 | R |  |  |  |  |  |  |  | FL0 |
| 29 H | Syndrome FIFO Flags 1 | R |  |  |  | FL1 |  |  |  |  |
| 2AH | Reserved |  |  |  |  |  |  |  |  |  |
| 2BH | Reserved |  |  |  |  |  |  |  |  |  |
| 2 CH | Diagnostic Check Bit 0 | W |  |  |  |  |  |  |  | DCB0 |
| 2D H | Diagnostic Check Bit 1 | W |  |  |  | DCB1 |  |  |  |  |
| 2E H | Reserved |  |  |  |  |  |  |  |  |  |
| 2F H | Reserved |  |  |  |  |  |  |  |  |  |

Table 30. Error Status Register Map for CYM7232 with 32-Bit System Bus

| Index | Name | R/W | 31:24 | 23:16 | 15:8 | 7:0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 H | EDC Register 0 | R | CB1 | CB0 | SYN1 | SYN0 |
| 25 H | EDC Register 1 | R | CB3 | CB2 | SYN3 | SYN2 |
| 26 H | Reserved |  |  |  |  |  |
| 27 H | Reserved |  |  |  |  |  |
| 28 H | Syndrome FIFO Flags 0 | R |  |  |  | FL0 |
| 29 H | Syndrome FIFO Flags 1 | R |  |  |  | FL1 |
| 2AH | Reserved |  |  |  |  |  |
| 2B H | Reserved |  |  |  |  |  |
| 2 CH | Diagnostic Check Bit 0 | W |  |  |  | DCB0 |
| 2DH | Diagnostic Check Bit 1 | W |  |  |  | DCB1 |
| 2EH | Reserved |  |  |  |  |  |
| 2F H | Reserved |  |  |  |  |  |

## EDC Registers

The EDC Registers contain the Read Error Log FIFO and Check Bits fields. The registers are Read Only. The register at address 24 appears on $\mathrm{D}[31: 0]$ and the register at address 25 appears on $\mathrm{D}[63: 32]$ when the module is connected a 64 bit system bus. For 32 bit systems, both registers appear on $\mathrm{D}[31: 0]$.

## EDC Register 0

| Index | 31 | 30 | 2423 | 161514 |  | 876 |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 H |  | CB1 |  | CB0 | SYN1 |  | SYN0 |  |
| Default |  | 00 H |  | 00 H |  | Undefined |  | Undefined |

EDC Register 1


This register will appear on D [63:32] of the 64-bit system bus. When used in a 32 -bit system bus application, this register will appear on D[31:0].
SYN0,SYN1, SYN2, SYN3 - Syndrome Bits. These bits originate fromthe outputs of the syndrome FIFO. They reflect the EDCsyndrome bits on any memory read error condition (including reads, readbursts, scrubs, and read modifywrites). The syndrome outputs containvalidinformationwheneverthe FIFOFlagregister'scorrespondingstatus bits indicate that the FIFOs are not empty. SYN0 contains the syndrome values for errors in DRAM Bank 0. SYN1 contains the syndrome values for errors in DRAM Bank 1, and so forth.
CB0, CB1, CB2, CB3 - Check Bits. These bits reflect the EDC check bits that were present during the previous read operation. CB0 contains the check bits from DRAM Bank 0 for the most recentread. CB1 contains the check bits from DRAM Bank1 for the most recent read and so forth.

## Syndrome FIFO Flag Registers

TheSyndrome FIFO Flag registers contain the full/empty status of the syndrome FIFOs. The registers are read only (byte addressable only). When the module is used in a 64 -bit bus system the register at address 28 appears on $\mathrm{D}[7: 0]$ and the register at address 29 appears on $\mathrm{D}[39: 32]$. In 32-bit system bus operation the register at address 29 will appear on $\mathrm{D}[7: 0]$.


| Syndrome FIFO flag register 1 (64-bit system bus) |
| :--- |
| Index |
| $\left.\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|}\hline 29 H & 39 & 37 & 36 & 35 & 34 & 33\end{array}\right) 32$ |
| Reserved |

Syndrome FIFO flag register 1 (32-bit system bus)
$\begin{array}{lllllllll}\text { Index } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 29 H | Reserved | FSF3 | ESF3 | FSF2 | ESF2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Default | 00 H | 0 | 1 | 0 | 1 |

ESF0, ESF1, ESF2, ESF3 - Syndrome FIFO Empty Flags. These bits reflect the EDC syndrome FIFO empty status. When set to 1, these bits indicate that the associated FIFO isempty.ESF0 reflects the status of FIFO 0 which stores the syndrome values from DRAMBank 0 .ESF1 reflects the status of FIFO1 which stores the syndrome values form DRAM Bank 1 and so forth.

FSF0,FSF1, FSF2, FSF3 - Syndrome FIFO Full Flags. These bits reflect the EDC syndrome FIFO full status. When set to 1, these bits indicate that the associated FIFO is full. FSF0 reflects the status of FIFO 0 which stores the syndrome values formDRAMBank 0 . FSF1 reflects the status of FIFO 1, which stores the syndrome values from DRAM Bank 1 and so forth.

| Diagnost | c | Bi | st |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Diagnostic Check Bit Register 0 ( 32 \& 64 bit system bus) |  |  |  |  |  |  |  |  |
| Index | 7 | 6 | 5 | 4 | 3 | , | 1 | 0 |
| 2 CH | - |  |  |  | CB |  |  |  |
| Defaul | - |  |  |  | 00 H |  |  |  |
| Diagnostic Check Bit Register 1 (64 bit system bus) |  |  |  |  |  |  |  |  |
| Index | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| 2D H | - |  |  |  | CB |  |  |  |
| Defaul | - |  |  |  | 00 H |  |  |  |

Diagnostic Check Bit Register 1 (32 bit system bus)

| Index | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 2D H | - | DCB1 |
| :---: | :---: | :---: |
| Defaul | - | 00 H |

DCB0, DCB1: Check Bit Register - Write only. These bits can be written to override the check bits generated by the write polynomial generator. In a 64 -bit system bus configuration, the register at address 2 C appears on $\mathrm{D}[7: 0]$ and the register at address 2 D appearson D [39:32]. When used in a 32-bit system bus, the register at address 2D will appear on D[7:0]. Data written into Diagnostic Check Bit register 0 will write into the check bits for DRAMBanks 0 and 2. Data written into Diagnostic Check Bit register 1 will write into the check bits for DRAM Banks 1 and 3. The selection to use EDCcomputed from the write data or use the EDC as contained in this register is determined by bit WC in the Command register 1.

## Error Status Registers - CYM7264

Table 31. Data Path Register Map for CYM7264

| Index | Name | R/W | 31:24 | 23:16 | 15:8 | 7:0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 H | EDC Register 0 | R |  | CB0 |  | SYN0 |
| 25 H | EDC Register 1 | R |  | CB1 |  | SYN1 |
| 26 H | Reserved |  |  |  |  |  |
| 27 H | Reserved |  |  |  |  |  |
| 28 H | Syndrome FIFO Flags 0 | R |  |  |  | FL0 |
| 29 H | Syndrome FIFO Flags 1 | R |  |  |  | FL1 |
| 2 AH | Reserved |  |  |  |  |  |
| 2B H | Reserved |  |  |  |  |  |
| 2 CH | Diagnostic Check Bit 0 | W |  |  |  | DCB0 |
| 2D H | Diagnostic Check Bit 1 | W |  |  |  | DCB1 |
| 2EH | Reserved |  |  |  |  |  |
| 2F H | Reserved |  |  |  |  |  |

## EDC Registers

The EDC Registers contain the Read Error Log FIFO and Check Bitsfields. The registers are ReadOnly. These registers will appear in D [31:0] of the system data bus as shown in Table 31.
EDC Register 0

| Index 31 | CB0 | 1615 |  | 8 |
| :--- | :---: | :---: | :---: | :---: |
| 24 H |  | 00 H |  | SYN0 |
| Default | Undefined | Undefined | Undefined |  |

EDC Register 1

Index 31 

SYN0, SYN1 - Syndrome Bits. These bits reflect the EDC syndromebitson an error condition. SYN0 contains the syndrome values for errors in DRAM Bank 0. SYN1 contains the syndrome values for errors in DRAM Bank 1.

CB0, CB1 - Check Bits. These bits reflect the EDC check bits that were present during the previous read operation. CB0 contains the check bits read from DRAM Bank 0.CB1 contains the check bits read from DRAM Bank 1 .

## BERR Control Register - Write Only

## Syndrome FIFO Flag Registers

Syndrome FIFO Flag Register 0
Index

| 28 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 28 |  | Reserved |  | FSF0 | ESF0 |  |  |
| Default |  | 00 H |  | 0 | 1 |  |  |

Syndrome FIFO Flag Register 1

| Index | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 29 H |  | Reserved |  | FSF1 | ESF1 |  |  |
| Default | 00 H |  | 0 | 1 |  |  |  |

ESF0,ESF1 - Syndrome FIFO Empty Flags. These bits reflect the EDC syndrome FIFO Empty status. When set to 1, these bits indicate that the associated FIFO is empty. ESF0 is the flag for Syndrome FIFO 0 and ESF1 is the flag for Syndrome FIFO 1.
FSF0, FSF1 - Syndrome FIFO Full Flags. These bits reflect the EDCsyndrome FIFO full status. When set to 1, these bitsindicate that the associated FIFO is full. FSF0 is the flag for Syndrome FIFO0 and FSF1 is the flag for Syndrome FIFO 1.

## Diagnostic Check Bit Registers

| Diagnostic Check Bit Register 0 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Index | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 2 CH |  |  |  | DCB0 |  |  |  |  |
| Default |  |  |  | 00 H |  |  |  |  |

Diagnostic Check Bit Register 1

| Index | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2D H |  |  |  |  |  |  |  |  |
| Default | DCB1 |  |  |  |  |  |  |  |

DCB0, DCB1 - Check Bit Register. These bits can be written to overridethe check bits generated by the write polynomial register. Data in DCB0 is written to DRAM Bank 0 and data in DCB1 is written to DRAM Bank 1. The selection to use EDC computed from the write data or use the EDC as contained in this register is determined by bit WC in the Command register Byte 1.

## Population Code Register

| Index |  | 5 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| 30 H | PN3 | PN2 | PN1 | PN0 |
| Default | 0 | 0 | 0 | 0 |

PN0, PN1, PN2, PN3 - Population Code. Specifies the DRAM chipdepth installed in all banks of Block N. The population code is defined as follows:

256 K depth (i.e. $256 \mathrm{~K} \times 1$ or $256 \mathrm{~K} \times 4$ )
1 M depth (i.e. 1 Mx 1 or 1 Mx 4 )
10
4 M depth (i.e. 4 Mx 1 or 4 Mx 4 )
11
16 M depth (i.e. 16 Mx 1 )

| Index | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31 H |  |  |  |  |  |  | MBE | CBE |

This register controls operation of the $\overline{\mathrm{BERR}}$ output.
MBE - Mode Bus Error. When MBE is set, $\overline{\text { BERR }}$ remains asserted till explicitly cleared when reporting data parity errors. Otherwise $\overline{B E R R}$ is asserted for one clock only.
CBE - Clear Bus Error. This bit, when asserted, clears BERR when MBE (above) is set.

## Interrupt Status Register

| Index | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32 H | - | IC | DBE | ABE | MEW | UEW | DEW | SBW |
| Defaul | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

IC - Initialization Complete. This bit indicates initialization of the DRAM is complete.
DBE - Data Parity Error. This bit indicates that a data bus parity error has occurred over the system bus.
ABE - Address Parity Error. This bit indicates that an address bus parity error has occurred over the system bus.
MEW - Multiple Errors in a Read-Modify-Write. This bit indicates that multiple errors have occurred during a read-modify-writeoperation.
UEW - Uncorrectable Error in a Word. This bit indicates that an uncorrectable error has occurred in a 32- (64-) bit word.
DEW - Double Error in a Word. This bit indicates that a double bit error has occurred in a 32-(64-)bit word.
SBW - Single Correctable Error. This bit indicates that a single correctable error has occurred in a 32- (64-) bit word.
InterruptStatus register bits ISR[6:0] are latched. These interrupts can be cleared individually by writing the register with the desired bit high. Otherwise those status bits remain indefinitely, or until $\overline{\text { RSTIN }}$ is asserted LOW.

## Special Characteristics of I/O Registers

The two EDC registers can be accessed with 32-bit reads over the system bus. All other I/O registers must be accessed by reading or writing a single byte at the address location shown. That byte will always be located at the lowest 8 bits of the system's data bus ( $\mathrm{D}[7: 0]$ ). Programmingregisters are read/write for diagnostic purposes. These register's address locations are separated by 16 bytes to support wide system data paths.

## Syndrome Decoding

The following tables give the decoding for the syndrome values for the 32 and 64 bit error detection and correction algorithms. Table 32 gives the syndrome decoding for the 32-bit error-detection and correction algorithm. Table 33 gives the syndrome decoding for the 64 bit error detection and correction algorithm. In these two tables, U indicates a multiple (greater than 2) bit uncorrectable error, D indicates a double bit error, nm indicates an error in data bit nm , and Cn indicates an error in check bit n .

Table 32. Syndrome Decoding, 32-bit EDC

| S6 S5 S4 S[3:0] | 0 0 0 | 0 0 1 | 0 1 0 | 0 1 1 | 1 $\mathbf{0}$ $\mathbf{0}$ | 1 $\mathbf{1}$ 1 | 1 $\mathbf{1}$ $\mathbf{0}$ | 1 <br> 1 <br> 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | U | D | D | 0 | D | U | U | D |
| 0001 | D | U | U | D | U | D | D | 16 |
| 0010 | D | 29 | 7 | D | U | D | D | U |
| 0011 | U | D | D | U | D | 13 | 23 | D |
| 0100 | D | 28 | 6 | D | U | D | D | 17 |
| 0101 | U | D | D | 1 | D | 12 | 22 | D |
| 0110 | U | D | D | U | D | 11 | 21 | D |
| 0111 | D | 27 | 5 | D | U | D | D | C3 |
| 1000 | D | 26 | 4 | D | U | D | D | U |
| 1001 | U | D | D | U | D | 10 | 20 | D |
| 1010 | 31 | D | D | U | D | 9 | 19 | D |
| 1011 | D | 25 | 3 | D | 15 | D | D | C2 |
| 1100 | U | D | D | U | D | 8 | 18 | D |
| 1101 | D | 24 | 2 | D | U | D | D | C1 |
| 1110 | D | U | U | D | 14 | D | D | C0 |
| 1111 | 30 | D | D | C6 | D | C5 | C4 | N |

Table 33. Syndrome Decoding, 64-bit EDC

| S7 S6 S5 S4 S[3:0] | $\left[\begin{array}{l} \mathbf{0} \\ \mathbf{0} \\ \mathbf{0} \\ \mathbf{0} \end{array}\right.$ | $\begin{array}{\|l} \mathbf{0} \\ \mathbf{0} \\ \mathbf{0} \\ \mathbf{1} \end{array}$ | $\left\lvert\, \begin{aligned} & \mathbf{0} \\ & \mathbf{0} \\ & \mathbf{1} \\ & \mathbf{0} \end{aligned}\right.$ | $\begin{array}{\|l} \mathbf{0} \\ \mathbf{0} \\ \mathbf{1} \\ \mathbf{1} \end{array}$ | $\left\lvert\, \begin{aligned} & \mathbf{0} \\ & \mathbf{1} \\ & \mathbf{0} \\ & \mathbf{0} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \mathbf{0} \\ & \mathbf{1} \\ & \mathbf{1} \\ & \mathbf{0} \end{aligned}\right.$ | $\begin{array}{\|l} 0 \\ 1 \\ 1 \\ 1 \end{array}$ | $\left\lvert\, \begin{aligned} & \mathbf{1} \\ & \mathbf{0} \\ & \mathbf{0} \\ & \mathbf{0} \end{aligned}\right.$ | $\begin{array}{\|l} 1 \\ 0 \\ 0 \\ 1 \end{array}$ | $\begin{array}{\|l} 1 \\ \mathbf{0} \\ \mathbf{1} \\ \mathbf{0} \end{array}$ | $\begin{array}{\|l} 1 \\ 0 \\ 1 \\ 1 \end{array}$ | $\begin{array}{\|l\|l} \hline \mathbf{1} \\ \mathbf{1} \\ \mathbf{0} \end{array}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | \|l| 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | N | C4 | C5 | D | C6 | D | D | 62 | C7 | D | D | 46 | D | U | U | D |
| 0001 | C0 | D | D | 14 | D | U | U | D | D | U | U | D | U | D | D | 30 |
| 0010 | C1 | D | D | U | D | 34 | 56 | D | D | 50 | 40 | D | U | D | D | U |
| 0011 | D | 18 | 8 | D | U | D | D | U | U | D | D | U | D | 2 | 24 | D |
| 0100 | C2 | D | D | 15 | D | 35 | 57 | D | D | 51 | 41 | D | U | D | D | 31 |
| 0101 | D | 19 | 9 | D | U | D | D | 63 | U | D | D | 47 | D | 3 | 25 | D |
| 0110 | D | 20 | 10 | D | U | D | D | U | U | D | D | U | D | 4 | 26 | D |
| 0111 | U | D | D | U | D | 36 | 58 | D | D | 52 | 42 | D | U | D | D | U |
| 1000 | C3 | D | D | U | D | 37 | 59 | D | D | 53 | 43 | D | U | D | D | U |
| 1001 | D | 21 | 11 | D | U | D | D | U | U | D | D | U | D | 5 | 27 | D |
| 1010 | D | 22 | 12 | D | 33 | D | D | U | 49 | D | D | U | D | 6 | 28 | D |
| 1011 | 17 | D | D | U | D | 38 | 60 | D | D | 54 | 44 | D | 1 | D | D | U |
| 1100 | D | 23 | 13 | D | U | D | D | U | U | D | D | U | D | 7 | 29 | D |
| 1101 | U | D | D | U | D | 39 | 61 | D | D | 55 | 45 | D | U | D | D | U |
| 1110 | 16 | D | D | U | D | U | U | D | D | U | U | D | 0 | D | D | U |
| 1111 | D | U | U | D | 32 | D | D | U | 48 | D | D | U | D | U | U | D |

## MBus Operation

## Bus Transactions General Description

System transactions follow the MBus specification January 31st, 1991, Revision 1.2 (Review draft) including Level 2. Only those functions required of a main memory system are implemented. The implementation of the generic interface is an extension of the MBus specification adopted to an adaptable interface useable by a variety of processors. The descriptions of the generic interface are therefore applicable to MBus applications. The intent of this section is not to repeat the MBus specification but to identify those operating characteristics and functions which are invoked with the MBus mode selection.

## Module Connections

The SPARC MBus is an address/data multiplexed bus therefore, the address and data pins of the module must be wired together. The controller accommodates the multiplexed bus by storing the address and control information that is presented during the address phase allowing the data on the address pins to change after the deassertion of the address strobe. The module connections to MBus are given in the following tables. Note that some module pins are tied together to the MBus connection. Other connections must be permanently tied to a HIGH or LOW level.

Table 34. MBus Signal Translation

| Controller | MBus |
| :---: | :---: |
| CLK | CLK |
| D[63:0] | MAD[63:0] |
| A[35:0] | MAD[35:0] |
| TYPE[3:0] | MAD[39:36] |
| SIZE[2:0] | MAD[42:40] |
| $\overline{\text { AS }}$ | MAS |
| BACK[2:0] | MERR, MRDY, MRTY |
| INH | MIH |
| BR | MBR |
| BG | MBG |
| BB | MBG |
| ID[3:0] | ID[3:0] (fixed value) |
| $\overline{\text { BERR }}$ | $\overline{\text { AERR }}$ |
| $\overline{\text { RSTIN }}$ | $\overline{\text { RSTIN }}$ |
| $\overline{\text { INT }}$ | $\overline{\text { INTOUT }}$ |

Table 35. Extra Signals in MBus

| Controller | MBus |
| :---: | :---: |
| IMD | 0 (MBus mode) |
| TYPE[5:4] | 0 (Ignored) |
| SIZE3 | 0 |
| $\overline{\text { DS }}$ | 0 |
| $\overline{\text { BLST }}$ | 1 |
| TSTE | 0 |
| PMD[2:0] | 0 |
| $\overline{\text { TRC }}$ | tied high for non-reflective <br> tied to $\overline{\text { INH }} \mathrm{M}$ for reflective <br> memory |

During reset, $\overline{\mathrm{BACK}}[2: 0]$ must be driven to invoke the proper Mbus modes. The snoop window source must originate internally. To make these selections, BACK [2:0] must be driven to binary 100 during Reset. Refer to Table 18 and Table 19.

## Bus Interface Signal Description

The bus interface signal descriptions are identical to that given in the generic descriptions except for some minor variations and nomenclature. This section will present only those differences and highlight the nomenclature equivalences.

## Transaction Specific Control

Transaction specific control information is contained in fields within the address as specified by MBus. These fields are given in Table 36.

Table 36. Multiplexed Bus Address Subfields

| Signal Name | Physical <br> Signal | Description |
| :---: | :---: | :---: |
| A[35:0] | MAD[35:0] | Physical Address |
| TYPE[3:0] | MAD[39:36] | Transaction Type |
| SIZE[2:0] | MAD[42:40] | Transaction Data Size |
|  | MAD[63:43] | Reserved |

## Parity

Parity is not defined for MBus, however, the controller retains the capability to generate and check parity when configured for MBus.

## TYPE[2:0]: Transaction Type

During the address phase, TYPE[2:0] specify the transaction type. TYPE [2:0] are multiplexed bus signals and are directly MBus compatible. The module fullyresponds to Write, Read, Coherent Read, Coherent Write and Invalidate, and CoherentRead and Invalidate. The response to Coherent Invalidate cycles is programmable. If the Coherent Invalidate Acknowledge Enable in the Command register is 0 , the module makes no response to these cycles. This is the default condition after reset. If the Coherent Invalidate Acknowledge Enable in the Command register is 1 , the module asserts MRDY for Coherent Invalidate cycles but, otherwise, plays no role in the transaction.

Table 37. Transaction Types

| Type |  |  | Data Size | Transaction Site |
| :--- | :---: | :---: | :---: | :--- |
| 2 | 1 | 0 |  |  |
| 0 | 0 | 0 | Any | Write |
| 0 | 0 | 1 | Any | Read |
| 0 | 1 | 0 | 32 Bytes | Coherent Invalidate |
| 0 | 1 | 1 | 32 Bytes | Coherent Read |
| 1 | 0 | 0 | Any | Coherent Write \& In- <br> validate |
| 1 | 0 | 1 | 32 Bytes | Coherent Read \& In- <br> validate |
| All Other Combinations |  |  |  | Reserved |

## TYPE[2:0]: Transaction Size

During the address phase, SIZE[2:0] specify the number of bytes to be transferred during the data phase of the bus transaction. SIZE[2:0] are multiplexed bus signals and are directly MBus compatible.

| Table 38. Size Transaction |  |  |  |
| :--- | :---: | :---: | :---: |
| Size2 Size1 Size0 Transaction Size <br> 0 0 0 Byte <br> 0 0 1 Halfword (2 Bytes) <br> 0 1 0 Word (4 Bytes) <br> 0 1 1 Doubleword (8 Bytes) <br> 1 0 0 16-Byte Burst <br> 1 0 1 32-Byte Burst <br> 1 1 0 64-Byte Burst <br> 1 1 1 128-Byte Burst |  |  |  |

Table 39. Address Interpretation in Byte Mode (Size[2:0]=0)

| $\mathbf{A 2}$ | $\mathbf{A 1}$ | $\mathbf{A 0}$ | Byte\# | Bits |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathrm{D}[63: 56]$ |
| 0 | 0 | 1 | 1 | $\mathrm{D}[55: 48]$ |
| 0 | 1 | 0 | 2 | $\mathrm{D}[47: 40]$ |
| 0 | 1 | 1 | 3 | $\mathrm{D}[39: 32]$ |
| 1 | 0 | 0 | 4 | $\mathrm{D}[31: 24]$ |
| 1 | 0 | 1 | 5 | $\mathrm{D}[23: 16]$ |
| 1 | 1 | 0 | 6 | $\mathrm{D}[15: 8]$ |
| 1 | 1 | 1 | 7 | $\mathrm{D}[7: 0]$ |

Table 40. Address Interpretation in Halfword mode (Size[2:0]=1)

| $\mathbf{A 2}$ | $\mathbf{A 1}$ | $\mathbf{A 0}$ | Byte\# | Bits |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | X | 0 | $\mathrm{D}[63: 48]$ |
| 0 | 1 | X | 1 | $\mathrm{D}[47: 32]$ |
| 1 | 0 | X | 2 | $\mathrm{D}[31: 16]$ |
| 1 | 1 | X | 3 | $\mathrm{D}[15: 0]$ |

Table 41. Address Interpretation in Word Mode (Size[2:0]=2)

| $\mathbf{A 2}$ | $\mathbf{A 1}$ | A0 | Byte\# | Bits |
| :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | 0 | $\mathrm{D}[63: 32]$ |
| 1 | X | X | 1 | $\mathrm{D}[31: 0]$ |

Table 42. $\overline{\text { BACK }}$ Translation

| $\overline{\text { MERR }}$ | $\overline{\text { MRDY }}$ | $\overline{\text { MRTY }}$ | Controller <br> Definition | MBus <br> Definition |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Reserved | Retry |
| 0 | 0 | 1 | Uncorrectable <br> Error | Error3 - <br> Uncorrectable |
| 0 | 1 | 0 | Reserved | Error2 - <br> Timeout |
| 0 | 1 | 1 | Reserved | Error1 - Bus <br> Error |
| 1 | 0 | 0 | Reserved | Reserved |
| 1 | 0 | 1 | Valid Data <br> Transfer | Valid Data <br> Transfer |
| 1 | 1 | 0 | Not Used | Relinquishand <br> Retry |
| 1 | 1 | 1 | Idle Cycle | Idle Cycle |

## $\overline{\text { MERR }}, \overline{\text { MRDY, }}, \overline{\text { MRTY }}$ - Bus Acknowledges

These signals supply the transaction acknowledge to the bus master. They are defined in the Bus Acknowledge Tables and follow the MBus encoding. MERR corresponds to BACK2, MRDY corresponds to $\overline{\mathrm{BACK}} 1$, and $\overline{\text { MRTY }}$ corresponds to $\overline{\mathrm{BACK}} 0$.
$\overline{\mathbf{B R}} / \overline{\mathbf{F E}}$ - Bus Request. This signal will be issued by the controller duringreflective read transactions. $\overline{\mathrm{BR}}$ from the main memory system should be interpreted as the highest priority request for bus mastership to the system's arbiter. Additional system bus transactions will be prevented until the ongoing write (resulting from the reflective read) to main memory has completed. (The original MBusspecification has no explicit mechanism for reflective main memories to postpone the next bus transaction while the data being transferred between two caches is simultaneously written to DRAM.)
In the MBus mode, The BRM bit in Command register 3 should be programmed0toenable the bus request handshaking. When this is done, $\overline{\mathrm{BR}}$ is deasserted upon the recognition of $\overline{\mathrm{BG}}$ and is followed by the assertion of $\overline{\mathrm{BB}}$. $\overline{\mathrm{BB}}$ remains asserted until the Reflective FIFO is empty.
$\overline{\mathbf{B G}}$ - Bus Grant. This signal is asserted by the external arbiter in response to $\mathrm{a} \overline{\mathrm{BR}}$, to indicate that the controller has been granted ownership of the bus.
$\overline{\mathbf{B B}}$ - Bus Busy. This signal is asserted by the controller for the duration of its bus ownership. The controller will require the bus as it completes the main memory write transaction during reflective readoperations.
ID[3:0] - Identification. The ID field selects various configuration spaces within the MBus address space for access to the Port registerand other I/O registers.

Table 43. ID[3:0] Mapping

| MBus CONFIGURATION SPACE | ID[3:0] |
| :---: | :---: |
| F/F000/000 H to F/F0FF/FFFF H | 0H reserved for boot <br> PROM |
| F/F100/0000 H to F/F1FF/FFFF H | 1 H |
| . | . |
| F/Fn00/0000 H to F/Fn00/0000 H | n H |
| . | . |
| F/FE00/0000 H to F/FEFF/FFFF H | E H |
| F/FF00/0000 H to F/FFFF/FFFF H | F H |

## Internal Registers

Several internal registers are available to set up the DRAM controller and report status to the host. The register's individual bits are defined in the sections describing the generic mode of operation. The registers appear on the MBus exactly as they would in the 64 -bit bus generic mode, big-endian operation.
When the MBus mode is invoked, the MBus Portregisterbecomes accessible. Its form, content, and address are defined below. In addition, the Command register 0 contains a control bit specific to MBus operation. This control bit affects the controllers response to MBus coherent invalidate cycles. Addressing of the internal registers is direct in the MBus mode and therefore the index register is not used. The address of each register has the form (in hexadecimal)

FFnxx0mpx
where $n$ is a nibble that is compared to the input on the ID pins, $x$ is a don't care condition, and mp are the two nibbles of the indexed address as given in the register descriptions. For example, if ID [3:0] is A H, then the MBus address for the BERR Register is FFAxx031xH.

$$
\text { MBus Port Register - } 2 \text { Bytes - Read Only }
$$

| Address 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FFF H | MR |  | MV |  |  |  |  |
| Default | 0 H |  |  | 1 H |  |  |  |
| Address 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| FFE H | MD |  |  |  |  |  |  |
| Default | tbd H |  |  |  |  |  |  |

MV[3:0] - VendorCode. This specifies the vendor code for MBus compatible devices -1 H for Cypress Semiconductor.

MR [3:0] - Revision Number. This specifies the revision level for MBus compatible devices -0 H .
MD[7:0] - Device Number. This specifies a unique number that indicatesthe vendor specific MBus device present at this port.
MP[31:16] - Reserved for later use.

## Specific Programming

ForMBus, there will be specific register programming to configure the controller for MBus operation. Forconvenience, specificfields are listed below along with the load value appropriate to MBus. There are other programming selections that must be made which are dependent upon the specific application.

| PLL[1:0] | 01 | $40-\mathrm{MHz}$ Bus |
| :--- | :--- | :--- |
| SBS[1:0] | 01 | 64-Bit System Bus |
| PLLMODE | TBD | $80-\mathrm{MHz}$ PLL Enabled |

## Timing

Bustiming diagrams reflect generic applications, however they are applicable to MBus. All of the diagrams must be interpreted for data strobe, DS, permanently asserted.

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired. For userguidelines, not tested.)

Storage Temperature
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . $\quad-0.3 \mathrm{~V}$ to +7.0 V
Input Voltage . . . . . . . . . . . . . . . . . . . . . . -3.0 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Output Voltage .................................. 0 to V CC Volts
Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | CYM7232 CYM7264 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | 4.75 | 5.25 | V |
| $\mathrm{T}_{\text {AMB }}$ | Ambient Temperature | Commercial | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output HIGH Voltage Type 1 | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH} 1}=-8.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output HIGH Voltage Type 2 | $\mathrm{I}_{\mathrm{OH} 2}=-12 \mathrm{~mA}$ | 2.4 |  | V |
| V OL 1 | Output LOW Voltage Type 1 | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{O} 1 \mathrm{~L}}=8.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output LOW Voltage Type 2 | $\mathrm{I}_{\mathrm{OH} 2}=12 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.4 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.3 | 0.8 | V |
| IIN | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {SS }}$ |  | +10 | $\mu \mathrm{A}$ |
| IOUT | Output LeakageCurrent | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {Ss }} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ |  | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | OperatingCurrent | Outputs Open, $\mathrm{f}=\mathrm{f}_{\text {MAX }}$ |  | TBD | mA |

## Capacitance

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | InputCapacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | TBD | pF |
| COUT | OutputCapacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | TBD | pF |
| $\mathrm{C}_{\mathrm{IO}}$ |  |  | TBD | pF |

## Output Signals by Type

| Output | Description |
| :--- | :--- |
| $\overline{\text { BACK }} 2: 0]$ | Type 1 |
| BERR | Type 1 (Open Drain) |
| $\overline{\text { BR/FE }}$ | Type 1 |
| BB | Type 1 |
| INT | Type 1 (Open Drain) |
| $\overline{\text { RAS }}[3: 0]$ | Type 2 |
| $\overline{\text { CAS[3:0] }}$ | Type 2 |
| ADRS[11:0] | Type 2 |
| DDA, DDB, DDC, DDD | Type 1 |
| EDA, EDB, EDC, EDD | Type 1 |
| R/产[3:0] | Type 1 |
| DP[7:0] | Type 1 |
| D[63:0] | Type 1 |

Type 1 outputs are designed to drive $50-\mathrm{pF}$ loads with a DC drive of 8 mA . Type 2 outputs are designed to drive $50-\mathrm{pF}$ loads with a DC drive of 12 mA . The open drain outputs have identical pull down characteristics to the two-state output of the same type. MBus modules are tested with $100-\mathrm{pF}$ loads to guarantee compatibility with the MBus specification.

## AC Test Loads and Waveforms




Equivalent to: THÉVENIN EQUIVALENT
OUTPUT O- $\underbrace{125 \Omega}$ O 1.40 V Type 1


Switching Diagrams
Read


Notes:
2. $\overline{\text { FESTRB }}$ is asserted here following the closure of the snoop window in the previous clock cycle.
3. $\overline{\text { FESTRB }}$ would normally occur after $t_{\text {ENR }}$ plus a delay if necessary to align $\overline{\text { FESTRB }}$ to a bus clock boundary. FESTRB is asserted here following the assertion of $\overline{\mathrm{DS}}$ (data strobe) in the previous clock cycle.
4. $\overline{\text { BACK }}$ remains three-stated until it is first asserted. At the end of the transaction, $\overline{\text { BACK }}$ is deasserted in the first half of the clock cycle and then three-stated.
5. $\overline{\text { FESTRB }}$ would normally occur here after $t_{\text {ENR }}$, however, it is automatically delayed by the controller to align to a bus clock boundary.

SEMICONDUCTOR

Write - Real-Time Bus Acknowledge/Early Data Strobe


## Notes:

6. $\overline{\text { FESTRB }}$ is an internal signal that unclocks the FIFO. $\overline{\text { FESTRB }}$ is one bus clock cycle long.
7. $\overline{\text { BLST may be internal or external }}$
8. The assertion of $\overline{\mathrm{CAS}}$ (and all subsequent $\overline{\mathrm{CAS}}$ cycles of the burst) requires

## ${ }^{t_{D C}}$ to have expired

$t_{\mathrm{CP}}$ to have expired $\left(\mathrm{t}_{2 \mathrm{~A}}>\mathrm{t}_{\mathrm{CP}}\right)$
After $\overline{\text { CAS }}$ asserted, FESTRB unclocks the write FIFO presenting the next data page to the DRAM.
9. $\overline{\mathrm{DS}}$ may be deasserted in any of the cycles shown.
10. $\mathrm{t}_{\mathrm{R}} \geq \mathrm{t}_{\mathrm{RPC}}+2 \mathrm{MCLK}$
$\mathrm{t}_{\mathrm{R}} \geq \mathrm{t}_{\mathrm{AR}}+2 \mathrm{MCLK}$
11. The assertion of CAS requires
$\mathrm{t}_{\mathrm{CP}}$ to have expired (from previous transaction)
$t_{\text {MAC }}$ have expired ( $\mathrm{t}_{1 \mathrm{~A}} \geqq \mathrm{t}_{\mathrm{MAC}}$ )
$t_{D C}$ to have expired $\left(t_{1 B} \geq t_{D C}\right)$
SNW to have closed 2 bus clocks previous.
12. $t_{1 A}$ is measured from the rising edge of the bus clock after $t_{\text {RAM }}$ has expired.

Switching Waveforms (continued)
Write - Real-Time Data Strobe


Switching Waveforms (continued)
Write - Early Bus Acknowledge


9

Switching Waveforms (continued)
I/O Cycles - Read ${ }^{[13]}$


Note:
13. Data transfer occurs 5 clock cycles after $\overline{\text { SNW }}$ or $\overline{\mathrm{DS}}$ whichever occurs last.

Switching Waveforms (continued)
Arbitration for Bus Mastership During Reflective Read


Switching Waveforms (continued)
Pre-initialization


Initialization


Switching Waveforms (continued)
Reset Cycle


Note:
14. BACK used as input to select bus acknowledge modes and snoop window source during reset.

Switching Waveforms (continued)
Mbus Coherent Invalidate Cycle (CIE set)


Ordering Information

| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :--- |
| CYM7232PG-HC | PG01 | Commercial |
| CYM7232PG-SC | PG01 | Commercial |
| CYM7264PG-HC | PG02 | Commercial |
| CYM7264PG-SC | PG02 | Commercial |

Document \#:38-M-00051
INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
COMM ..... 7
RISC ..... 8
MODULES ..... 9
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

| Device Number | Description |  |
| :---: | :---: | :---: |
| CY10E301 | Combinatorial ECL 16P8 Programmable Logic Device | 10-1 |
| CY100E301 | Combinatorial ECL 16P8 Programmable Logic Device | 10-1 |
| CY10E302 | Combinatorial ECL 16P4 Programmable Logic Device | 10-6 |
| CY100E302 | Combinatorial ECL 16P4 Programmable Logic Device | 10-6 |
| CY10E383 | ECL/TTL Translator and High-Speed Bus Driver | 10-11 |
| CY101E383 | ECL/TTL Translator and High-Speed Bus Driver | 10-11 |
| CY10E422 | $256 \times 4$ ECL Static RAM | 10-17 |
| CY100E422 | $256 \times 4$ ECL Static RAM | 10-17 |
| CY10E470 | $4096 \times 1$ ECL Static RAM | 10-24 |
| CY100E470 | $4096 \times 1$ ECL Static RAM | 10-24 |
| CY10E474 | $1024 \times 4$ ECL Static RAM | 10-29 |
| CY100E474 | $1024 \times 4$ ECL Static RAM | 10-29 |
| CY10E484 | $4096 \times 4$ ECL Static RAM | 10-36 |
| CY100E484 | $4096 \times 4$ ECL Static RAM | 10-36 |
| CY101E484 | $4096 \times 4$ ECL Static RAM | 10-36 |
| CY10E494 | 16,384 $\times 4$ ECL Static RAM | 10-43 |
| CY100E494 | 16,384 x 4 ECL Static RAM | 10-43 |
| CY101E494 | 16,384 x 4 ECL Static RAM | 10-43 |

# Combinatorial ECL 16P8 Programmable Logic Device 

## Features

- Standard 16P8 pinout and architecture
- 16 inputs, 8 outputs
- User-programmable output polarity
- Ultra high speed/standard power
$-\mathbf{t}_{\text {PD }}=4$ ns (max.)
$-I_{E E}=240 \mathrm{~mA}$ (max.)
- Low-power version
$-\mathbf{t}_{\text {PD }}=6$ ns (max.)
$-_{\text {EE }}=170 \mathrm{~mA}$ (max.)
- Both 10KH- and 100K-compatible I/O versions available
- Enhanced test features
-Additional test input terms
-Additional test product terms
- Security fuse


## Functional Description

Cypress Semiconductor's PLD family offers the user the highest level of performance in ECL programmable logic devices. These PLDs are developed using an advanced STAR ${ }^{\circledR}$ bipolar process incorporating proven Ti-W fuses.
The CY10E301 is 10 KH -compatible and the CY100E301 is 100 K -compatible. These PLDs implement the familiar sum-of-products logic functions by selectively programming cell elements to configure the AND gates by disconnecting either the true or the complement input term. If all inputs are disconnected from an AND gate, then a logical true will exist at the output of this AND gate. An output polarity fuse is also provided to allow an active LOW
to occur if this fuse is blown. A security feature provides the user protection for the implementation of proprietary logic. When invoked by blowing the security fuse, the contents of the array cannot be accessed in the verify mode.
The CY10E301 and CY100E301 can be programmedusing Cypress's QuickPro II or other industry-standard programming equipment. Programming support information can be obtained from local CypressSemiconductor sales offices.


## Selection Guide



STAR is a trademark of Aspen Semiconductor.

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}} \ldots \ldots \ldots \ldots . . .7 . \mathrm{I}^{2} \mathrm{~V}$ to +0.5 V

Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$ at Ground

| Range | Version | Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: | :---: |
| Commercial <br> (Standard, L ) | 10 E | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ <br> Ambient | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial <br> (Standard, L ) | 100 E | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Ambient | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Military | 10 E | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V} \pm 5 \%$ |

Output Current

$$
-50 \mathrm{~mA}
$$

Electrical Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description | Test Conditions | Temperature ${ }^{[2]}$ | 10E301 |  | 100E301 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | OutputHIGH Voltage | $\begin{aligned} & 10 \mathrm{KH}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -920 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1020 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -980 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -920 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -900 | -700 |  |  | mV |
|  |  | $\begin{array}{\|l\|} \hline 100 \mathrm{~K}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { Min. or } \mathrm{V}_{\text {IL }} \text { Max. } \\ \hline \end{array}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{KH}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1650 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1630 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1630 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1600 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1590 |  |  | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 10 KH | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1270 | -920 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1050 | $-700$ |  |  | mV |
|  |  | 100K | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage Supply Current (All inputs and outputs open) | 10KH | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1520 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1440 |  |  | mV |
|  |  | 100K | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1810 | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ Min. (Except I/O Pins) |  | 0.5 |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {EE }}$ |  | Commercial L(Low Power) |  | -170 |  | -170 |  | mA |
|  |  | Commercial(StandardPower) |  | -240 |  | -240 |  | mA |
|  |  | Military |  | -240 |  |  |  | mA |

Notes:

1. See AC Test Loads and Waveforms for test conditions.
2. Commercialgrade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
$\qquad$
Capacitance ${ }^{[3]}$

| Parameters | Description | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance |  | 4 | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | OutputCapacitance |  | 6 | 10 | pF |

## AC Test Load and Waveform ${ }^{[4,5,6,7,8,9]}$



## Notes:

3. Tested initially and after any design or process changes that may affect these parameters.
4. $\quad \mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10E version.
5. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 E version
6. $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}<5 \mathrm{pF}$ (includes fixture and stray capacitance).
7. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
8. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$
9. All timing measurements are made from the $50 \%$ point of all waveforms.

Switching Characteristics Over the Operating Rangee ${ }^{[1]}$

| Parameters | Description | $\begin{aligned} & \hline \text { 10E301-4 } \\ & \text { 100E301-4 } \end{aligned}$ |  | 10E301-5 |  | $\begin{gathered} \text { 10E301L-6 } \\ \text { 100E301L-6 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input to Output Propagation Delay |  | 4.0 |  | 5.0 |  | 6.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | ns |

## Switching Waveforms



CYPRESS
SEMICONDUCTOR

Functional Logic Diagram (DIP Pinout)


JEDEC fuse number $=$ first fuse number + increment

Ordering Information

| I/O | $\begin{aligned} & \hline \mathbf{t}_{\text {PD }} \\ & \text { (ns) } \end{aligned}$ | $\begin{aligned} & \mathbf{I}_{\mathbf{E E}} \\ & (\mathbf{m A}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10KH | 4 | 240 | CY10E301-4DC | D14 | Commercial |
|  |  |  | CY10E301-4YC | Y64 |  |
|  | 5 | 240 | CY10E301-5DMB | D14 | Military |
|  |  |  | CY10E301-5YMB | Y64 |  |
|  | 6 | 170 | CY10E301L-6JC | J64 | Commercial |
|  |  |  | CY10E301L-6PC | P13A |  |
| 100K | 4 | 240 | CY100E301-4DC | D14 | Commercial |
|  |  |  | CY100E301-4YC | Y64 |  |
|  | 6 | 170 | CY100E301L-6JC | J64 | Commercial |
|  |  |  | CY100E301L-6PC | P13A |  |

[^68]
## Combinatorial ECL 16P4 Programmable Logic Device

## Features

- Standard 16P4 pinout and architecture
-16 inputs, 4 outputs
- User-programmable output polarity
- Ultra high speed/standard power
$-\mathbf{t}_{\text {PD }}=3 \mathrm{~ns}$ (max.)
$-\mathrm{I}_{\mathrm{EE}}=220 \mathrm{~mA}$ (max.)
- Low-power version
- $_{\text {tPD }}=4$ ns (max.)
$-\mathrm{I}_{\mathrm{EE}}=170 \mathrm{~mA}$ (max.)
- Both 10 KH - and 100 K -compatible I/O versions available
- Enhanced test features
-Additional test input terms
-Additional test product terms
- Security fuse


## Functional Description

Cypress Semiconductor's PLD family offers the user the highest level of performance in ECL programmable logic devices. These PLDs are developed using an advancedprocess incorporating proven $\mathrm{Ti}-\mathrm{W}$ fuses.
The CY10E302 is 10 KH compatible and the CY100E302 is 100 K compatible. These PLDs implement the familiar sum-of-products logic functions by selectively programming cell elements to configure the AND gates by disconnecting either the true or complement input term. If all inputs are disconnected from an AND gate, then a logical true will exist at the output of this AND gate. An output polarity fuse is also provided to allow an active LOW to
occur if this fuse is blown. A security feature provides the user protection for the implementation of proprietary logic. When invoked by blowing the security fuse, the contents of the array cannot be accessedin the verify mode.
The CY10E302 and CY100E302 can be programmedusing Cypress's QuickPro II or other industry-standard programming equipment. Programming support information can be obtained from local CypressSemiconductor sales offices.


Selection Guide

|  | 10E302-3 <br> 100E302-3 | 10E302-4 | 100E302-4 | 10E302L-4 <br> 100E302L-4 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MaximumInput to Output Propagation Delay Time (ns) | 3 | 4 | 4 | 4 |  |
| $\mathrm{I}_{\mathrm{EE}}(\mathrm{mA})$ | Commercial | -220 | -220 | -220 | -170 |

Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$ at Ground

| Range | $\mathbf{I} / \mathbf{O}$ | Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: | :---: |
| Commercial <br> $($ Standard, L$)$ | 10 KH | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ <br> Ambient | $-5.2 \mathrm{~V}+5 \%$ |
| Commercial <br> (Standard, L ) | 100 K | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Ambient | -4.2 V to -0.3 V |
| Military | 100 KH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V}+5 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}} \ldots \ldots \ldots \ldots . . .7 .0 \mathrm{~V}$ to +0.5 V

Output Current $\qquad$

$$
-50 \mathrm{~mA}
$$

Electrical Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description | Test Conditions | Temperature ${ }^{[2]}$ | 10E302 |  | 100E302 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{KH}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C}$ | -1140 | -920 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1020 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -980 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -920 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -900 | -700 |  |  | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { Min. or } \mathrm{V}_{\text {IL }} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1025 | $-880$ | mV |
| V OL | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{KH}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1650 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1630 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1630 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1600 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1930 | -1590 |  |  | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 10KH | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1270 | -920 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1050 | -700 |  |  | mV |
|  |  | 100K | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 10 KH | $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C}$ | -1950 | -1520 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1440 |  |  | mV |
|  |  | 100K | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1810 | -1475 | mV |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ Min. |  | 0.5 |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current (All inputs and outputsopen) | Commercial L(Low Power) |  |  | -170 |  | -170 | mA |
|  |  | Commercial(StandardPower) |  |  | -220 |  | -220 | mA |
|  |  | Military |  |  | -220 |  |  | mA |

## Notes:

1. See AC Test Loads and Waveforms for test conditions.
2. Commercialgrade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.

Capacitance ${ }^{[3]}$

| Parameters | Description | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance |  | 4 | 8 | pF |
| C OUT | OutputCapacitance |  | 6 | 10 | pF |

## AC Test Load and Waveform ${ }^{[4,5,6,7,8,9]}$



## Notes:

3. Tested initially and after any design or process changes that may affect these parameters.
4. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 KH version.
5. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version
6. $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}<5 \mathrm{pF}$ (includes fixture and stray capacitance).
7. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
8. $t_{r}=t_{f}=0.7 \mathrm{~ns}$
9. All timing measurements are made from the $50 \%$ point of all waveforms.

Switching Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description | $\begin{gathered} 10 \mathrm{E} 302-3 \\ 100 \mathrm{E} 302-3 \end{gathered}$ |  | $\begin{gathered} 10 \mathrm{E} 302-4 \\ 100 \mathrm{E} 302-4 \end{gathered}$ |  | $\begin{aligned} & 10 \mathrm{E} 302 \mathrm{~L}-4 \\ & \text { 100E302L-4 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {PD }}$ | Input to Output Propagation Delay |  | 3.0 |  | 4.0 |  | 4.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | ns |

## Switching Waveforms



Functional Logic Diagram (DIP Pinout)


Ordering Information

| I/O | $\begin{aligned} & \mathbf{t}_{\text {PD }} \\ & (\mathbf{n s}) \end{aligned}$ | $\underset{(\mathbf{m A})}{\mathbf{I}_{\mathbf{E E}}}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10KH | 3 | 220 | CY10E302-3DC | D14 | Commercial |
|  |  |  | CY10E302-3YC | Y64 |  |
|  | 4 | 220 | CY10E302-4DC | D14 | Commercial |
|  |  |  | CY10E302-4YC | Y64 |  |
|  | 4 | 220 | CY10E302-4DMB | D14 | Military |
|  |  |  | CY10E302-4YMB | Y64 |  |
|  | 4 | 170 | CY10E302L-4PC | P13A | Commercial |
|  |  |  | CY10E302L-4JC | J64 |  |
| 100K | 3 | 220 | CY100E302-3DC | D14 | Commercial |
|  |  |  | CY100E302-3YC | Y64 |  |
|  | 4 | 220 | CY100E302-4DC | D14 | Commercial |
|  |  |  | CY100E302-4YC | Y64 |  |
|  | 4 | 170 | CY100E302L-4PC | P13A | Commercial |
|  |  |  | CY100E302L-4JC | J64 |  |

[^69]
## Features

- BiCMOS for optimum speed/power
- High speed (max.)
-2.5 ns tpD TTL-to-ECL
-3 ns tpD ECL-to-TTL
- Low skew < $\pm 1 \mathrm{~ns}$
- Can operate on single +5 V supply
- Full-duplex ECL/TTL data transmission
- Internal $2 \mathrm{k} \Omega$ ECL pull-down resistors on each ECL output
- Surface-mount PLCC/CLCC package
- $\mathbf{V}_{B B}$ ECL reference voltage output
- Single- or dual-supply operation
- Capable of greater than 2001V ESD
- ECL cable/twisted pair driver


## Functional Description

The CY10/101E383 is a new-generation TTL-to-ECL and ECL-to-TTL logic level translator designed for high-performance systems. The device contains ten independent TTL-to-ECL and ten independent ECL-to-TTL translators for high-speed full-duplex data transmission, mixed logic, and bus applications. The CY10/101E383 is especially suited to drive ECL backplanes between TTL boards. The CY10/101E383 is implemented with differentialECL I/O to provide balanced low noiseoperation over controlledimpedance buses between TTL and/or ECL subsystems. In addition, the device has internal output $2 \mathrm{k} \Omega$ pull-down resistors tied to $\mathrm{V}_{\mathrm{EE}}$ to decrease the number of external components. For system testing purposes

## ECL/TTL Translator and High-Speed Bus Driver

or for driving light loads, the $2 \mathrm{k} \Omega$ is used as the only termination thereby eliminating up to 20 external resistors. The part meetsstandard $10 \mathrm{~K} / 10 \mathrm{KH}$ and 100 K logic levels with the internal pull-down while driving $50 \Omega$ to -2 V .
The device is designed with ample ground pins to reduce bounce, and has separate ECL and TTL power/ground pins to reduce noise coupling between logic families. The parts can operate in single- or du-al-supplyconfigurationswhilemaintaining absolute $10 \mathrm{~K} / 10 \mathrm{KH}$ and 100 K level swings. The translators are offered in standard $10 \mathrm{~K} / 10 \mathrm{KH}(10 \mathrm{E})$ and 100 K (101E) ECL-compatible versions with -5.2 V or -4.5 V power supply. The TTL I/O is fully TTL compatible. The CY10/101E383 is packaged in 84-pin surface-mountable PLCCs and CLCCs.


## Selection Guide

|  | $\begin{aligned} & 10 \mathrm{E} 383-2 \\ & 101 \mathrm{E} 383-2 \end{aligned}$ | $\begin{gathered} \hline 10 \mathrm{E} 383-3 \\ 101 \mathrm{E} 383-3 \\ \hline \end{gathered}$ |
| :---: | :---: | :---: |
| Maximum Propagation Delay Time (ns) (TTL to ECL) | 2.5 | 3 |
| Maximum Propagation Delay Time (ns) (ECL to TTL) | 3 | 4 |
| Maximum Operating Current (mA) Sum of $\mathrm{I}_{\text {EE }}$ and $\mathrm{I}_{\text {CC }}$ | 270 | 270 |

Shaded area contains preliminary information.

## Maximum Ratings

(Above which the useful life may be impaired. Foruserguidelines, not tested.)

Storage Temperature $\ldots \ldots . \ldots . . . .$.
Ambient Temperaturewith
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
TTL Supply Voltage to Ground Potential $\ldots-0.5 \mathrm{~V}$ to +7.0 V
TTL DC Input Voltage $\qquad$ -3.0 V to +7.0 V
ECL Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{ECL} \mathrm{V}_{\mathrm{CC}} \ldots . .-7.0 \mathrm{~V}$ to +0.5 V

ECL Output Current . .......................................... -50 mA
Static Discharge Voltage
$>2001 \mathrm{~V}$
(per MIL-STD-883, Method 3015)

Latch-UpCurrent
$>200 \mathrm{~mA}$

## Operating Range

| Range | $\mathbf{I} / \mathbf{O}$ | Version | Ambient <br> Temperature | $\mathbf{E C L}$ <br> $\mathbf{V}_{\mathbf{E E}}$ | $\mathbf{T T L}$ <br> $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Commercial | 10 K <br> 10 KH | 10 E | $0^{\circ} \mathrm{C}$ to <br> $+75^{\circ} \mathrm{C}$ | -5.2 V <br> $\pm 5 \%$ | $5 \mathrm{~V} \pm$ <br> $5 \%$ |
| Commercial | 100 K | 101 E | $0^{\circ} \mathrm{C}$ to <br> $+85^{\circ} \mathrm{C}$ | -4.2 V to <br> -5.46 V | $5 \mathrm{~V} \pm$ <br> $5 \%$ |
| Military | 10 K | 10 E | $-55^{\circ} \mathrm{C}$ <br> to $+125^{\circ} \mathrm{C}$ | -5.2 V | $5 \mathrm{5V} \pm$ |
|  | 10 KH |  | case |  |  |

Shaded area contains preliminary information.

ECL Electrical Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description | Test Conditions | Temperature ${ }^{[2]}$ | 10E383 |  | 101 E 383 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -900 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -735 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -880 | -700 |  |  | mV |
|  |  | $\begin{aligned} & 101 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min.or } \mathrm{V}_{\mathrm{IL}} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1025 | $-880$ | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{E}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Max} . \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1920 | -1670 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1665 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1830 | -1610 |  |  | mV |
|  |  | $\begin{aligned} & 101 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Min. or } \mathrm{V}_{\mathrm{IL}} \text { Max. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1810 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 10E | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1260 | $-900$ |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -720 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1030 | $-700$ |  |  | mV |
|  |  | 101E | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 10E | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1540 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1475 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1450 |  |  | mV |
|  |  | 101E | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1810 | -1475 | mV |

CYPRESS
SEMICONDUCTOR
ECL Electrical Characteristics Over the Operating Range ${ }^{[1]}$ (continued)

| Parameters | Description | Test Conditions | Temperature ${ }^{[2]}$ | Min. | Max. | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BB }}$ | Output Reference Voltage | $10 \mathrm{E}^{[3]}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | -1.37 | -1.18 |  |  | V |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1.46 | -1.32 |  |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1.29 | $-1.14$ |  |  |  |
|  |  | $101 \mathrm{E}^{[3]}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | -1.40 | -1.23 |  |
| $\mathrm{V}_{\mathrm{cm}}{ }^{[4]}$ | CommonMode Voltage | $\pm \mathrm{V}_{\mathrm{cm}}$ with respect to $\mathrm{V}_{\mathrm{BB}}$ |  |  | 1.0 |  | 1.0 | V |
| $\mathrm{V}_{\text {diff }}$ | Input Voltage Differential | Required for Full Output Swing |  | 150 |  | 150 |  | mV |
| $\mathrm{I}_{\mathrm{HH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 |  | 220 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ Min. |  | -0.5 | 170 | -0.5 | 170 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{PD}}$ | Pull-Down Resistor | Connected from All ECL Outputs to $\mathrm{V}_{\mathrm{EE}}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | 1.6 | 2.4 |  |  | k $\Omega$ |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | 1.6 | 2.4 |  |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | 1.6 | 2.4 |  |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current (All inputs and outputs open) |  |  |  | -180 |  | -180 | mA |

Shaded area contains preliminary information.
TTL Electrical Characteristics Over the Operating Range ${ }^{[1]}$

| Parameters | Description | Test Conditions | $\begin{gathered} \hline 10 \mathrm{E} 383 \\ \text { 101E383 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OL}}=16.0 \mathrm{~mA}$ |  | 0.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage ${ }^{[5]}$ |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[5]}$ |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage | $\mathrm{I}_{\text {IN }}=-10 \mathrm{~mA}$ | -1.5 |  | V |
| $\mathrm{I}_{\mathrm{OS}}$ | OutputShort-Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}^{[6]}$ | -180 | -40 | mA |
| $\mathrm{I}_{\text {IX }}$ | Input Load Current ${ }^{[7]}$ | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | -250 | +20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \mathrm{f}=\mathrm{f}$ max. |  | 90 | mA |

## Capacitance

| Parameters | Description | Test Conditions | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| C IN $^{\text {C }}$ | InputCapacitance |  | 4 | pF |
| COUT | OutputCapacitance |  | 5 | pF |

## Notes:

1. See AC Test Load and Waveform for test conditions.
2. Commercialgrade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
3. $\mathrm{Max} . \mathrm{I}_{\mathrm{BB}}=-1 \mathrm{~mA}$.
4. The internal gain of the CY101/10E383 guarantees that the output voltage will not change for common mode signals to $\pm 1 \mathrm{~V}$. Therefore, input $C_{M R R}$ is infinite within the common mode range.
5. These are absolute values with respect to device ground.
6. Not more than one output should be tested at a time. Duration of the short should not be more than one second.
7. $I / O$ pin leakage is the worst case of $I_{I X}$ (where $X=H$ or $L$ ).

## TTL AC Test Load and Waveform ${ }^{[8]}$



Equivalent to: THÉVENIN EQUIVALENT (Commercial)



E383-3
THÉVENIN EQUIVALENT (Military)


ECL AC Test Load and Waveform $\left.{ }^{[9,} 10,11,12,13,14\right]$


Notes:
8. TTL test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$, and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$.
9. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 KH version.
10. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 101 E version
11. $E C L R_{L}=50 \Omega, \mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$ (includes fixture and stray capacitance).

12. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
13. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$
14. All timing measurements are made from the $50 \%$ point of all waveforms.

## ECL-to-TTL Switching Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{gathered} 10 \mathrm{E} 383-2 \\ 101 \mathrm{E} 383-2 \end{gathered}$ |  | $\begin{gathered} 10 \mathrm{E} 383-3 \\ 101 \mathrm{E} 383-3 \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{pLH}}$ | Propagation Delay Time | $\mathrm{D}_{\mathrm{n}}, \overline{\mathrm{D}}_{\mathrm{n}}$ to $\mathrm{Q}_{\mathrm{n}}$ |  | 3 |  | 4 | ns |
| $\mathrm{t}_{\mathrm{pHL}}$ | Propagation Delay Time | $\mathrm{D}_{\mathrm{n}}, \overline{\mathrm{D}}_{\mathrm{n}}$ to $\mathrm{Q}_{\mathrm{n}}$ |  | 3 |  | 4 | ns |

Shaded area contains preliminary information.
TTL-to-ECL Switching Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | $\begin{aligned} & 10 \mathrm{E} 383-2 \\ & 101 \mathrm{E} 383-2 \end{aligned}$ |  | $\begin{array}{r} 10 \mathrm{E} 383-3 \\ 101 \mathrm{E} 383-3 \end{array}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{pLH}}$ | Propagation Delay Time | $\mathrm{D}_{\mathrm{n}}$ to $\mathrm{Q}_{\mathrm{n}}, \overline{\mathrm{Q}}_{\mathrm{n}}$ |  | 2.5 |  | 3 | ns |
| $\mathrm{t}_{\mathrm{pHL}}$ | Propagation Delay Time | $\mathrm{D}_{\mathrm{n}}$ to $\mathrm{Q}_{\mathrm{n}}, \overline{\mathrm{Q}}_{\mathrm{n}}$ |  | 2.5 |  | 3 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 20\% to 80\% | 0.35 | 1.7 | 0.35 | 1.7 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 20\% to 80\% | 0.35 | 1.7 | 0.35 | 1.7 | ns |

Shaded area contains preliminary information.
Skew Time Switching Characteristics (Sametest conditions as TTL-to-ECL and ECL-to-TTL Electrical Characteristics)

| Symbol | Characteristic | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| t $_{\text {SKT }}$ | Data Skew Time ECL-to-TTL | TTLQ $_{\mathrm{n}}$ to TTLQ |  |  |  |
| $\mathrm{n}+1$ |  | $\pm 1$ | ns |  |  |
| $\mathrm{t}_{\text {SKE }}$ | Data Skew Time TTL-to-ECL | $\mathrm{ECLQ}_{\mathrm{n}}, \overline{\mathrm{Q}}_{\mathrm{n}}$ to $\mathrm{ECLQ}_{\mathrm{n}+1}, \overline{\mathrm{Q}}_{\mathrm{n}+1}$ |  | $\pm 1$ | ns |

## Switching Waveforms

## ECL-to-TTL Timing



TTL-to-ECLTiming


Skew Test ( $\mathbf{t}_{\text {SKT }}$ )
TTL $\mathbf{Q n}_{\mathrm{n}}$-to-TTL $\mathbf{Q n}_{\mathrm{n}+1}$


Skew Test ( $\mathbf{t}_{\text {SKE }}$ )
$\mathbf{E C L}_{\mathbf{Q n}}, \overline{\mathbf{Q}}_{\mathbf{n}}$-to-ECL $\mathbf{Q}_{\mathrm{Q}+1}, \overline{\mathbf{Q}}_{\mathbf{n}+1}$


## ECL-to-TTL Truth Table

| Inputs |  | Outputs |
| :---: | :---: | :---: |
| ECL $_{\mathbf{n}}$ | ECL $_{\mathbf{D}}^{\mathbf{n}}$ | TTL Q $_{\mathbf{n}}$ |
| Open | Open | L |
| L | H | L |
| H | L | H |

TTL-to-ECL Truth Table

| Inputs | Outputs |  |
| :---: | :---: | :---: |
| TTLD $_{\mathbf{n}}$ | ECLQ $_{\mathbf{n}}$ | ECL $_{\mathbf{Q}}^{\mathbf{n}}$ |
| L | L | H |
| H | H | L |

## Nominal Voltages

The CY101/10E 383 can be used in dual $\pm 5 \mathrm{~V}$ or single +5 V supply systems. The supply pins should be connected as shown in Tables 1 and 2. This connection technique involves shifting up all ECL supply pins by 5 V . When operating in single-supply systems, the ECL terminationvoltage level must also be shifted up by adding 5 V . For example, if the termination is 50 ohms to -2 V in a dual-supply system, the single +5 V system should have 50 ohms to +3 V . If the terminationis a thévenin type, then the resistor tied to ground is now at +5 V and the resistor tied to -5 V is now at ground potential. Consideration should be given to the power supply so that adequate bypassing is made to isolate the ECL output switching noise from the supply. Having separate TTL and ECL +5 V supply lines will help to reduce the noise. Table 3shows theCY10E383nominal voltages applied in a 10 K system.

Table 1. CY101E383 Nominal Voltages Applied in 100K System

| Supply Pin | Single-Supply <br> System | Dual-Supply <br> System |
| :---: | :---: | :---: |
| TTL $V_{\mathrm{CC}}$ | +5.0 V | +5.0 V |
| TTL GND | 0.0 V | 0.0 V |
| ECL $\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{CCO}}$ | +5.0 V | 0.0 V |
| ECL $\mathrm{V}_{\mathrm{EE}}$ | 0.0 V | -4.5 V |

Table 2. CY101E383 Nominal Voltages Applied in 101K System

| Supply Pin | Single-Supply <br> System | Dual-Supply <br> System |
| :---: | :---: | :---: |
| TTL $\mathrm{V}_{\mathrm{CC}}$ | +5.0 V | +5.0 V |
| TTL GND | 0.0 V | 0.0 V |
| ECL $\mathrm{VCC}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{CCO}}$ | +5.0 V | 0.0 V |
| ECL $\mathrm{V}_{\mathrm{EE}}$ | 0.0 V | -5.2 V |

Table 3. CY10E383 Nominal Voltages Applied in 10K System

| Supply Pin | Single-Supply <br> System | Dual-Supply <br> System |
| :---: | :---: | :---: |
| TTL $\mathrm{V}_{\mathrm{CC}}$ | +5.0 V | +5.0 V |
| TTL GND | 0.0 V | 0.0 V |
| ECL $\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{CCO}}$ | +5.0 V | 0.0 V |
| ECL $\mathrm{V}_{\mathrm{EE}}$ | 0.0 V | -5.2 V |

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :--- | :---: | :--- |
| 2 | CY10E383-2JC | J83 | Commercial |
|  | CY101E383-2JC | J 83 |  |
| 3 | CY10E383-3JC | J83 | Commercial |
|  | CY101E383-3JC | J83 |  |
|  | CY10E383-3YMB | Y84 | Military |

Shaded area contains preliminary information.
Document \#: 38-A-00023-C

## 256 x 4 ECL Static RAM

## Features

- $256 \times$ 4-bit organization
- Ultra high speed/standard power

$$
-\mathrm{t}_{\mathrm{AA}}=3.5 \mathrm{~ns}
$$

$$
-\mathrm{I}_{\mathrm{EE}}=220 \mathrm{~mA}
$$

- Low-power version
$-\mathrm{t}_{\mathrm{AA}}=5 \mathrm{~ns}$
$-I_{E E}=150 \mathrm{~mA}$
- Both $10 \mathrm{KH} / 10 \mathrm{~K}$ - and 100 K -compatible I/O versions
- $10 \mathrm{~K} / 10 \mathrm{KH}$ military version
- Capable of withstanding >2001V ESD
- On-chip voltage compensation for improved noise margin
- Open emitter output for ease of memory expansion
- Industry-standard pinout

Functional Description
The Cypress CY10E422 and CY100E422 are $256 \times 4$ ECL RAMs designed for scratch pad, control, and buffer storage applications. Both parts are fully decoded random access memories organized as 1024 words by 4 bits. The CY10E422 is $10 \mathrm{KH} / 10 \mathrm{~K}$ compatible and is available in a militaryversion.. The CY100E422 is 100 K compatible.

The four independent active LOW block select $(\overline{\mathrm{B}})$ inputs control memory selection and allow for memory expansion and reconfiguration. Each block select ( $\overline{\mathrm{B}}_{1}$ through $\overline{\mathrm{B}}_{4}$ ), when active, turns off the corresponding output and memory block. The read and write operations are controlled by the state of the active LOW write enable $(\overline{\mathrm{W}})$ input. With $\overline{\mathrm{W}}$ and $\overline{\mathrm{B}}_{\mathrm{X}}$ LOW, the corresponding data at $\mathrm{D}_{\mathrm{X}}$ is written into the addressed location. To read, $\bar{W}$ is held HIGH, while $\bar{B}$ is held LOW. Open emitter outputs allow for wired-OR connection to expand or reconfigure the memory.

## Logic Block Diagram



Pin Configurations (continuedon next page)


E422-1

## Selection Guide

|  |  | $\mathbf{1 0 E 4 2 2 - 4}$ <br> $\mathbf{1 0 0 E 4 2 2 - 3 . 5}$ | 10E422-5 <br> $\mathbf{1 0 0 E 4 2 2 - 5}$ | 10E422-7 <br> $\mathbf{1 0 0 E 4 2 2 - 7}$ |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | $3.5 / 4$ | 5 | 7 |
| $\mathrm{I}_{\text {EE }}$ Max. (mA) | Commercial | 220 | 220 |  |
|  | L(Low Power) |  | 150 | 150 |
|  | Military (10K/10KHonly) |  | 150 | 150 |

Pin Configurations (continued)


Operating Range Referenced to $V_{C C}$

| Range | $\mathbf{\text { I/O }}$ | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{E E}}$ |
| :--- | :--- | :---: | :---: |
| Commercial <br> $($ Standard, L$)$ | $10 \mathrm{KH} /$ <br> 10 K | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial <br> (Standard, L$)$ | 100 K | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Military (L) | $10 \mathrm{KH} /$ <br> 10 K | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V} \pm 5 \%$ |

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}} \ldots \ldots \ldots . . .$.
Input Voltage
$\mathrm{V}_{\mathrm{EE}}$ to +0.5 V
Output Current
$-50 \mathrm{~mA}$

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E}^{[2]} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -735 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -880 | -700 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1025 | $-880$ | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \mathrm{Max} . \text { or } \mathrm{V}_{\mathrm{IL}} \mathrm{Min} . \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1920 | -1670 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} R_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\text {IL }} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1830 | -1610 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | $-1620$ | mV |

## Electrical Characteristics Over the Operating Range(continued)

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1260 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -720 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1030 | -700 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | - 1540 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | - 1480 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | - 1475 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | - 1450 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | - 1450 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | - 1810 | - 1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \mathrm{Min} .$ | $\overline{\mathrm{B}}$ inputs ${ }^{[3]}$ | 0.5 | 170 | $\mu \mathrm{A}$ |
|  |  |  | All other inputs | -50 |  |  |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current (All inputs and outputs open) | Commercial/MilitaryL(Low Power) |  | -150 |  | mA |
|  |  | CommercialStandard |  | -220 |  | mA |

## Capacitance ${ }^{[4]}$

| Parameters | Description | Typ. | Max. ${ }^{[5]}$ | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input PinCapacitance | 4 | 5 | pF |
| COUT | Output PinCapacitance | 5 | 6 | pF |

AC Test Loads and Waveforms $[6,7,8,9,10,11]$


## Notes:

1. Commercialgrade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
2. 10 E specifications support both 10 K and 10 KH compatibility.
3. $\overline{\mathrm{B}}$ inputs have pull-down resistors, all other inputs do not have pulldowns. The value of the resistors is nominally $50 \mathrm{k} \Omega$, so the $\overline{\mathrm{B}}$ inputs are active when left floating.
4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except cerDIP (D40), which has maximums of $\mathrm{C}_{\mathrm{IN}}=8 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=9 \mathrm{pF}$.
6. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 E version.
7. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
8. $\mathrm{R}_{\mathrm{L}}=50 \Omega \mathrm{C}<5 \mathrm{pF}$ (3-ns grade) or $<30 \mathrm{pF}$ (5-, $7-\mathrm{ns}$ grade). Includes fixture and stray capacitance.
9. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
10. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$.
11. All timing measurements are made from the $50 \%$ point of all waveforms.

Switching Characteristics Over the Commercial Operating Range

| Parameters | Description | 100E422-3.5 |  | 10E422-4 |  | $\begin{gathered} 10 \mathrm{E} 422-5 \\ 100 \mathrm{E} 422-5 \end{gathered}$ |  | $\begin{aligned} & \hline 10 \mathrm{E} 422-7 \\ & 100 \mathrm{E} 422-7 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {ABS }}$ | Block Select to Output Delay |  | 2.5 |  | 2.5 | 0.5 | 3.0 | 0.5 | 4.0 | ns |
| $\mathrm{t}_{\text {RBS }}$ | Block Select Recovery |  | 2.5 |  | 2.5 | 0.5 | 3.0 | 0.5 | 4.0 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time |  | 3.5 |  | 4.0 | 1.2 | 5.0 | 1.2 | 7.0 | ns |
| $\mathrm{t}_{\mathrm{W}}$ | Write Pulse Width | 3.5 |  | 3.5 |  | 3.5 |  | 5.0 |  | ns |
| $t_{\text {WSD }}$ | Data Set-Up to Write | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | ns |
| twhD | Data Hold to Write | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | ns |
| $t_{\text {WSA }}$ | AddressSet-Up/Write | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | ns |
| ${ }^{\text {W }}$ WHA | AddressHold/Write | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WSBS }}$ | Block SelectSet-Up/Write | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WHBS }}$ | Block Select Hold/Write | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WS }}$ | Write Disable | 0.3 | 2.5 | 0.3 | 2.5 | 0.3 | 3.5 | 0.3 | 4.0 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery | 0.5 | 3.5 | 0.5 | 3.5 | 0.5 | 3.5 | 0.5 | 8.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 2.5 | 1.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 2.5 | 1.0 | 2.5 | ns |

Switching Characteristics Over the Military Operating Range

| Parameters | Description | 10E422-5 |  | 10E422-7 |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {ABS }}$ | Block Select to Output Delay | 0.5 | 4.0 | 0.5 | 4.0 | ns |
| $\mathrm{t}_{\text {RBS }}$ | Block Select Recovery | 0.5 | 4.0 | 0.5 | 4.0 | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time | 1.2 | 5.0 | 1.2 | 7.0 | ns |
| $\mathrm{t}_{\mathrm{W}}$ | Write Pulse Width | 5.0 |  | 5.0 |  | ns |
| $\mathrm{t}_{\text {WSD }}$ | Data Set-Up to Write | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WHD }}$ | Data Hold to Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WSA }}$ | AddressSet-Up/Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WHA }}$ | AddressHold/Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WSBS }}$ | Block Select Set-Up/Write | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WHBS }}$ | Block Select Hold/Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WS }}$ | Write Disable | 0.3 | 4.0 | 0.3 | 4.0 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery | 0.5 | 5.0 | 0.5 | 8.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 1.0 | 2.5 | 1.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 1.0 | 2.5 | 1.0 | 2.5 | ns |

## Switching Waveforms

## Read Mode



Write Mode


Typical DC and AC Characteristics (10E422/10E422L/100E422/100E422L)


Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{B}}_{\mathbf{X}}$ | $\overline{\mathbf{W}}$ | $\mathbf{D}_{\mathbf{X}}$ | $\mathbf{Q x}_{\mathbf{x}}$ |  |
| H | X | X | L | Disabled |
| L | L | H | L | Write H |
| L | L | L | L | Write L |
| L | H | X | Out | Read |

$\qquad$
Ordering Information

| I/O | $\begin{aligned} & \mathbf{I E E E}_{\mathrm{EE}}^{(\mathbf{m A})} \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\mathrm{AA}} \\ & (\mathrm{nS}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $10 \mathrm{E}^{[12]}$ | 220 | 4 | CY10E422-4KC | K63 | Commercial |
|  |  |  | CY10E422-4LC | L63 |  |
|  |  |  | CY10E422-4YC | Y64 |  |
|  |  | 5 | CY10E422-5DC | D40 |  |
|  |  |  | CY10E422-5KC | K63 |  |
|  |  |  | CY10E422-5LC | L63 |  |
|  |  |  | CY10E422-5YC | Y64 |  |
|  | 150 | 5 | CY10E422L-5DC | D40 | Commercial |
|  |  |  | CY10E422L-5JC | J64 |  |
|  |  |  | CY10E422L-5KC | K63 |  |
|  |  |  | CY10E422L-5LC | L63 |  |
|  |  |  | CY10E422L-5DMB | D40 | Military |
|  |  |  | CY10E422L-5KMB | K63 |  |
|  |  |  | CY10E422L-5YMB | Y64 |  |
|  |  | 7 | CY10E422L-7DC | D40 | Commercial |
|  |  |  | CY10E422L-7JC | J64 |  |
|  |  |  | CY10E422L-7KC | K63 |  |
|  |  |  | CY10E422L-7LC |  |  |
|  |  |  | CY10E422L-7DMB | D40 | Military |
|  |  |  | CY10E422L-7KMB | K63 |  |
|  |  |  | CY10E422L-7YMB | Y64 |  |
| 100K | 220 | 3.5 | CY100E422-3.5KC | K63 | Commercial |
|  |  |  | CY100E422-3.5LC | L63 |  |
|  |  |  | CY100E422-3.5YC | Y64 |  |
|  |  | 5 | CY100E422-5DC | D40 |  |
|  |  |  | CY100E422-5KC | K63 |  |
|  |  |  | CY100E422-5LC | L63 |  |
|  |  |  | CY100E422-5YC | Y64 |  |
|  | 150 | 5 | CY100E422L-5DC | D40 | Commercial |
|  |  |  | CY100E422L-5JC | J64 |  |
|  |  |  | CY100E422L-5KC | K63 |  |
|  |  |  | CY100E422L-5LC | L63 |  |
|  |  | 7 | CY100E422L-7DC | D40 |  |
|  |  |  | CY100E422L-7JC | J64 |  |
|  |  |  | CY100E422L-7KC | K63 |  |
|  |  |  | CY100E422L-7LC | L63 |  |

## Notes:

12. 10 E specifications support both 10 K and 10 KH compatibility.

Document \#: 38-A-00002-B

## Features

- $4096 \times 1$-bit organization
- High speed/low power
$-\mathbf{t}_{\mathrm{AA}}=5 \mathrm{~ns}$
$-I_{E E}=200 \mathrm{~mA}$
- Both 10K- and 100 K -compatible versions
- On-chip voltage compensation for improved noise margin
- Open emitter output for ease of memory expansion
- Industry-standard pinout


## Functional Description

The Cypress CY10E470 and CY100E470 are ECL RAMs designed for scratch pad, control, and buffer storage applications. Both parts are fully decoded random access memories organized as 4096 words by 1 bit. The CY10E470 is 10K-compatible. The CY100E470 is 100 K -compatible.

The active LOW chip select ( $\overline{\mathbf{S}}$ ) input controls memory selection and allows for memoryexpansion. The read andwrite operations are controlled by the state of the active LOW write enable $(\overline{\mathrm{W}})$ input. With $\overline{\mathrm{W}}$ and $\overline{\mathrm{S}} \mathrm{LOW}$, the data at D is written into the addressed location. To read, $\overline{\mathrm{W}}$ is held HIGH, while $\overline{\mathrm{S}}$ is held LOW. Open emitter outputs allow for wired-OR connection in order to expand the memory.

## Logic Block Diagram



C470-1

Pin Configuration


C470-2

Selection Guide

|  | 10E470-5 <br> $\mathbf{1 0 0 E 4 7 0 - 5}$ | 10E470-7 <br> 100E470-7 |
| :--- | :---: | :---: |
| Maximum Access Time(ns) | 5 | 7 |
| $\mathrm{I}_{\mathrm{EE}}$ Max. (mA) | 200 | 200 |

Operating Range referenced to $\mathrm{V}_{\mathrm{CC}}$

| Range | Version | Ambient <br> Temperature | $\mathbf{V}_{\text {EE }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | 10 E | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial | 100 E | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |

## Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolutemaximumratedconditionsforextended periodsmayaffect device reliability. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
PowerApplied $\qquad$ $\ldots . . . . . . . .5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}} \ldots \ldots \ldots \ldots \ldots . .-7.0 \mathrm{~V}$ to +0.5 V

Output Current

$$
-50 \mathrm{~mA}
$$

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \mathrm{Max} . \text { or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -720 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} R_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1025 | -880 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | $-1625$ | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} R_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1620 | mV |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1145 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1105 | $-810$ | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1045 | $-720$ | mV |
|  |  | $100 \mathrm{~K} \mathrm{~V} \mathrm{VEE}=-4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1490 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1475 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1450 | mV |
|  |  | $100 \mathrm{~K} \mathrm{~V} \mathrm{EEE}=-4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \mathrm{Min}$ | $\overline{\text { S }}$ inputs | 0.5 | 170 | $\mu \mathrm{A}$ |
|  |  |  | All other inputs | -50 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current <br> (Allinputs and outputsopen) | Commercial |  | -200 |  | mA |

## Capacitance ${ }^{[2]}$

| Parameters | Description | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input PinCapacitance |  | 4 |  | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output PinCapacitance |  | 6 |  | pF |

## Notes:

1. Commercialgrade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute.
2. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms ${ }^{[3,4,5, ~ 6, ~ 7, ~ 8] ~}$


C470-3

Switching Characteristics Over the Operating Range

| Parameters | Description | $\begin{aligned} & 10 \mathrm{E} 470-5 \\ & 100 \mathrm{E} 470-5 \end{aligned}$ |  | $\begin{aligned} & 10 \mathrm{E} 470-7 \\ & 100 \mathrm{E} 470-7 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Input to Output Delay |  | 3.0 |  | 3.5 | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Chip Select Recovery |  | 3.0 |  | 3.5 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time |  | 5.0 |  | 7.0 | ns |
| $t_{\text {ww }}$ | Write Pulse Width | 5.0 |  | 7.0 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold to Write | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | AddressSet-Up/Write | 0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | AddressHold/Write | 0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{SC}}$ | ChipSelect Set-Up/Write | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | ChipSelect Hold/Write | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WS }}$ | Write Disable |  | 3.0 |  | 3.5 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery |  | 5.0 |  | 8.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 1.0 | 2.5 | 1.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 1.0 | 2.5 | 1.0 | 2.5 | ns |

## Notes:

3. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 E version.
4. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
5. $\mathrm{R}_{\mathrm{L}}=50 \Omega \mathrm{C}<30 \mathrm{pF}$ (includes fixture and stray capacitance).
6. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
7. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$.
8. All timing measurements are made from the $50 \%$ point of all waveforms.

## Switching Waveforms

## Read Mode



ADDRESS


Write Mode


Truth Table

| Inputs |  |  | Output | Mode |
| :--- | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{S}}$ | $\overline{\mathbf{W}}$ | $\mathbf{D}$ | $\mathbf{Q}$ |  |
| H | X | X | L | Disabled |
| L | L | H | L | Write "H" |
| L | L | L | L | Write "L" |
| L | H | X | DOUT | Read |

[^70]Ordering Information

| $\mathbf{I} / \mathbf{O}$ | $\mathbf{I}_{\mathbf{E E}}$ <br> $(\mathbf{m A})$ | $\mathbf{t}_{\mathbf{A A}}$ <br> $(\mathbf{n s})$ | Ordering Code | Package <br> Type | Operating <br> Range |
| :---: | :---: | :---: | :--- | :---: | :---: |
| 10 K | 200 | 5.0 | CY10E470-5DC | D4 | Commercial |
|  |  | 7.0 | CY10E470-7DC | D4 |  |
| 100 K | 200 | 5.0 | CY100E470-5DC | D4 | Commercial |
|  |  | 7.0 | CY100E470-7DC | D4 |  |

Document \#: 38-A-00003-B

- On-chip voltage compensation for improved noise margin
- Open emitter output for ease of memory expansion
- Industry-standard pinout

Functional Description
The Cypress CY10E474 and CY100E474 are 1 kx 4 ECL RAMs designed for scratch pad, control, and buffer storage applications. These RAMs are developed by AspenSemiconductor Corporation, a subsidiary of Cypress Semiconductor. Both parts are fully decoded random access memories organized as 1024 words by 4 bits. The

CY10E474 is $10 \mathrm{KH} / 10 \mathrm{~K}$ compatible and is available in a military version. The CY100E474 is 100 K comptaible.
The active LOW chip select (S) input controls memory selection and allows for memoryexpansion. The read and write operations are controlled by the state of the active LOW write enable (W) input. With $\overline{\mathrm{W}}$ and $\overline{\mathrm{S}} \mathrm{LOW}$, the data at $\mathrm{D}_{(1-4)}$ iswritten into the addressed location. To read, $\overline{\mathrm{W}}$ is held HIGH while S is held LOW. Open emitter outputs allow for wired-OR connection to expand the memory.


## Selection Guide

|  |  | 10E474-4 <br> $\mathbf{1 0 0 E 4 7 4 - 3 . 5}$ | 10E474-5 <br> $\mathbf{1 0 0 E 4 7 4 - 5}$ | 10E474-7 <br> 100E474-7 |
| :--- | :--- | :---: | :---: | :---: |
| Maximum Access Time(ns) |  | $3.5 / 4$ | 5 | 7 |
| $\mathrm{I}_{\mathrm{EE}}$ Max. (mA) | Commercial | 275 | 275 |  |
|  | L |  | 190 | 190 |
|  | Military (10K/10KHonly) |  | 190 | 190 |

Pin Configurations (continued)


## Maximum Ratings

(Abovewhich the usefullife maybeimpaired. Exposure toabsolute maximumrated conditions for extended periods may affect device reliability.For user guidelines, not tested.)

Storage Temperature ....
Ambient Temperaturewith
Power Applied ......................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}} \ldots \ldots \ldots . . .$.
Input Voltage
$\mathrm{V}_{\mathrm{EE}}$ to +0.5 V
Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {EE }}$ |  |
| :--- | :--- | :---: | :---: |
| Commercial <br> (Standard,L) | $10 \mathrm{KH} / 10 \mathrm{~K}$ | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial <br> (Standard,L) | 100 K | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Military (L) | $10 \mathrm{KH} / 10 \mathrm{~K}$ | $-55^{\circ} \mathrm{C}$ to <br> $+125^{\circ} \mathrm{C}$ Case | $-5.2 \mathrm{~V} \pm 5 \%$ |

Output Current
$-50 \mathrm{~mA}$

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E}^{[2]} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -735 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -880 | -700 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1920 | -1670 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1830 | -1610 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} R_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1620 | mV |

## Electrical Characteristics Over the Operating Range(continued)

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1260 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | $-720$ | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1030 | -700 | mV |
|  |  | $100 \mathrm{~K} \mathrm{~V} \mathrm{EE}=-4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1540 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1475 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}$ Min. | $\overline{\text { S }}$ inputs | 0.5 | 170 | $\mu \mathrm{A}$ |
|  |  |  | All other inputs | -50 |  |  |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current (All inputs and outputs open) | Commercial/Military Standard L(Low Power) |  | -190 |  | mA |
|  |  | CommercialStandard |  | -275 |  | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Typ. | Max. ${ }^{[4]}$ | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input PinCapacitance | 4 | 5 | pF |
| COUT | Output PinCapacitance | 5 | 6 | pF |

## AC Test Loads and Waveforms ${ }^{[5,6,7, ~ 8,9, ~ 10]}$



## Notes:

1. Commercialgrade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
2. 10 E specifications support both 10 K and 10 KH compatibility.
3. Tested initially and after any design or process changes that may affect these parameters.
4. For all packages except cerDIP (D40), which has maximums of $\mathrm{C}_{\text {IN }}=8 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=9 \mathrm{pF}$.
5. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 E version.


E474-8
6. $\quad \mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
7. $\mathrm{R}_{\mathrm{L}}=50 \Omega \mathrm{C}<5 \mathrm{pF}$ (3.5/4-ns grade) or $<30 \mathrm{pF}$ ( $5-, 7-\mathrm{ns}$ grade). Includes fixture and stray capacitance.
8. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
9. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$.
10. All timing measurements are made from the $50 \%$ point of all waveforms.

CYPRESS

Switching Characteristics Over the Commercial Operating Range

| Parameters | Description | 100E474-3.5 |  | 10E474-4 |  | $\begin{aligned} & 10 \mathrm{E} 474-5 \\ & 100 \mathrm{E} 474-5 \end{aligned}$ |  | $\begin{gathered} \hline \text { 10E474-7 } \\ \text { 100E474-7 } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Input to Output Delay |  | 2.5 |  | 2.5 | 0.5 | 3.0 | 0.5 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Chip Select Recovery |  | 2.5 |  | 2.5 | 0.5 | 3.0 | 0.5 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time |  | 3.5 |  | 4.0 | 1.2 | 5.0 | 1.2 | 7.0 | ns |
| tww | Write Pulse Width | 5.0 |  | 5.0 |  | 5.0 |  | 5.0 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold to Write | 0 |  | 0 |  | 0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | AddressSet-Up/Write | 0 |  | 0 |  | 0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | AddressHold/Write | 0 |  | 0 |  | 0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {SC }}$ | ChipSelectSet-Up/Write | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip Select Hold/Write | 0 |  | 0 |  | 0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WS }}$ | Write Disable | 0.3 | 2.5 | 0.3 | 2.5 | 0.3 | 3.0 | 0.3 | 6.5 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery | 0.5 | 3.5 | 0.5 | 3.5 | 0.5 | 5.0 | 0.5 | 7.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 2.5 | 1.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 2.5 | 1.0 | 2.5 | ns |

Switching Characteristics Over the Military Operating Range

| Parameters | Description | 10E474-5 |  | 10E474-7 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Input to Output Delay | 0.5 | 4.0 | 0.5 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Chip Select Recovery | 0.5 | 4.0 | 0.5 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time | 1.2 | 5.0 | 1.2 | 7.0 | ns |
| $t_{\text {ww }}$ | Write Pulse Width | 5.0 |  | 5.0 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold to Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | AddressSet-Up/Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | AddressHold/Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {SC }}$ | ChipSelectSet-Up/Write | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip Select Hold/Write | 1.0 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {WS }}$ | Write Disable | 0.3 | 4.0 | 0.3 | 6.5 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery | 0.5 | 5.0 | 0.5 | 7.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 1.0 | 2.5 | 1.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 1.0 | 2.5 | 1.0 | 2.5 | ns |

Switching Waveforms

## Read Mode



Write Mode


## Typical DC and AC Characteristics (10E474/10E474L/100E474/100E474L)



## Truth Table

| Inputs |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{S}}$ | $\overline{\mathbf{W}}$ | $\overline{\mathbf{D}}$ | Q |  |
| H | X | X | L | Disabled |
| L | L | H | L | Write H |
| L | L | L | L | Write L |
| L | H | X | DouT | Read |

## Ordering Information

| I/O | $\begin{aligned} & \mathbf{I}_{\mathbf{E E}} \\ & (\mathbf{m A}) \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\mathbf{A A}} \\ & (\mathbf{n s}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 100K | 275 | 3.5 | CY100E474-3.5LC | L63 | Commercial |
|  |  |  | CY100E474-3.5YC | Y64 |  |
|  |  |  | CY100E474-3.5KC | K63 |  |
|  |  | 5 | CY100E474-5LC | L63 |  |
|  |  |  | CY100E474-5DC | D40 |  |
|  |  |  | CY100E474-5YC | Y64 |  |
|  |  |  | CY100E474-5KC | K63 |  |
|  | 190 | 5 | CY100E474L-5LC | L63 | Commercial |
|  |  |  | CY100E474L-5DC | D40 |  |
|  |  |  | CY100E474L-5JC | J64 |  |
|  |  |  | CY100E474L-5KC | K63 |  |
|  |  | 7 | CY100E474L-7LC | L63 |  |
|  |  |  | CY100E474L-7DC | D40 |  |
|  |  |  | CY100E474L-7JC | J64 |  |
|  |  |  | CY100E474L-7KC | K63 |  |
| $10 \mathrm{E}^{[11]}$ | 275 | 4 | CY10E474-4LC | L63 | Commercial |
|  |  |  | CY10E474-4YC | Y64 |  |
|  |  |  | CY10E474-4KC | K63 |  |
|  |  | 5 | CY10E474-5LC | L63 |  |
|  |  |  | CY10E474-5DC | D40 |  |
|  |  |  | CY10E474-5YC | Y64 |  |
|  |  |  | CY10E474-5KC | K63 |  |
|  | 190 | 5 | CY10E474L-5LC | L63 | Commercial |
|  |  |  | CY10E474L-5DC | D40 |  |
|  |  |  | CY10E474L-5JC | J64 |  |
|  |  |  | CY10E474L-5KC | K63 |  |
|  |  |  | CY10E474L-5DMB | D40 | Military |
|  |  |  | CY10E474L-5KMB | K63 |  |
|  |  |  | CY10E474L-5YMB | Y64 |  |
|  |  | 7 | CY10E474L-7LC | L63 | Commercial |
|  |  |  | CY10E474L-7DC | D40 |  |
|  |  |  | CY10E474L-7JC | J64 |  |
|  |  |  | CY10E474L-7KC | K63 |  |
|  |  |  | CY10E474L-7DMB | D40 | Military |
|  |  |  | CY10E474L-7KMB | K63 |  |
|  |  |  | CY10E474L-7YMB | Y64 |  |

## Notes:

11. 10 E specifications support both 10 K and 10 KH compatibility.

Document \#: 38-A-00004-C

## CY101E484 CY10E484 CY100E484

## Features

- $4096 \times 4$-bit organization
- Ultra high speed/standard power
$-\mathrm{t}_{\mathrm{AA}}=4,5 \mathrm{~ns}$
$-\mathrm{I}_{\mathrm{EE}}=320 \mathrm{~mA}$
- Low-power version
$-\mathrm{t}_{\mathrm{AA}}=\mathbf{7 , 1 0} \mathbf{n s}$
$-\mathrm{I}_{\mathrm{EE}}=200 \mathrm{~mA}$
- Both $10 \mathrm{KH} / 10 \mathrm{~K}$ - and 100 K -compatible I/O versions
- On-chip voltage compensation for improved noise margin
- Capable of withstanding $\mathbf{>}$ 2001V ESD
- Open emitter output for ease of memory expansion
- Industry-standard pinout


## Functional Description

The Cypress CY101E484, CY10E484, and CY100E484 are 4K x 4 ECL RAMs designed for scratch pad, control, and buffer storage applications. These parts are fully decoded random access memories organized as 4096 words by 4 bits. The CY10E484 is $10 \mathrm{KH}-/ 10 \mathrm{~K}$-compatible. The CY100E484 is 100K-compatible, and the CY101E484 is 100 K -compatible with a -5.2 V supply.

## 4096 x 4 ECL Static RAM



## Selection Guide

|  |  |  | $\begin{aligned} & 101 \mathrm{E} 484-5 \\ & 10 \mathrm{E} 484-5 \\ & 100 \mathrm{E} 484-5 \end{aligned}$ | $\begin{aligned} & \hline \text { 101E484-7 } \\ & 10 \mathrm{E} 484-7 \\ & 100 \mathrm{E} 484-7 \end{aligned}$ | $\begin{aligned} & 101 \mathrm{E} 484-10 \\ & 10 \mathrm{E} 484-10 \\ & 100 \mathrm{E} 484-10 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 4. | 5 | 7 | 10 |
| $\mathrm{I}_{\text {EE }}$ Max. (mA) | Standard (Center PWR/GND Pinout) | 320 | 320 |  |  |
|  | Low Power (L, Corner PWR/GND Pinout) |  |  | 200 | 200 |
|  | Military (10K/10KH only) (Corner PWR/GND Pinout) |  |  | 200 | 200 |

[^71]CYPRESS
SEMICONDUCTOR

## Pin Configurations (7-ns, 10-ns Corner Power/Ground)



## Maximum Ratings

(Abovewhich the usefullife maybe impaired. Exposure toabsolute maximumrated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature

Ambient Temperaturewith
Power Applied ............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}} \ldots \ldots . . . . . .{ }^{-7.0 \mathrm{~V} \text { to }+0.5 \mathrm{~V}}$
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathrm{V}_{\mathrm{EE}}$ to +0.5 V
Output Current
$-50 \mathrm{~mA}$

Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$

| Range | $\mathbf{I} / \mathbf{O}$ | Ambient <br> Temperature | $\mathbf{V}_{\text {EE }}$ |
| :--- | :--- | :---: | :---: |
| Commercial <br> (Standard, L ) | $10 \mathrm{KH} /$ <br> 10 K | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial <br> (Standard, L ) | 100 K | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Commercial <br> (Standard, L ) | 101 | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Military (L) | $10 \mathrm{KH} /$ <br> 10 K | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V} \pm 5 \%$ |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E}^{[2]} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \mathrm{Min} . \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -735 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | $-880$ | -700 | mV |
|  |  | $\begin{aligned} & 100 / 101 \mathrm{~K} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}(5.2 \mathrm{~V} \text { for } 101 \mathrm{~K}) \\ & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \left(75^{\circ} \mathrm{C} \text { for } 101 \mathrm{~K}\right) \end{aligned}$ | - 1025 | $-880$ | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1920 | -1670 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1830 | -1610 | mV |
|  |  | $\begin{aligned} & 100 / 101 \mathrm{~K} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}(5.2 \mathrm{~V} \text { for } 101 \mathrm{~K}) \\ & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\text {IL }} \text { Min. } \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \left(75^{\circ} \mathrm{C} \text { for } 101 \mathrm{~K}\right) \end{aligned}$ | -1810 | -1620 | mV |



Electrical Characteristics Over the Operating Range(continued)

| Parameters | Description | Test Conditions | Temperature ${ }^{[1]}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1260 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | $-720$ | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1030 | -700 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{~K} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}(-5.2 \mathrm{~V} \text { for } \\ & 101 \mathrm{~K}), \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \left(75^{\circ} \mathrm{C} \text { for } 101 \mathrm{~K}\right) \end{aligned}$ | -1165 | $-880$ | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1540 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1475 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | $-1450$ | mV |
|  |  | $\begin{aligned} & 100 / 101 \mathrm{~K} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}(-5.2 \mathrm{~V} \\ & \text { for } 101 \mathrm{~K}), \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCA}}=\mathrm{GND} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \left(75^{\circ} \mathrm{C} \text { for } 101 \mathrm{~K}\right) \end{aligned}$ | -1810 | -1475 | mV |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ Min. | $\overline{\text { S }}$ inputs | 0.5 | 170 | $\mu \mathrm{A}$ |
|  |  |  | All other inputs | -50 |  |  |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current (All inputs and outputs open) | Commercial/Military Standard L(Low Power) |  | $-200$ |  | mA |
|  |  | CommercialStandard |  | -320 |  | mA |

Capacitance ${ }^{[3]}$

| Parameters | Description | Typ. | Max. ${ }^{[4]}$ | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input PinCapacitance | 4 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output PinCapacitance | 5 | 7 | pF |

AC Test Loads and Waveforms ${ }^{[5,6,7, ~ 8, ~ 9, ~ 10] ~}$


[^72]
6. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
7. $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}<5 \mathrm{pF}(4-, 5-\mathrm{ns}$ grade) or $<30 \mathrm{pF}(7-, 10-\mathrm{ns}$ grade). Includes fixture and stray capacitance.
8. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
9. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$.
10. All timing measurements are made from the $50 \%$ point of all waveforms.

Switching Characteristics Over the Commercial Operating Range

| Parameters | Description | $\begin{aligned} & \text { 101E484-4 } \\ & 10 \mathrm{E} 484-4 \\ & 100 \mathrm{E} 484-4 \end{aligned}$ |  | $\begin{aligned} & \hline 101 \mathrm{E} 484-5 \\ & 10 \mathrm{E} 484-5 \\ & 100 \mathrm{E} 484-5 \end{aligned}$ |  | $\begin{aligned} & \hline 101 \mathrm{E} 484-7 \\ & 10 \mathrm{E} 484-7 \\ & 100 \mathrm{E} 484-7 \end{aligned}$ |  | $\begin{aligned} & 101 \mathrm{E} 484-10 \\ & 10 \mathrm{E} 484-10 \\ & 100 \mathrm{E} 484-10 \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Input to Output Delay |  | 2 |  | 3 | 0.5 | 4 | 0.5 | 5 | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Chip Select Recovery |  | 2 |  | 3 | 0.5 | 4 | 0.5 | 5 | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time |  | 4 |  | 5 | 1.2 | 7 | 1.2 | 10 | ns |
| $t_{\text {Ww }}$ | Write Pulse Width | 5 |  | 5 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {NWW }}$ | Non-Write Pulse |  | 1.5 |  | 1.5 |  | 1.5 |  | 1.5 | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write | 0 |  | 0 |  | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold to Write | 0 |  | 0 |  | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | AddressSet-Up/Write | 0 |  | 0 |  | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold/Write | 0 |  | 0 |  | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SC }}$ | ChipSelectSet-Up/Write | 0 |  | 0 |  | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip Select Hold/Write | 0 |  | 0 |  | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\text {WS }}$ | Write Disable | 0.3 | 2 | 0.3 | 3 | 0.3 | 5 | 0.3 | 5 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery | 0.5 | 4 | 0.5 | 5 | 0.5 | 8 | 0.5 | 12 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0.35 | 1.5 | 0.35 | 1.5 | 1 | 2.5 | 1 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 0.35 | 1.5 | 0.35 | 1.5 | 1 | 2.5 | 1 | 2.5 | ns |

Shaded area contains preliminary information.

Switching Characteristics Over the Military Operating Range

| Parameters | Description | 10E484-7 |  | 10E484-10 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Input to Output Delay | 0.5 | 4 | 0.5 | 5 | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Chip Select Recovery | 0.5 | 4 | 0.5 | 5 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time | 1.2 | 7 | 1.2 | 10 | ns |
| $\mathrm{t}_{\text {WW }}$ | Write Pulse Width | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {NWW }}$ | Non-Write Pulse |  | 1.5 |  | 1.5 | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold to Write | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | AddressSet-Up/Write | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | AddressHold/Write | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\text {SC }}$ | ChipSelectSet-Up/Write | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip Select Hold/Write | 1 |  | 2 |  | ns |
| $\mathrm{t}_{\text {WS }}$ | Write Disable | 0.3 | 5 | 0.3 | 5 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery | 0.5 | 8 | 0.5 | 12 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 1 | 2.5 | 1 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 1 | 2.5 | 1 | 2.5 | ns |

## Switching Waveforms

## Read Mode



Write Mode


Truth Table

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{S}}$ | $\overline{\mathbf{W}}$ | D | Q |  |
| H | X | X | L | Disabled |
| L | L | H | L | Write H |
| L | L | L | L | Write L |
| L | H $^{[12]}$ | X | DouT | Read |

[^73]Ordering Information

| I/O | $\begin{aligned} & \mathbf{I}_{\mathbf{E E}} \\ & (\mathbf{m A}) \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\mathrm{AS}} \\ & (\mathrm{nS}) \end{aligned}$ | Ordering Code | Package Type | Operating Range | Pinout |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $101 \mathrm{E}^{[13]}$ | 320 | 4 | CY101E484-4DC | D42 | Commercial | Center Power/Ground |
|  |  |  | CY101E484-4KC | K80 |  |  |
|  |  |  | CY101E484-4YC | Y64 |  |  |
|  |  | 5 | CY101E484-5DC | D42 |  |  |
|  |  |  | CY101E484-5KC | K80 |  |  |
|  |  |  | CY101E484-5YC | Y64 |  |  |
|  | 200 | 7 | CY101E484L-7DC | D42 | Commercial | Corner Power/Ground |
|  |  |  | CY101E484L-7JC | J64 |  |  |
|  |  |  | CY101E484L-7KC | K80 |  |  |
|  |  |  | CY101E484L-7VC | V21 |  |  |
|  |  | 10 | CY101E484L-10DC | D42 |  |  |
|  |  |  | CY101E484L-10JC | J64 |  |  |
|  |  |  | CY101E484L-10KC | K80 |  |  |
|  |  |  | CY101E484L-10VC | V21 |  |  |


| I/O | $\begin{aligned} & \mathrm{I}_{\mathrm{EE}} \\ & (\mathrm{~mA}) \end{aligned}$ | $\mathrm{t}_{\mathrm{tAA}} \mathrm{~ns}^{2}$ | Ordering Code | Package Type | Operating Range | Pinout |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100E | 320 | 4 | CY100E484-4DC | D42 | Commercial | Center Power/Ground |
|  |  |  | CY100E484-4KC | K80 |  |  |
|  |  |  | CY100E484-4YC | Y64 |  |  |
|  |  | 5 | CY100E484-5DC | D42 |  |  |
|  |  |  | CY100E484-5KC | K80 |  |  |
|  |  |  | CY100E484-5YC | Y64 |  |  |
|  | 200 | 7 | CY100E484L-7DC | D42 | Commercial | Corner Power/Ground |
|  |  |  | CY100E484L-7JC | J64 |  |  |
|  |  |  | CY100E484L-7KC | K80 |  |  |
|  |  |  | CY100E484L-7VC | V21 |  |  |
|  |  | 10 | CY100E484L-10DC | D42 |  |  |
|  |  |  | CY100E484L-10JC | J64 |  |  |
|  |  |  | CY100E484L-10KC | K80 |  |  |
|  |  |  | CY100E484L-10VC | V21 |  |  |

Shaded area contains preliminary information.

## Notes

13. 101 E specifications are 100 K -compatible with -5.2 V supplies.

Ordering Information (continued)

| I/O | $\begin{aligned} & \mathbf{I}_{\mathbf{E E}} \\ & (\mathbf{m A}) \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\mathrm{AA}} \\ & (\mathrm{~ns}) \end{aligned}$ | Ordering Code | Package Type | Operating Range | Pinout |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $10 \mathrm{E}^{[14]}$ | 320 | 4 | CY10E484-4DC | D42 | Commercial | Center Power/Ground |
|  |  |  | CY10E484-4KC | K80 |  |  |
|  |  |  | CY10E484-4YC | Y64 |  |  |
|  |  | 5 | CY10E484-5DC | D42 |  |  |
|  |  |  | CY10E484-5KC | K80 |  |  |
|  |  |  | CY10E484-5YC | Y64 |  |  |
|  | 200 | 7 | CY10E484L-7DC | D42 | Commercial | CornerPower/Ground |
|  |  |  | CY10E484L-7JC | J64 |  |  |
|  |  |  | CY10E484L-7KC | K80 |  |  |
|  |  |  | CY10E484L-7VC | V21 |  |  |
|  |  |  | CY10E484L-7DMB | D42 | Military |  |
|  |  |  | CY10E484L-7KMB | K80 |  |  |
|  |  | 10 | CY10E484L-10DC | D42 | Commercial |  |
|  |  |  | CY10E484L-10JC | J64 |  |  |
|  |  |  | CY10E484L-10KC | K80 |  |  |
|  |  |  | CY10E484L-10VC | V21 |  |  |
|  |  |  | CY10E484L-10DMB | D42 | Military |  |
|  |  |  | CY10E484L-10KMB | K80 |  |  |

Shaded area contains preliminary information.
Note:
14. 10 E specifications support both 10 K and 10 KH compatibility.

Document \#: 38-A-00005-D

## CY10E494

## 16,384 x 4 ECL Static RAM

- Capable of withstanding >2001V ESD
- Open emitter output for ease of memory expansion
- Industry-standard pinout


## Functional Description

The Cypress CY10E494, CY100E494, and CY101E494 are 16K x 4 ECL RAMs designed for scratch pad, control, and buffer storage applications. Both parts are fully decoded random access memories organized as 16,384 words by 4 bits. The CY10E494 is $10 \mathrm{KH} / 10 \mathrm{~K}$ compatible, the CY100E494 is 100 K compatible, and the

## Features

- $16,384 \times 4$ bits organization
- Ultra high speed/standard power
$-\mathrm{t}_{\mathrm{AA}}=7 \mathrm{~ns}$
$-\mathrm{I}_{\mathrm{EE}}=\mathbf{1 8 0} \mathrm{mA}$
- Low-power version
$-\mathrm{t}_{\mathrm{AA}}=12 \mathrm{~ns}$
$-I_{E E}=135 \mathrm{~mA}$
- Both $10 \mathrm{KH} / 10 \mathrm{~K}$ - and 100 K -compatible I/O versions as well as 100 K with 10 K supplies
- On-chip voltage compensation for improved noise margin

Pin Configurations


## Selection Guide

|  |  | $\begin{gathered} 10 \mathrm{E} 494-7 \\ 101 \mathrm{E} 494-7 \end{gathered}$ | $\begin{gathered} \hline 10 \mathrm{E} 494-8 \\ 100 \mathrm{E} 494-8 \\ 101 \mathrm{E} 494-8 \end{gathered}$ | $\begin{gathered} 10 \mathrm{E} 494-10 \\ 100 \mathrm{E} 494-10 \\ 101 \mathrm{E} 494-10 \end{gathered}$ | $\begin{gathered} \hline 10 \mathrm{E} 494-12 \\ 100 \mathrm{E} 494-12 \\ 101 \mathrm{E} 494-12 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  | 7 | 8 | 10 | 12 |
| Maximum, $\mathrm{I}_{\text {EE }}$ (mA) | Commercial | 180 | 180 | 180 |  |
|  | L |  |  |  | 135 |
|  | Military (10K/10KH only) |  |  | 190 | 190 |

[^74]Pin Configurations (continued)


## Maximum Ratings

(Abovewhich the usefullife maybe impaired. Exposure toabsolute maximumrated conditions for extended periods may affect device reliability. For user guidelines, not tested.)
Storage Temperature $\ldots . . . . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied ........................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}} \ldots \ldots . . . . . . .$.

OutputCurrent ........................................ -50 mA
Static Discharge Voltage
(per MIL-STD-883C, Method 3015) .............. $>2001 \mathrm{~V}$


Operating Range Referenced to $\mathrm{V}_{\mathrm{CC}}$

| Range | Version | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :--- | :---: | :---: |
| Commercial | 10 E | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Commercial | 100 E | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-4.5 \mathrm{~V} \pm$ <br> 0.3 V |
| Commercial | 101 E | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $-5.2 \mathrm{~V} \pm 5 \%$ |
| Military | 10 E | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Case | $-5.2 \mathrm{~V} \pm 5 \%$ |

Shaded area contains preliminary information.

Electrical Characteristics Over the Operating Range

| Parameters | Description | Test Conditions | Temperature ${ }^{11}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & 10 \mathrm{E}^{[2]} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1140 | $-900$ | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1000 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -960 | $-810$ | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -900 | -735 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -880 | -700 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, 101 \mathrm{E}^{[3]} \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1025 | $-880$ | mV |
| $\overline{\mathrm{V}}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & 10 \mathrm{E}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { Max. or } \mathrm{V}_{\mathrm{IL}} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1920 | -1670 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1870 | -1665 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1850 | -1650 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1830 | -1625 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1830 | -1610 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{E} \mathrm{R}_{\mathrm{L}}=50 \Omega \text { to }-2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EE}}=4.5 \mathrm{~V}, \\ & 101 \mathrm{E}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { Max. or } \mathrm{V}_{\text {IL }} \text { Min. } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1620 | mV |

## Notes:

1. Commercialgrade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
2. 10 E specifications support both 10 K and 10 KH compatibility.
3. 101 E specifications support 100 K compatibility with $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$.

## Electrical Characteristics Over the Operating Range(continued)

| Parameters | Description | Test Conditions | Temperature ${ }^{1 /}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1260 | -900 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1170 | -840 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1130 | -810 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1070 | -720 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1030 | -700 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{E} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & 101 \mathrm{E}^{[3]} \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1165 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | $\begin{aligned} & 10 \mathrm{E} \\ & \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$ | -1950 | -1540 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | -1950 | -1480 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1950 | -1475 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | -1950 | -1450 | mV |
|  |  | $\begin{aligned} & 100 \mathrm{E} \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \\ & 101 \mathrm{E}^{[3]} \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1810 | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ Max. |  |  | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ Min. | $\overline{\mathrm{S}}$ | 0.5 | 170 | $\mu \mathrm{A}$ |
|  |  |  | Allothers | -50 |  |  |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current (All inputs and outputs open) | Commercial L(Low Power) |  | -135 |  | mA |
|  |  | CommercialStandard |  | -180 |  | mA |
|  |  | MilitaryStandard |  | -190 |  | mA |

Capacitance ${ }^{[4]}$

| Parameters | Description | Typ. | Max. ${ }^{[5]}$ | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input PinCapacitance | 3 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output PinCapacitance | 5 | 7 | pF |

## AC Test Loads and Waveforms ${ }^{[6,7,8,9,10,11]}$



## Notes:

4. Tested initially and after any design or process changes that may affect these parameters.
5. For all packages except CerDIP (D42), which has maximums of $\mathrm{C}_{\mathrm{IN}}=$ 8 pF, CouT $=9 \mathrm{pF}$.
6. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10E version.
7. $\mathrm{V}_{\mathrm{IL}}=-1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}$ on 100 K version.
8. $\mathrm{R}_{\mathrm{L}}=50 \Omega \mathrm{C}<5 \mathrm{pF}$ (7-, 8-ns grade) or $<30 \mathrm{pF}$ (10-, 12 -ns grade). Includes fixture and stray capacitance.
9. All coaxial cables should be $50 \Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
10. $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=0.7 \mathrm{~ns}$.
11. All timing measurements are made from the $50 \%$ point of all waveforms.

Switching Characteristics Over the Operating Range

| Parameters | Description | $\begin{gathered} \text { 10E494-7 } \\ \text { 101E494-7 } \end{gathered}$ |  | $\begin{gathered} \hline 10 \mathrm{E} 494-8 \\ \text { 100E494-8 } \\ 101 \mathrm{E} 494-8 \end{gathered}$ |  | $\begin{aligned} & \text { 10E494-10 } \\ & \text { 100E494-10 } \\ & 101 \mathrm{E} 494-10 \end{aligned}$ |  | $\begin{aligned} & \text { 10E494-12 } \\ & \text { 100E494-12 } \\ & \text { 101E494-12 } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Input to Output Delay |  | 5.0 |  | 5.0 |  | 5.0 |  | 5.0 | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Chip Select Recovery |  | 5.0 |  | 5.0 |  | 5.0 |  | 5.0 | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time |  | 7.0 |  | 8.0 |  | 10.0 |  | 12.0 | ns |
| ${ }_{\text {tww }}$ | Write Pulse Width | 5.0 |  | 6.0 |  | 6.0 |  | 8.0 |  | ns |
| ${ }^{\text {S }}$ D | Data Set-Up to Write | 1.0 |  | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold to Write | 1.0 |  | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | AddressSet-Up/Write | 1.0 |  | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | AddressHold/Write | 1.0 |  | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| $\mathrm{t}_{\text {SC }}$ | ChipSelectSet-Up/Write | 1.0 |  | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip Select Hold/Write | 1.0 |  | 1.0 |  | 2.0 |  | 2.0 |  | ns |
| $\mathrm{t}_{\mathrm{WS}}$ | Write Disable |  | 5.0 |  | 5.0 |  | 5.0 |  | 5.0 | ns |
| $t_{\text {WR }}$ | Write Recovery |  | 8.0 |  | 8.0 |  | 12.0 |  | 14.0 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | 0.75 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | 0.35 | 1.5 | 0.35 | 1.5 | 0.35 | 1.5 | 0.75 | 2.5 | ns |

## Switching Waveforms

## Read Mode



Write Mode


Truth Table

| Inputs |  |  | Output | Mode |
| :---: | :---: | :---: | :---: | :--- |
|  | $\overline{\mathbf{W}}$ | $\overline{\mathbf{D}}$ | Q |  |
| H | X | X | L | Disabled |
| L | L | H | L | Write H |
| L | L | L | L | Write L |
| L | H | X | DouT | Read |

Ordering Information

| Version | $\begin{aligned} & \mathbf{I}_{\mathbf{E E}} \\ & (\mathbf{m A}) \end{aligned}$ | $\begin{aligned} & \mathbf{t}_{\mathbf{A A}} \\ & (\mathbf{n s}) \end{aligned}$ | Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10E | 180 | 7 | CY10E494-7DC | D42 | Commercial |
|  |  |  | CY10E494-7KC | K80 |  |
|  |  |  | CY10E494-7VC | V21 |  |
|  |  | 8 | CY10E494-8DC | D42 |  |
|  |  |  | CY10E494-8KC | K80 |  |
|  |  |  | CY10E494-8VC | V21 |  |
|  |  | 10 | CY10E494-10DC | D42 |  |
|  |  |  | CY10E494-10KC | K80 |  |
|  |  |  | CY10E494-10VC | V21 |  |
|  | 135 | 12 | CY10E494L-12DC | D42 |  |
|  |  |  | CY10E494L-12KC | K80 |  |
|  |  |  | CY10E494L-12VC | V21 |  |
|  | 190 | 10 | CY10E494-10DMB | D42 | Military |
|  |  |  | CY10E494-10KMB | K80 |  |
|  |  | 12 | CY10E494-12DMB | D42 |  |
|  |  |  | CY10E494-12KMB | K80 |  |
| 100 E | 180 | 8 | CY100E494-8DC | D42 | Commercial |
|  |  |  | CY100E494-8KC | K80 |  |
|  |  |  | CY100E494-8VC | V21 |  |
|  |  | 10 | CY100E494-10DC | D42 |  |
|  |  |  | CY100E494-10KC | K80 |  |
|  |  |  | CY100E494-10VC | V21 |  |
|  | 135 | 12 | CY100E494L-12DC | D42 |  |
|  |  |  | CY100E494L-12VC | V21 |  |
|  |  |  | CY100E494L-12KC | K80 |  |
| 101E | 180 | 7 | CY101E494-7DC | D42 | Commercial |
|  |  |  | CY101E494-7KC | K80 |  |
|  |  |  | CY101E494-7VC | V21 |  |
|  |  | 8 | CY101E494-8DC | D42 |  |
|  |  |  | CY101E494-8KC | K80 |  |
|  |  |  | CY101E494-8VC | V21 |  |
|  |  | 10 | CY101E494-10DC | D42 |  |
|  |  |  | CY101E494-10KC | K80 |  |
|  |  |  | CY101E494-10VC | V21 |  |
|  | 135 | 12 | CY101E494L-12DC | D42 |  |
|  |  |  | CY101E494L-12KC | K80 |  |
|  |  |  | CY101E494L-12VC | V21 |  |

Shaded area contains preliminary information.
Document \#: 38-A-00009-C
INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
COMM ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

## Bus Interface Products

Page Number

| Device Number | Description |  |
| :---: | :---: | :---: |
| VIC068 | VMEbus Interface Controller | 11-1 |
| VAC068 | VMEbus Address Controller | 11-16 |
| VIC64 | VMEbus Interface Controller with D64 Functionality | 11-27 |
| CY7C964 | Bus Interface Logic Circuit | 11-39 |

## Features

- Complete VMEbus interface controller and arbiter
- 58 internal registers provide configuration control and status of VMEbus and local operations
- Drives arbitration, interrupt, address modifier utility, strobe, address lines A07through A01 and data lines D07 through D00 directly, and provides signals for control logic to drive remaining address and data lines
-Direct connection to 68xxx family and mappable to non-68xxx processors
- Complete master/slave capability
-Supports read, write, write posting, and block transfers
- Accommodates VMEbus timing requirements with internal digital delay line ( $1 / 2$-clock granularity)
- Programmable metastability delay
- Programmable data acquisition delays
- Provides timeout timers for local bus and VMEbus transactions.
- Interleaved block transfers over VMEbus
-Acts as DMA master on local bus
- Programmable burst count, transfer length, and interleaved period interval
- Supports local module-based DMA.
- Arbitration support
- Supports single-level, priority and round robin arbitration
-Supports fair request option as requester.
- Interrupt support
- Complete support for the VMEbus interrupts: interrupter and interrupt handler
-Seven local interrupt lines
- 8-level interrupt priority encode
- Total of 29 interrupts mapped through the VIC068A.
- Miscellaneous features
—Refresh option for local DRAM
- Four broadcast location monitors
- Four module-specific location monitors
- Eight interprocessor communications registers
-PGA or QFP packages
- Compatible with IEEE Specification 1014, Rev. C
- Supports RMC operations


## Functional Description

The VMEbus interface controller (VIC068A) is a single chip designed to minimize the cost and board area requirements and to maximize performance of the VMEbus interface of a VMEbus master/ slave module. This can be implemented on either a 8 -bit, 16-bit, or 32 -bit VMEbus system. The VIC068A was designed using high-performancestandard cells on an advanced 1 micron CMOS process. The VIC068A performs all VMEbus system controller functions plus many others, which simplify the development of a VMEbus interface. The VIC068A utilizes patented on-chip output buffers. These CMOS high-drive buffers provide direct connectionto the address and datalines. In addition to these signals, the VIC068A connects directly to the arbitration, interrupt, address modifier, utility and strobe lines. Signals are provided which control data direction and latch functions needed for a 32-bit implementation.
The VIC068A was developed through the efforts of a consortium of board vendors, under the auspices of the VMEbus International Trade Association (VITA). The VIC068A thus insures compatibility between boards designed by different manufacturers.

## Pin Configurations

Pin Grid Array (PGA)
Bottom View

| A | B | C | D | E | F | G | H | $J$ | K | L | M | N | $P$ | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| vSS | $\overline{\text { IPL2 }}$ | पIACKO | LIRQ2 | LIRQ5 | ASIZ1 | $\overline{\text { ASIZO }}$ | SLSEL1 | WORD | $\overline{\text { FIACK }}$ | A02 | A04 | VDD | vSS | IRQ4 |
| LD6 | $\overline{\text { BLT }}$ | IPL1 | VDD | LTRQ1 | $\overline{\text { LTRQ4 }}$ | $\overline{\text { LRQ6 }}$ | ICFSEL | $\overline{\text { MWB }}$ | A01 | A03 | A05 | A07 | IRQ3 | $\overline{\text { IRQ7 }}$ |
| LD2 | LD5 | $\overline{\text { DEDLK }}$ | IPLO | LAEN | LIRQ3 | LTRQ7 | vss | SLSELO | VSS | A06 | IRQ1 | IRQ2 | ITRQ6 | $\overline{\text { ACFAIL }}$ |
| LD1 | LD3 | LD7 | $\underset{\text { PIN }}{\text { LOCATOR }}$ |  |  |  |  |  |  |  |  | $\overline{\mathrm{RQ}} 5$ | VDD | $\overline{\text { IACKOUT }}$ |
| LA7 | LDO | LD4 |  |  |  |  |  |  |  |  |  | SYSFAIL | SYSRESET | $\overline{\text { DTACK }}$ |
| LA3 | LA5 | LA6 |  |  |  |  |  |  |  |  |  | $\overline{\text { IACKIN }}$ | $\overline{\text { ACK }}$ | AMO |
| LA2 | LA4 | vss |  |  |  |  |  |  |  |  |  | vss | $\overline{\text { AS }}$ | AM1 |
| LA1 | LAO | vCC7 |  |  |  |  |  |  |  |  |  | vss | AM2 | AM3 |
| $\overline{\text { cs }}$ | $\overline{\text { DSACK1 }}$ | $\overline{\text { DS }}$ |  |  |  |  |  |  |  |  |  | VDD | LWORD | AM4 |
| PAS | LBERR | RESET |  |  |  |  |  |  |  |  |  | BERR | $\overline{\text { WRITE }}$ | AM5 |
| DSACK0 | $\mathrm{R} / \overline{\mathrm{W}}$ | FC1 |  |  |  |  |  |  |  |  |  | $\overline{\mathrm{BR}} 2$ | $\overline{\text { DS }} 1$ | $\overline{\mathrm{DS}} 0$ |
| HALT | $\overline{\text { RMC }}$ | $\overline{\text { LBR }}$ |  |  |  |  |  |  |  |  |  | $\overline{\text { BBSY }}$ | $\overline{\mathrm{BR}} 1$ | $\overline{\mathrm{BR}} 0$ |
| FC2 | SIZO | $\overline{\text { SCON }}$ | CLK64M | LADI | VSS | VDD | VSS8 | VCC5 | D00 | $\overline{\text { BG1OUT }}$ | $\overline{\text { BG2IN }}$ | $\overline{\text { BGOIN }}$ | $\overline{\text { BR3 }}$ | VSS |
| SIZ1 | IRESET | LADO | LEDI | $\overline{\text { DDIR }}$ | LWDENIN | $\overline{\text { DENO }}$ | D06 | D03 | D01 | VSS7 | BG00UT | $\overline{\text { BG3IN }}$ | $\overline{\text { BG1IN }}$ | $\overline{\text { BCLR }}$ |
| $\overline{\text { LBG }}$ | $\overline{\text { ABEN }}$ | VDD | LEDO | UWDENIN | SWDEN | $\overline{\text { ISOBE }}$ | D07 | D05 | D04 | D02 | BG30UT | BG2OUT | SYSCLK | VSS |

Pin Configurations (continued)

## Quad Flat Pack (QFP)

Top View


## VIC068A on 68030 Board



## Signal Descriptions

## VMEbus Signals

The following signals are VMEbus specified signals that are driven and received directly by the VIC068A. For complete definitions and description of these signals refer to the VMEbus specification (IEEE 1014).

| SYSRESET |  |
| :--- | :--- |
| Input: | Yes |
| Output: | Yes, open collector |
| Drive: | 64 mA |

The VMEbussystem reset signal. ALOW level on this signal resets the internal logic of the VIC068A and asserts the signals HALT and $\overline{\text { RESET. These signals remain asserted for a minimum of } 200}$ ms . If the VIC068A is configured as VMEbus system controller, a LOW level on IRESET asserts SYSRESET for a minimum of 200 ms.

| ACFAIL |  |
| :--- | :--- |
| Input: | Yes |
| Output: | No |
| Drive: | None |

The VMEbus AC fail signal. This signal should be driven by the VMEbus power monitor (if installed). The VIC068A can be enabled to provide a local interrupt on the assertion of this signal.

| SYSFAIL |  |
| :--- | :--- |
| Input: | Yes |
| Output: | Yes, open collector |
| Drive: | 64 mA |

As an output the $\overline{\text { SYSFAIL }}$ signal is asserted when HALT $h a s ~ b e e n ~$ detected asserted for more than $4, \mathrm{~ms}$ (by a source other then the VIC068A).
This signal is asserted by the VIC068A after a global reset. It may be masked by clearing ICR6[6] or by setting ICR7[7]. The VIC068A can also be enabled to provide a local interrupt on the assertion of this signal.

## SYSCLK

| Input: | No |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus system clock signal. This signal is driven by the VIC068Awhen configured as system controller (SCON asserted). The frequency driven is $1 / 4$ th the frequency delivered to the VIC068ACLK64M signal. To deliver the required 16 MHz on this signal, the VIC068A must run at 64 MHz . The VIC068A does not use this signal internally for any purpose.
$\overline{\text { BR3 }}-\overline{\text { BR0 }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, open collector |
| Drive: | 64 mA |

The VMEbus Bus Requestsignals.

| $\overline{\text { BG3IN }}-\overline{\text { BG0IN }}$ |  |
| :--- | :--- |
| Input: | Yes |
| Output: | No |
| Drive: | None |

The VMEbus daisy-chained Bus-Grant-In signals.
$\overline{\text { BG30UT }}-\overline{\text { BG0OUT }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The VMEbus daisy-chained Bus-Grant-Outsignals.

## $\overline{\text { BBSY }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Bus-Busy signal.

## $\overline{\text { BCLR }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus Bus-Clear signal.
D7- D0

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus low-order data lines.
A7-A1

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive | 64 mA |

The VMEbus low-order address lines.

## $\overline{\mathbf{A S}}$

| Input: | Yes |
| :--- | :--- |
| Output | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Address Strobe signal.
$\overline{\mathbf{D S 1}}-\overline{\mathbf{D S 0}}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Data Strobe signals.
$\overline{\text { DTACK }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Data-Transfer-Acknowledgesignal.

## $\overline{\text { BERR }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, rescinding |
| Drive: | 64 mA |

The VMEbus Bus-Error signal.
$\overline{\text { WRITE }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus Data-Direction signal.
$\overline{\text { LWORD }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus Long-word signal.

| AM5 - AM0 |  |
| :--- | :--- |
| Input: | Yes |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus Address-Modifier signals.

## $\overline{\text { IACK }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus Interrupt Acknowledge signal.

## $\overline{\text { IACKIN }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VMEbus daisy-chained Interrupt-Acknowledge-In signal.

IACKOUT

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The VMEbus daisy-chained Interrupt-Acknowledge-Out signal.
$\overline{\text { IRQ7 }}-\overline{\mathbf{I R Q 0}}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, open collector |
| Drive: | 64 mA |

The VMEbus Interrupt request signals.

## Local Signals

These signals define the local bus structure of the VIC068A. They are modeled after Motorola 68 K signals.

| LD7 - LD0 |  |
| :--- | :--- |
| Input: | Yes |
| Output: | Yes, 3-state |
| Drive: | $\mathbf{8 m A}$ |

The Local Data 7-0 signals. These signals are typically connected to the local processor data lines $D(7: 0)$ through an isolation buffer. VIC068A register accesses are also made through these data signals.

LA7 - LA0

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 8 mA |

The Local Address 7-0 signals. These signals are typically connected to the local processor address lines. VIC068A registers are also addressed through these signals. When acting as the local bus master, the VIC068A drives these lines with the LAEN signal to supply the local address.

## CS

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VIC068A chip select signal. This signal should be asserted whenever access to the VIC068A internal registers is required.

## $\overline{\text { PAS }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, rescinding |
| Drive: | 8 mA |

The physical/processor addressstrobe. Thissignalisused toqualify an incoming addresswhen performing VMEbus master operations or register operations. This signal is driven when becoming the local bus master and performing slave transfers, DRAM refresh, slave block transfers and block transfers with local DMA. When acting as an output, the minimum assertion and negation timing for this signal is configured by the Local Bus Timing Register.

## $\overline{\text { DS }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, rescinding |
| Drive: | 8 mA |

The local data strobe. This signal is used to qualify incoming data when performing VMEbus master operations or register operations. This signal is driven when becoming the local bus master and performing slave transfers, DRAM refresh, slave block transfers, and block transfers with local DMA. When acting as an output, the minimum assertion and negation timing for this signal is directed by the Local Bus Timing Register.

## $\overline{\text { DSACK1, }} \overline{\text { DSACK0 }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, rescinding |
| Drive: | 8 mA |

The local data-size-acknowledge signals. One or both of these signals should be asserted to the VIC068A whenever the VIC068A is local bus master to acknowledge the successful completion of each cycle of a slave transfer, slave block transfer, or block transferswith local DMA. The VIC068A asserts one or both of these signals to
acknowledgethe successful completion of a VMEbus master operation (after receiving the VMEbus DTACK signal). The following should be noted about the DSACK1/0signals:

- The VIC068A only asserts a 16 bit DSACKi code when the WORD signal is asserted indicating access to a D16 VMEbus resource iscomplete.
- The VIC068A treats the assertion of any DSACK1/0 signal as a 32-bit acknowledge for slave accesses.
- The VIC068A does not directly support 16 or 8 -bit local port sizes.
- The VIC068A always asserts both DSACKs for register accesses. as well as for interrupt acknowledge cycles.


## $\overline{\text { LBERR }}$

Input: Yes
Output: Yes,rescinding
Drive: 8 mA
The local bus-error signal. This signal should be asserted to the VIC068A whenever the VIC068A is local bus master to acknowledge the unsuccessful completion of a cycle of a slave transfer, slave block transfer, and block transfers with local DMA in which case the VIC068A asserts the VMEbus BERR signal. The VIC068A asserts this signal to acknowledge the unsuccessful completion of a VMEbus master operation (after receiving the VMEbus $\overline{\mathrm{BERR}}$ signal).

## $\overline{\text { RESET }}$

Input: No
Output: Yes, Open-collector
Drive: 8 mA
The local reset indication signal. This signal is asserted whenever the VIC068A is in a reset condition. an internal, global, or system reset causes the VIC068A to assert RESET for a minimum of 200 ms . If the reset condition continues forlonger then 200 ms , $\overline{\text { RESET }}$ begins additional 200 ms timeouts until all reset conditions are cleared.

## $\overline{\text { HALT }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, Open collector |
| Drive: | 8 mA |

The "halted" condition indication signal. This signal, along with $\overline{\text { RESET, }}$ is asserted during reset conditions. An internal, global, and system reset causes the VIC068A to assert $\overline{\text { HALT }}$ for a minimumof 200 ms . If the reset condition continues for longer then 200 ms , $\overline{\text { HALT }}$ begins an additional 200 ms timeouts until all reset conditions are cleared. Assertion of HALT for greater than 4 ms by anything other then the VIC068A causes the VIC068A to assert SYSFAIL.
HALT may be configured to assert during dead-lock conditions along with $\overline{\text { LBERR }}$ to initiate a retry sequence for Motorola 68 K processors.

## $\mathbf{R} / \overline{\mathbf{W}}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

Thelocal data directionsignal. This signal is drivenwhile VIC068A is a local bus master to indicate local data direction. As an input,
$\mathrm{R} / \overline{\mathrm{W}}$ indicates data direction for VMEbus master cycles. In this case, $\overline{\mathrm{W} R I T E}$ reflects the value of $\mathrm{R} / \overline{\mathrm{W}}$. Anasserted conditionindicates a write operation.

## FC2, FC1

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

The local function code signals. These signals identify the type of local cycle in progress. As inputs, they should reflect the type of operations in terms of User/Supervisory Code/Data. They may be connected directly to the Motorola FC2/1 outputs for 68000-30 processors. For the 68040 , the FC2/1 inputs may be connected to the TM $2 / 1$ outputs respectively. Additional qualification may be requiredfor 68040 applications since the 68040 uses previously reserved/unusedfunction codes.

| FC2 |  | FC1 |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 |  | Description |
| 0 | 1 |  | User Data |
| 0 | 0 |  | User Program |
| 1 | 1 |  | SupervisoryData |
| 1 | Supervisory Program |  |  |

As outputs, the VIC068A drives these signals whenever local bus master to indicate the type of local cycle the VIC068A is performing.

| FC2 |  | FC1 |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 |  | Description |
| 0 | 0 |  | Slave Block Transfer |
| 0 | 1 | Local DMA |  |
| 1 | 0 | Slave Access |  |
| 1 | 1 |  | DRAM Refresh |

SIZ1, SIZ0

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

The local data size signals. As inputs, these signals should identify the width of the VMEbus data to be transferred. The SIZi signals shouldnot be used to indicate the physical port size of the slave device (D16, or D32). This is done with the WORD signal. As outputs, they are driven by the VIC068A as local bus master to identify the width of the incoming data.

| SIZ1 |  | $\underline{\text { SIZ0 }}$ |  |
| :--- | :--- | :--- | :--- |
|  |  |  | $\underline{\text { Data Width }}$ |
| 0 | 0 |  | Long Word |
| 0 | 1 |  | Byte |
| 1 | 0 |  | Word |
| 1 | 1 |  | 3-Byte |

## $\overline{\text { LBR }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The local bus request signal. This signal is asserted whenever the VIC068A desires mastership of the local bus. This signal remains asserted for the entire bus tenure.
Localbus mastership is requested when each of the followingoperations is desired:

- Standardslave accesses
- Slave block transactions
- Block transfers with local DMA
- DRAM refresh


## $\overline{\text { LBG }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The local bus grant signal. The signal should be asserted in response the assertion of the LBR signal. The VIC068A does not incorporate a local bus grant acknowledge protocol so, the LBG signal should remain asserted for the duration of LBR.
$\overline{\text { MWB }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The "Module-Wants-Bus" signal. This signal should be asserted by local resources to begin a VMEbus transaction. When qualified by the PAS signal, the VIC068A asserts the VMEbus BRi signal. This signal is usually asserted by local-to-VMEbus address decoders.

## FCIACK

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The local interrupt acknowledge signal. This signal should be asserted (qualified by $\overline{\text { PAS }}$ ) to acknowledge all VIC068A-generated local interrupts.

| SLSEL1, | $\overline{\text { SLSELO }}$ |
| :--- | :--- |
| Input: | Yes |
| Output: | No |
| Drive: | None |

The slave select signals. These signals indicate the VIC068A has been selected to perform a VMEbus slave operation. When qualified by $\overline{\text { AS }}$ and valid AM codes, the VIC068A requests the local bus to perform the slave cycle. These signals are usually asserted by VMEbus-to-local address decoders.
The SLSEL1/0 signals may be used independently of each other to provide unique slave characteristics as defined by the Slave Se lect Control registers.

## $\overline{\text { ICFSEL }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The Interprocessor Communication Facility (ICF) Select signal. This signal is used to indicate that the ICF functions of the VIC068A have been selected. These include the ICF registers and the ICF switch interrupts. This signal is qualified with $\overline{\mathrm{AS}}$ and A16 AM codes (A16/Supervisory for global switches).

## $\overline{\text { ASIZ1, }}, \overline{\text { ASIZ0 }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VMEbus address size signals. These signals should be driven to indicate the VMEbus address size of master VMEbus transfers. The address size information is issued on the VMEbus AM codes. The assertion of ASIZ0 indicates an A16 transaction. The assertion of ASIZI indicates an A32 transaction. Asserting neither indicates an A24 transaction. User-defined address spaces may be accessed by asserting both ASIZ1/0 signals. In this case, the AM codes are issued according to the programming of the Address Modifier Source Register.

| ASIZI |  | ASIZO |  |
| :--- | :--- | :--- | :--- |
|  |  |  | Address Size |
| 0 | 0 |  | User defined |
| 0 |  | 1 |  |
| 1 |  | A32 |  |
| 1 |  | 1 |  |
| 1 | A16 |  |  |
|  |  | A24 |  |

The ASIZ1/0 signals are also used for cycle acknowledge signals for module-based DMA transfers. During a module-based DMA transfer, the ASIZO signal is used as a data-transfer-acknowledge signal (analogous to DTACK). The ASIZ1 signal is used as a buserror signal (analogous to BERR).

## $\overline{\text { WORD }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VMEbus data-width control signal. This signal, when asserted, indicates the requested VMEbus transaction should be treated as a D16 data path. When negated, the VMEbus data path is assumed to be D32. This signal should be used to configure VMEbus data-width for master cycles only. Data-width for slave cycles is configured in the Slave Select Control Registers.
This signal is also used to configure the data-width for block transfers with local DMA. When this signal is asserted during the block transfer initiation cycle, the block transfer is assumed to be a D16 block transfer.
This signal may be changed dynamically for individual transfers, or strapped LOW at power-up for permanent D16 operation. If WORD is strapped LOW at power-up, the VIC068A is configured as a D16 slave independent of the slave configuration in the Slave Select Control Registers.
$\overline{\text { WORD }}$ should not be used to indicate data size (i.e., byte, word, or long-word) only local data port size (i.e., D16 or D32).

## $\overline{\text { BLT }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, open-collector |
| Drive: | 8 mA |

The Block transfer with local DMA indication signal. This signal is used to indicate that a block transfer with local DMA is in progress. This signal remains asserted for the entire block transfer including interleave periods with the exception of local page boundary crossings. BLT toggles during local boundary crossings to increment the external LA(+:8) counters.
If the BLT signal is asserted simultaneously with the $\overline{M W B}$ signal and BTCR[7] is set, a module-based DMA transfer is performed.

## $\overline{\text { DEDLK }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The dead-lock indication signal. This signal is used to indicate a dead-lockcondition has occurred. This signal should be used by local logic to remove its request for the VMEbus. DEDLK remains asserted until the slave transaction is complete.
$\overline{\mathrm{DEDLK}}$ is also asserted to indicate that a VMEbus master cycle is being attempted during the interleave period of a block transfer with local DMA, without the dual path feature enabled. In this case, $\overline{\text { DEDLK }}$ is asserted while MWB is asserted. If, during the interleave period, the MWB signal is asserted after the VMEbus has been re-obtained, the VIC068A will assert $\overline{\text { DEDLK }}$ for the duration of the burst.

## $\overline{\text { IPL2 }}, \overline{\text { IPL1 }}, \overline{\text { IPLO }}$

| Inputs: | $\overline{\text { IPL } 0}$ only |
| :--- | :--- |
| Output: | Yes,open-collector |
| Drive: | 8 mA |

The local priority encoded interrupt request signals. These signals are asserted to interrupt the local processor. All local VIC068A interrupts are issued with these signals. These signals are meant to emulate the Motorola 68 K interrupt algorithms. The assertion of one or more of these signals indicate a single interrupt with a priority given by the negative-logic value of the IPLisignals. Level 7 is the highest priority. These signals are open-collector to allow the wire-ORingof multiple interrupt sources.
During the assertion of $\overline{\text { RESET }} \overline{\mathrm{IPLO}}$ becomes an input. If $\overline{\text { IPLO }}$ is asserted at this time, a global reset is performed.
$\overline{\text { LIRQ7 }}$ - $\overline{\text { LIRQ1 }}$

| Input: | Yes |
| :--- | :--- |
| Output: | LIRQ2 only |
| Drive: | $8 \mathrm{~mA}(\overline{\text { LIRQ2 }}$ only $)$ |

The local interrupt request signals. These signals serve as local interrupt request signals for the VIC068A. If enabled to handle the particular local interrupt, the VIC068A in turn issues a processor interrupt with the IPLi signals at the assertion of a LIRQi. Extensive configuration of local interrupts is allowed through the Local Interrupt Configuration Registers.
LIRQ2 may also be configured to issue periodic "heartbeat" interrupts at user defined intervals.

## LIACKO

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The "autovectoring" indication signal. This signal is asserted when the VIC068A is configured to allow the interrupting device to place its status/ID vector on the local data bus in response to a VIC068A-handledlocal interrupt acknowledge. Thissignal maybe used to signal a autovectored interrupt acknowledge cycle for 68020/30/40 processors. This signal may be connected directly to the AVEC signal for these processors.

| $\overline{\text { IRESET }}$ |  |
| :--- | :--- |
| Input: | Yes |
| Output: | No |
| Drive: | None |

The internal reset signal. This signal is used to issue both internal and global resets to the VIC068A. If asserted with $\overline{\mathrm{IPLO}}$, a global reset is performed. If asserted without IPL0, an internal reset is performed. All internal state machines and selected register bits are reset during the assertion of IRESET. HALT and RESET are both asserted during the assertion of IRESET. If configured as system controller, $\overline{\mathrm{SYSRESET}}$ is also asserted during the assertion of IRESET.
$\overline{\text { IRESET }}$ containsinternal hysteresis toallow the connection of this signal to an external RC network for power-up resets.

## $\overline{\text { SCON }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The system controller enabling signal. This signal is used to configure the VIC068A as VMEbus system controller. This signal must be strapped LOW at power-up and remain LOW for VIC068A to reliably assume the role of VMEbus system controller.

## CLK64M

| Input: | Input |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VIC068A master clock input. This $64-\mathrm{MHz}$ clock input is used to clock internal arbitration, timing, and delay functions within the VIC068A.

## Buffer Control Signals

These signals control the latching and enabling of the external address and data latches and buffers. For block transfers with local DMA, some of these signals are used to control the counting and enablingof external counters required for page boundary crossing.
$\overline{\text { ABEN }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The VMEbus Address Bus ENable signal. This signal is used to enable the external VMEbus address drivers for VMEbus master operations. It is typically connected to the OEAB input of a '543 addresstransceivers.

## LAEN

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Local Address ENable signal. This signal is used to enable the externallocal address drivers for slave accesses. It is typically connected to the OEBA input of a '543 address transceivers through an inverter.

Note that this signal is an active-HIGH signal.

## LADO

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Latch ADdress Out signal. This signal is used to latch the outgoing VMEbus address for VMEbus master operations. When this signal is asserted (HIGH), it is assumed that the latches are in a latchedstate. When negated, the latches should be in a fall-through state. This allows direct connection to the '543 address driver LEAB input. LADO is very important for proper operation of master write posting and block transfers with interleave periods. For these operations, VIC068A may use LADO in combination with LADI and $\overline{A B E N}$ to temporarily store the contents of a VMEbus address during intervening slave accesses.

## LADI

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Latch ADdress In signal. This signal is used to latch the incoming VMEbus address for slave accesses. When this signal is asserted (HIGH), it is assumed that the latches are in a latched state. When negated, the latches should be in a fall-through state. This allows direct connection to the '543 address driver LEBA input. LADI is used in conjunction with LADO to temporarily store outgoing VMEbus master transaction addresses during intervening slaveaccesses.

| DENO |  |
| :--- | :--- |
| Input: | No |
| Output: | Yes |
| Drive: | 8 mA |

The Data ENable Out signal. This signal enables data onto the VMEbus data bus for master write and slave read cycles. This signal is typically connected to the OEAB input of the ' 543 data latches.

## LWDENIN

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Lower Word Data ENable IN signal. This signal enables data onto the lower word of the local data bus LD(15:8) for master read and slave write cycles. This signal is typically connected to the OEBA input of the '543 lower data latch.

## UWDENIN

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Upper Word Data ENable IN signal. This signal enables data onto the upper word of the local data bus $\operatorname{LD}(31: 16)$ for master
read and slave write cycles. This signal is typically connected to the OEBA input of the upper ' 543 data latches.

LEDO

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The LatchEnable Data Outsignal. Thissignal latches the outgoing VMEbus data for master write and slave read cycles. When this signal is asserted (HIGH), it is assumed that the latches are in a latchedstate. When negated, the latches should be in a fall-through state. This allows direct connection to the ' 543 address driver LEAB input.This signal is used in conjunction with LEDI to temporarily store outgoing master write post data (data switch-back).

## LEDI

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Latch Enable Data In signal. This signal latches the incoming VMEbus data for master read and slave write cycles. When this signal is asserted (HIGH), it is assumed that the latches are in a latchedstate. When negated, the latches should be in a fall-through state. This allows direct connection to the '543 address driver LEBA input.This signal is used in conjunction with LEDO to temporarily store outgoing master write post data.

## $\overline{\text { ISOBE }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The ISOlation Buffer Enable signal. This signal, along with the SWDEN signal, provides byte lane switching. This signal is typically connected to the EN input of the ' 245 isolation buffer.

## SWDEN

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The SWap Data ENable signal. This signal, along with the $\overline{\mathrm{ISOBE}}$ signal, provides byte lane switching. It provides for swapping $\operatorname{LD}(31: 16)$ to $\operatorname{LD}(15: 0)$. This signal is typically connected to the EN input of the ' 245 swap buffer.

## DDIR

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Data DIRectionsignal. This signal provides the data direction (i.e., read/write) information to the isolation and swap buffers. When asserted, buffers should be configured in the local-to-VMEbus (A-to-B) direction. This signal is typically connected to the DIR input of the ' 245 . isolation/swap buffers.
ter Reset Operations

| Address (hex) | Name | Description | Global Reset | Internal Reset | System Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 03 | VIICR | VMEbus Interrupter Interrupt Control Register | 11111000 | 11111*** | 11111*** |
| 07-1F | CICR1-7 | VMEbus Interrupt Control Registers 1-7 | 11111*** | 11111*** | 11111*** |
| 23 | DMASR | DMA Status Register | 11111000 | 11111*** | 11111*** |
| 37-3F | LICR1-7 | Local Interrupt Control Registers 1-7 | $1000 \times 000$ | $1^{* * *} \mathrm{X}^{* * *}$ | $1^{* * *}$ X $^{* * *}$ |
| 43 | ICGSICR | ICGS Interrupt Control Register | 11111000 | 11111*** | 11111*** |
| 47 | ICMSICR | ICMS Interrupt Control Register | 11111000 | 11111*** | 11111*** |
| 4B | EGICR | Error Group Interrupt Control Register | 11111000 | 11111*** | 11111*** |
| 4 F | ICGSVBR | ECGS Vector Base Register | 00001111 | 00001111 | 00001111 |
| 53 | ICMSVBR | ICGS Vector Base Register | 00001111 | 00001111 | 00001111 |
| 57 | LIVBR | Local Interrupt VEctor Base Register | 00001111 | 00001111 | 00001111 |
| 5B | EGIVBR | Error Group Interrupt Vector Base Register | 00001111 | 00001111 | 00001111 |
| 5F | ICSR | Interprocessor Communications Switch Register | 00000000 | ${ }^{* * * *} 0000$ | 00000000 |
| 63-73 | ICR0-4 | InterprocessorCommunications Registers 0-4 | 00000000 | 00000000 | 00000000 |
| 77 | ICR5 | InterprocessorCommunications Register 5 | Version | Version | Version |
| 7B | ICR6 | InterprocessorCommunications Register 6 | X11111XX | X1111111 | X1111110 |
| 7F | ICR7 | InterprocessorCommunicationsRegister 7 | 00X00000 | X0XXXXXX | 00X00000 |
| 83 | VIRSR | VMEbus Interrupt Request Status Register | 00000000 | ${ }^{* * * * * * * 0}$ | 00000000 |
| 87-9F | VIVBR1-7 | VMEbus Interrupt Vector Base Regtisters 1-7 | 00001111 | ******** | 00001111 |
| A3 | TTR | Transfer Timeout Register | 01101000 | 01101000 | 01101000 |
| A7 | LBTR | Local Bus Timing Register | 00000000 | ******** | ******** |
| AB | BTDR | Block Transfer Definition Register | 00000000 | 00000000 | 00000000 |
| AF | ICR | Interface Configuration Register | 00000000 | 00000000 | 00000000 |
| B3 | ARCR | Arbiter/Requester Configuration Register | 01100000 | 011*0000 | 011*0000 |
| B7 | AMSR | Address Modifier Source Register | 00000000 | 00000000 | 00000000 |
| BB | BESR | Bus Error Status Register | X0000000 | X0000000 | X0000000 |
| BF | DMASR | DMA Status Register | 00000000 | 00000000 | 00000000 |
| C3 | SS0CR0 | Slave Select 0 Control Register 0 | 00000000 | 00****** | 00****** |
| C7 | SS0CR1 | Slave Select 0 Control Register 1 | 00000000 | ******** | ******* |
| CB | SS1CR0 | Slave Select 1 Control Register 0 | 00000000 | $00^{* * * * * *}$ | 00****** |
| CF | SS1CR1 | Slave Select 1 Control Register 1 | 00000000 | ******** | ******* |
| D3 | RCR | Release Control Register | 00000000 | 00000000 | 00000000 |
| D7 | BTCR | Block Transfer Control Register | 00000000 | 00000000 | 00000000 |
| D8 | CTLR0 | Block Transfer Length Register 0 | 00000000 | 00000000 | 00000000 |
| DF | BTLR1 | Block Transfer Length Register 1 | 00000000 | 00000000 | 00000000 |
| E3 | SRR | Ssytem Reset Register | 11111111 | 11111111 | 11111111 |
| EB-FF |  | Reserved Locations | 11111111 | 11111111 | 11111111 |

## Theory of Operation

The VIC068A is an interface between a local CPU bus and the VMEbus. The local bus interface of the VIC068A emulates Motorola's family of 32-bit CISC processor interfaces. Other processors can easily be adapted to interface to the VIC068A using the appropriatelogic.

## Resetting the VIC068A

The VIC068A can be reset by any of three distinct reset conditions:
Internal Reset . This reset is the most common means of reseting the VIC068A. It resets select register values and all logicwithin the device.
System Reset. This reset provides a means of resetting the VIC068A through the VMEbus backplane. The VIC068A may also signal a SYSRESET by writing a configuration register.
Global Reset. This provides a complete reset of the VIC068A. This reset resets all of the VIC068A's configuration registers. This reset should be used with caution since SYSCLK is not driven while a global reset is in progress.
All three reset options are implemented in a different manner and have different effects on the VIC068A configuration registers.

## VIC068A VMEbus System Controller

The VIC068A is capable of operating as the VMEbus system controller. It provides VMEbus arbitration functions, including:

- Priority, round-robin, and single-level arbitrationschemes
- Driving $\overline{\text { IACK }}$ Daisy-Chain
- Driving BGiOUTDaisy-Chain (All four levels)
- Driving SYSCLK output
- VMEbusarbitration timeout timer

The System controller functions are enabled by the $\overline{\text { SCON }}$ pin of the VIC068A. When strapped LOW, the VIC068A functions as the VMEbus system controller.

## VIC068A VMEbus Master Cycles

The VIC068A is capable of becoming the VMEbus master in response to a request from local resources. In this situation, the local resource requests that a VMEbus transfer is desired. The VIC068A makes a request for the VMEbus. When the VMEbus is granted to the VIC068A, it then performs the transfer and acknowledges the local resource and the cycle is complete. The VIC068A is capable of all four VMEbus request levels. The following release modes are supported:

- Release on request (ROR)
- Release when done (RWD)
- Release on clear (ROC)
- Release under $\overline{\text { RMC }}$ control
- Bus capture and hold (BCAP)

The VIC068A supports A32, A24, and A16, aswell asuser-defined addressspaces.

## Master Write-Posting

The VIC068A is capable of performing master write-posting (bus decoupling). In this situation, the VIC068A acknowledges the local resource immediately after the request to the VIC068A is made, thus freeing the local bus. The VIC068A latches the local data to be written and performs the VMEbus transfer without the local resource having to wait for VMEbus arbitration.

## Indivisible Cycles

Read-modify-write cycles and indivisible multiple-address cycles (IMACs) are easily performed using the VIC068A. Significant control is allowed to:

- Requesting the VMEbus on the assertion of $\overline{\mathrm{RMC}}$ independent of MWB (this prevents any slave access from interrupting local indivisable cycles)
- Stretching the VMEbus $\overline{\mathrm{AS}}$
- Making the above behaviors dependent on the local SIZi signals


## Deadlock Condition

If a master operation is attempted when a slave operation to the same module is in progress, a deadlock condition has occurred. The VIC068A will signal a deadlock condition by asserting the DEDLK signal. This should be used by the local resource requesting the VMEbus to try the transfer after the slave access has completed.

## Self-Access Condition

If the VIC068A, while it is VMEbus master, has a slave select signaled, a self access is said to have occurred. The VIC068A will issue a $\overline{B E R R}$, which in turn will cause a $\overline{\mathrm{LBERR}}$ to be asserted.

## VIC068A VMEbus Slave Cycles

The VIC068A is capable of operating as a VMEbus slave controller. The VIC068A contains a highlyprogrammable environment to allow for a wide variety of slave configurations. The VIC068A allows for:

- D32 or D16 configuration
- A32, A24, A16, or user-defined address spaces
- Programmable block transfersupport including:
—DMA-type block transfer ( $\overline{\mathrm{PAS}}$ and $\overline{\text { DSACKi }}$ held asserted)
- non-DMA-type block transfer (toggle $\overline{\text { PAS }}$ and $\overline{\text { DSACKi) }}$
— No support for block transfer
- Programmable data acquisition delays
- Programmable $\overline{\text { PAS }}$ and $\overline{\mathrm{DS}}$ timing
- Restricted slave accesses (supervisory accesses only)

When a slave access is required, the VIC068A will request the local bus. Whenlocal bus mastership is obtained, the VIC068A will read or write the data to/from the local resource and assert the DTACK signal to complete the transfer.

## Slave Write-Posting

The VIC068A is capable of performing a slave write-post operation (bus decoupling). When enabled, the VIC068A latches the datatobe written and acknowledge the VMEbus (asserts $\overline{D T A C K}$ ) immediatelythereafter. This prevents the VMEbus from having to wait for local bus access.

## Address Modifier (AM) Codes

The VIC068A encodes and decodes the VMEbusaddress modifier codes. For VMEbus master accesses, the VIC068A encodes the appropriate AM codes through the VIC068A FCi and ASIZi signals, as well as the block transfer status. For slave accesses, the VIC068A decodes the AM codes and checks the slave select control registers to see if the slave request is to be supported with regard to address spaces, supervisory accesses, and block transfers. The VIC068A also supports user-defined AM codes; that is, the

VIC068A can be made to assert and respond to user-defined AM codes.

## VIC068A VMEbus Block Transfers

The VIC068A is capable of both master and slave block transfers. The master VIC068A performs a block transfer in one of two modes:

- MOVEM-type Block Transfer
- Master Block Transfer with Local DMA

In addition to these VMEbus block transfers, the VIC068A is also capable of performing block transfers from one local resource to another in a DMA-like fashion. This is referred to as a Modulebased DMA transfer.
The VMEbus specification restricts block transfers from crossing 256-byte boundaries without toggling the address strobe, in addition to restricting the maximum length of the transfer to 256 bytes. The VIC068A allows for easy implementation of block transfers that exceed the 256 -byte restriction by releasing the VMEbus at the appropriate time and rearbitrating for the bus at a programmed timelater(this in-between time is referred to as the interleave period), while at the same time holding both the local and VMEbus addresseswith internal latches. All of this is performed without processor/software intervention until the transfer is complete.
The VIC068A contains two seperate address counters for the VMEbus and the local address buses. In addition, a seperate address is counter-provided for slave block transfers. The VIC068A addresscounters are 8-bitup-counters that provide for transfersup to 256 bytes. For transfers that exceed the 256 -byte limit, the Cypress VAC068A or external counters and latches are required.
The VIC068A allows slave accesses to occur during the interleave period. Master accesses are also allowed during interleave with programming and external logic. This is referred to as the "dual path"option.
The VAC068A may be used in conjunction with the VIC068A to provide much of the external logic required for extended block transfer modes, such as the 256-byte boundary crossing and dual path. the VAC068A extends the 8-bit counters in the VIC068A to support full 32-bit incrementing addresses on both the local bus and VMEbus. The VAC068A also contains the latches requiredfor extendedaddress block transfers as well as those required for supporting the dual path feature. The VAC068A is not required to supportblock transfers, it simply enhances them.

## MOVEM Master Block Transfer

This mode of block transfer provides the simplest implementation of VMEbus block transfers. For this mode, the local resource simply configures the VIC068A for a MOVEMblock transfer and proceeds with the consecutive-address cycles (such as a 680X0 MOVEM instruction). The local resource continues as the local bus master in this mode.

## Master Block Transfers with Local DMA

Inthis mode, the VIC068A becomes the local bus master and reads or writes the local data in a DMA-like fashion. This provides a much faster interface than the MOVEM block transfer, but with less control and fault tolerence.

## VIC068A Slave Block Transfer

The process of receiving a block transfer is referred to as a slave block transfer. The VIC068A is capable of decoding the address modifier codes to determine that a slave block transfer is desired.

In this mode, the VIC068A captures the VMEbus address, and latches them into internal counters. For subsequent cycles, the VIC068Asimply increments this counter for each transfer. The local protocol for slave block transfers can be configured in a full handshake mode by toggling both PAS and $\overline{\mathrm{DS}}$ and expecting $\overline{\text { DSACKi }}$ to toggle, or in an accelerated mode in which only DS toggles and PAS is asserted throughout the cycle.

## Module-based DMA Transfers

The VIC068A is capable of acting as a DMA controller between two local resources. This mode is similar to that of master block transferswith local DMA, with the exception that the VMEbus is not the second source or destination.

## VIC068A Interrupt Generation and Handling Facilities

The VIC068A is capable of generating and handling a seven-level prioritizedinterrupt scheme similar to that used by the Motorola CISC processors. These interrupts include the seven VMEbus interrupts, seven local interrupts, five VIC068A error/status interrupts, and eight interprocessor communication interrupts.
The VIC068A can be configured to act as handler for any of the seven VMEbus interrupts. The VIC068A can generate the seven VMEbus interrupts as well as supplying a user-defined status/ID vector. The local priority level (IPL) for VMEbus interrupts is programmable. When configured as the system controller, the VIC068 will drive the IACK daisy-chain.
The local interrupts can be configured with the following:

- User-defined local interrupt priority level (IPL)
- Option for VIC068A to provide the status/ID vector
- Edge or level sensitivity
- Polarity (rising/falling edge, active HIGH/LOW)

The VIC068A is also capable of generating local interrupts on certain error or status conditions. These include:

- $\overline{\text { ACFAILLasserted }}$
- SYSFAIL $a s s e r t e d$
- Failed master write-post ( $\overline{\mathrm{BERR}}$ asserted)
- Local DMA completion for block transfers
- Arbitrationtimeout
- VMEbusinterrupterinterrupt

The VIC068A can also interrupt on the setting of a module or global switch in the interprocessor communication facilities.

## Interprocessor Communication Facilities

The VIC068A includes interprocessor registers and switches that can be written and read through VMEbus accesses. These are the only such registers that are directly accessible from the VMEbus. Includedin the interprocessor communication facilities are:

- Four general purpose 8-bit registers
- Four module switches
- Four global switches
- VIC068Aversion/revisionregister(read-only)
- VIC068A Reset/Halt condition(read-only)
- VIC068Ainterprocessorcommunicationregistersemaphores

When set through a VMEbus access, these switches can interrupt a local resource. The VIC068A includes module switches that are intended for a single module, and global switches which are intended to be used as a broadcast.

## Buffer Control Signal for Shared Memory Implementation ${ }^{[1]}$



Note:

1. This configuration can support Slave Block Transfers and Master and Slave Write-Post Operation. This buffer configuration cannot support block transfers with DMA.

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics (For guideline, not tested)

| Parameters | Description |  | Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | CLK 64M $=64 \mathrm{MHz}$ | $\begin{aligned} & \text { Commercial } \\ & \mathrm{T}_{\mathrm{A}}=-0^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V} \end{aligned}$ |  | 150 | mA |
|  |  |  | $\begin{aligned} & \text { Industrial } \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ |  | 150 |  |
|  |  |  | $\begin{aligned} & \text { Military } \\ & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ |  | 150 |  |

## For More Information

See the following documents:
VIC64 Datasheet
VAC068ADatasheet CY7C964 Datasheet
VIC068A User's Guide
VAC068A User's Guide

## Ordering Information

| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| VIC068A-BC | B144 |  |
| VIC068A-GC | G145 |  |
| VIC068A-NC | N160 |  |
| VIC068A-UC | U162 |  |
| VIC068A-GI | G145 |  |
| VIC068A-UI | U162 |  |
| VIC068A-GM | G145 | Military |
| VIC068A-UM | U162 |  |

Document \#: 38-00167-A

## Features

- Optional companion part to VIC068A
- Implements master/slave VMEbus interface in conjunction with the VIC068A
- Complete VMEbus and I/O DMA capability for a 32-bit CPU
- Complete local and VMEbus memory map decoding
-Separate segments on local side available for DRAM, VME subsystem bus (VSB), shared resources, VMEbus, local I/O, and EPROM
-Separate segments for the VMEbus address decode for slave select $\mathbf{0}$, slave select 1, and interprocessor communication facilities
-64-Kbyte resolution for both local and VMEbus memory maps
- Supports block transfers over 256 byte boundaries
-Address counters for both VMEbus $\mathrm{A}(31-8)$ and local LA(31-8)
- Supports dual-path mode
-Supports implementation of VSB interface with DMA capability
- Dual UART channels on board
-Double-buffered on transmit, quint-buffered on receive
-Baud rate programmable
- Miscellaneous features
- Pin grid array or quad flatpack package
-Supports unaligned transfers
- Programmable DSACKi for local I/O
- Programmable timer and interrupt controller
- Programmable I/O (PIO)


## Functional Description

The VMEbus address controller (VAC068A) is a programmable memory map address controller. In conjunction with the VIC068A (VMEbus interface controller), the VAC068A maximizes the VMEbus interface performance of a master/slave module.
The VAC068A contains programmable registers to allow the user to easily define memory maps for both the local and

VMEbus address regions. The VAC068A also contains the address counters and handshaking signals to allow easy implementation of block-level transfers over 256 -byte boundaries. Additional features include dual internal UART channels, redirection control on the local bus to VSB (VME subsystem bus) or shared resource area, data swapping for unaligned transfers, programmable DSACKi, programmable timer and interrupt controller.
The VAC068A connects directly to the local bus and the VIC068A. VMEbus address lines A8 through A31 are driven directly, and VMEbus data lines D8 through D15 are driven by an external buffer. The VAC068A output drivers feature patented high-drive outputs and TTL-compatible inputs. The VAC068A was designed using high-performance standard cells on an advanced CMOS process.
The VAC068A is available in pin grid array (with 122 active signals, 22 power and ground pins, and 1 locator pin) and quad flatpack.

## Sample Board Design



Block Diagram


Pin Configurations
Pin Grid Array (PGA)
Bottom View

| A | B | C | D | E | F | G | H | J | K | L | M | N | P | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {A23 }}$ | P1013/ IOSEL2 | DDIR | P1011 | LADI | BLT | REFGT* | ICFSET | SLSELT | 108 | 1 D 11 | 1013 | 1014 | Astzo | FC1 |
| A20 | A22 | SWDEEN | VAS | aben | P104/ | VSESEL | SLSELO | 1010 | 109 | 1 D12 | WORD | FCIACK | FC0 | PAS |
| A17 | A19 | A21 | LADO | LDMACK | vss | L® | vod | vss | vss | 1 D 15 | ASIZT | CPUCLK | LaEN | DSACKT |
| A16 | A18 | vod | $\left\lvert\, \begin{aligned} & \text { LOCATOR } \\ & \text { PIN } \end{aligned}\right.$ |  |  |  |  |  |  |  |  | FC2 | RN | LD19 |
| A14 | A15 | vss |  |  |  |  |  |  |  |  |  | vDD | DSACK0 | LD21 |
| A12 | A13 | vss |  |  |  |  |  |  |  |  |  | vss | LD16 | LD17 |
| A10 | A11 | VDD |  |  |  |  |  |  |  |  |  | LOz | LD18 | L020 |
| ${ }^{\text {a }}$ O | A09 | vss |  |  |  |  |  |  |  |  |  | LD24 | LD22 | LD25 |
| A25 | ${ }^{\text {A } 24}$ | vod |  |  |  |  |  |  |  |  |  | vss | LD27 | LD26 |
| A27 | A26 | vss |  |  |  |  |  |  |  |  |  | vod | LD29 | LD28 |
| A29 | A28 | $\begin{aligned} & \text { P1001 } \\ & \text { TXDAA } \end{aligned}$ |  |  |  |  |  |  |  |  |  | DRAMCS | LD31 | LD30 |
| ${ }^{\text {A31 }}$ | PIO1/ RXDA | Plo5/ |  |  |  |  |  |  |  |  |  | vss | EPROMCS | MWB |
| A30 | $\begin{aligned} & \mathrm{PIO3/} \\ & \mathrm{RXXDB} \end{aligned}$ | P107 | $\frac{\text { P108/ }}{\text { 10SEL4 }}$ | vss | LA29 | vss | vDD | vod | vss | LA13 | LA9 | LA11 | CACHINH | FPUCS |
| $\begin{aligned} & \text { P102/ } \\ & \text { TXDB } \end{aligned}$ | $\frac{\text { P1O6/ }}{\text { PSEL3 }}$ | P1010 | CS | LA31 | LA26 | La24 | LA22 | ПऽSELT | LA17 | LA15 | LA14 | LA12 | LAB | RESET |
| vDD | $\frac{\text { Plog }}{\text { PISEI }}$ | La30 | $\begin{aligned} & \text { PO121 } \\ & \text { STRCS } \end{aligned}$ | 1428 | LA27 | LA25 | LA23 | LA21 | LA19 | La20 | LA18 | LA16 | LA10 | రJSELO |

Pin Configurations (continued)
Quad Flat Pack (QFP) Top View


## VIC068A/VAC068A on 68030 Board



## Pin Descriptions

## VMEbus Signals

## A31-A8

The VMEbus address signals $\mathrm{A}[31: 08]$ are both inputs and threestate outputs.

## $\overline{\mathbf{A S}}$

This signal is the VMEbus address strobe and is an input. It responds to both VIC068A- and VMEbus-generated address strobes.

## ID15 - ID8

The isolated data bus signals $\operatorname{ID}[15: 08]$ are both inputs and three-state outputs. They are used to interface local data $[15: 8]$ to VMEbus $\mathrm{D}[15: 8]$ in conjunction with transparent latching bidirectional I/O buffers. They also are used to interface with local 8 -bit I/O peripherals via the Device Location and DSACKi Control registers.

## CPU/Local Interface Signals

LD31 - LD16
The local data bus signals $\operatorname{LD}$ [31:16] are both inputs and threestate outputs. They are used to write or read the local data bus and for writing and reading the on-chip control registers.
Note: The IDbus connects to LD[15:8] and VIC068A connects to LD[7:0].
LA31 - LA8
The local address bus signals LA[31:8] are both inputs and threestate outputs. They are used as inputs during a VMEbus master cycle and to access on-chip control registers. As outputs, they are used during local or slave accesses.

## $\overline{\text { PAS }}$

This signal serves as the local-processor address strobe and is an input. It indicates to VAC068A that a valid address is present on the address bus. This signal is typically driven by either VIC068A or the local processor.

## R/W

This input is the local read/write signal. When cleared, this signal indicates that the current cycle is a read. If it is asserted, the current cycle is a write. This signal is typically driven by either VIC068A or the local processor.

## RESET

This input is used to reset the VAC068A. It is used alone or along with WORD to reset VAC068A internal registers. There are two reset types that may be implemented. They are discussed in the reset section.

## $\overline{\text { WORD }}$

This signal is an input and three-state output. It is active under programmable control from the appropriate region attribute register and controls the length of the data field. When asserted, the data path is 16 bits. If cleared, a 32-bit data path is set. It is also used as an input in conjunction with RESET to set VAC068A registers. It is typically driven to VIC068A as an output.

## $\overline{\text { ASIZ1, }} \overline{\text { ASIZ0 }}$

The address size signals are three-state outputs. They are used to profile the address size of an access. They are active under programmable control from the appropriate region attribute register. These signals are typically driven to VIC068A along with WORD to determine address and data path size.

| $\overline{\text { ASIZO }}$ | $\overline{\text { ASIZ1 }}$ |  | Addressing Mode |
| :--- | :--- | :--- | :--- |
| 0 | 1 |  | 16-bit Addressing |
| 1 | 0 |  | 32-bit Addressing |
| 0 | 0 |  | 24-bit Addressing |

## DSACK1, DSACK0

The data sizing acknowledge signals are three-state outputs. They are generated for any of the VAC068A device select outputs except $\overline{C S}$ and $\overline{\text { VSBSEL accesses. } \overline{\text { DSACK }} 0 \text { or } \overline{\text { DSACK1 }} \text { can be se- }}$ lectively disabled or enabled in the Decode Control register. It is assumed that EPROM $\overline{\text { DSACKi }}$ is set up on power-up via the FORCE EPROM mode.

## FC2, FC1, FC0

The function code signals are inputs. They are used by VAC068A to determining the local access type and are typically driven by the local processor and VIC068A as shown in the following table: Processor:

| FC2 | FC1 | FC0 | Cycle |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | User Data Space |
| 0 | 1 | 0 | User Program Space |
| 1 | 0 | 1 | Supervisor Data Space |
| 1 | 1 | 0 | Supervisor Program Space |
| 1 | 1 | 1 | CPU Space |
| VIC068A: |  |  |  |
| FC2 | FC1 | Cycle |  |
| 0 | 0 | Slave Block Transfer |  |
| 0 | 1 | Local DMA |  |
| 1 | 0 | Slave Access |  |
| 1 | 1 | DRAM Refresh |  |

## $\overline{\text { MWB }}$

The module-wants-bus signal is an output. It is active under programmable control of the appropriate region attribute register and is used as an indication that a VMEbus access is occurring. This signal is typically driven to VIC068A.

## FCIACK

The local interrupt acknowledge signal is an output. It indicates that the current cycle is an interrupt acknowledge cycle. This signal is typically driven to VIC068A. It is active under local VAC068A interrupt cycles, or when HIACKEN is enabled in the PIO Direction register or IOSELS address space is accessed when programmed in the PIO Function register.

## DRAMCS

The DRAM chip select signal is an output and is active when the local address maps into region 0 as defined by the DRAM Upper

Limit Address register. It is also active when redirection is programmed in the VAC068A Decode Control register.

## EPROMCS

The EPROM chip select signal is an output. It is active under a global reset, local access, and under redirection on the local bus via the VAC068A Decode Control register. An access to the EPROM address space is indicative of EPROMCS being asserted.

## FPUCS

The floating-point-unit chip select signal is an output and is active when a floating-point coprocessor access is occurring. This activity is decoded via the processor function codes or under programmable control in the PIO Function register to be asserted in the $\overline{\text { IOSEL4 }}$ address range.

## VSBSEL

The VSB (VME Subsystem Bus) select signal is an output and is used to identify accesses to a daughter board or VSB. It is active under programmable control from the appropriate region attribute register.

## $\overline{\text { REFGT }}$

The refresh grant signal is an output and is active on a refresh cycle. This activity is typically decoded via the VIC068A function codes.

## $\overline{\text { LBR }}$

The VIC068A local bus request signal is an input and is used to signal the VAC068A when the VIC068A is acquiring the local bus. It is typically connected to the VIC068A LBR signal.

## $\overline{\text { CS }}$

The VIC068A select signal is an output and is active when the fixed address of the VIC068A (\$FFFC 0000 to \$FFFC FFFF) is presented on the local address bus. This signal is typically connected to the VIC068A chip select signal (CS).

## $\overline{\text { BLT }}$

The block transfer signal is an input and is used to determine when a block transfer is in progress. It is also used to increment local address counters internal to VAC068A. This signal is typically driven by VIC068A.

## CACHINH

The cache inhibit signal is an open collector output. It is active under programmable control of the appropriate region attribute register. It is also asserted when an access is made to the mailbox portion of DRAM by either redirection of local address to SLSELi or any access to the fixed local I/O address space. It may be connected to the CDIS signal on 680X0-type processors.

## LDMACK

The local DMA activity signal is an output only and is asserted when there is DMA activity mapped in to a particular region. It is typically decoded from the VIC068A function codes.

## CPUCLK

The CPU clock signal is an input and is typically driven from the system CPU clock. Maximum frequency is 50 MHz .

## SLSELO

The slave select 0 signal is an output. It is active under programmable control by a comparison of its base address register and the address on the VMEbus. It indicates to the VIC068A that a slave operation is pending.

## $\overline{\text { SLSEL1 }}$

The slave select 1 signal is an output. It is active under programmable control by a comparison of its base address register and the address on the VMEbus. It indicates to VIC068A that a slave operation is pending.

## ICFSEL

The interprocessor communications signal is an output and is active under programmable control of a comparison of its base address register and the address on the VMEbus. It is indicative of a VIC068A interprocessor communication access.

## $\overline{\text { IOSEL1, }} \overline{\text { IOSEL }}$

The I/O select signals are outputs only. They are active when the local bus address matches their fixed memory location. They are also used in conjunction with the IDBus when so programmed in the PIO Function register.

## Parallel I/O-Shared Function Signals

The function of these signals are programmed in the PIO Function register. When the corresponding bit is set in this register, the signal is the shared function. When the corresponding bit is cleared, the signals are in the general-purpose I/O mode.

## PIOO-TXDA

The PIOO-TXDA signal is an input or three-state output. This signal can be programmed to serve either as General-Purpose I/ O pin, bit 0 or as an output for the UART Channel-A Transmit signal.

## P101-RXDA

The PIO1-RXDA signal is an input or a three-state output. This signal can be programmed to serve as either General-Purpose I/ O pin, bit 1 or as an input for the UART Channel-A Receiver signal.

## PIO2-TXDB

The PIO2-TXDB signal is an input or three-state output. This signal can be programmed to serve as either General-Purpose I/ O pin, bit 2 or as an output for the UART Channel-B Transmit signal.

## PIO3-RXDB

The PIO3-RXDB signal is an input or a three-state output. This signal can be programmed to serve as either General-Purpose I/ Opin, bit 3 or as an input for the UART Channel-B Receiver signal.

## PIO4-IORD

The PIO4-IORD signal is an input or a three-state output. This signal can be programmed to serve as either General-Purpose I/ O pin, bit 4 or as an output for the read enable signal (local I/O accesses).

## PIO5- $\overline{\text { IOWR }}$

The PIO5- $\overline{I O W R}$ signal is an input or a three-state output. This signal can be programmed to serve as either General-Purpose I/ 0 pin, bit 5 or as an output for the write enable signal (local I/O accesses).

## PIO6-IOSEL3

The PIO6-IOSEL3 signal is an input or a three-state output. This signal can be programmed to serve as either General-Purpose I/O pin, bit 6 or as an output for the IOSEL3 enable signal (local fixed-map I/O select).

## PIO7

The PIO7 signal is an input or a three-state output. This signal used as either General-Purpose I/O pin, bit 7 or as an output for interrupt requests on one of PIO 7,10 or 11 (programmed in the Interrupt Control register).

## PIO8- $\overline{\text { IOSELA }}$

The PIO8- $\overline{\text { IOSEL } 4}$ signal is an input or a three-state output. This signal can be programmed to serve as either General-Purpose I/O pin, bit 8 or as an output for the IOSELA enable signal (local fixed-map I/O select). $\overline{\text { IOSELA }}$ accesses also assert $\overline{\text { FPUCS }}$ when so programmed in the PIO Function register.

## PIO9-IOSEL5

The PIO9-IOSEL5 signal is an input or a three-state output. This signal can be programmed to serve as either General-Purpose I/O pin, bit 9 or as an output for the IOSELS enable signal (local fixed-map I/O select). IOSEL5 accesses also assert FCIACK when so programmed in the PIO Function register.

## PIO10

The PIO10 signal is an input or a three-state output. This signal used as either General-Purpose I/O pin, bit 10 or as a programmed interrupt request on one of PIO 7,10, or 11 as programmed in the Interrupt Control register.

## PIO11

The PIO11 signal is an input or a three-state output. This signal is used as either General-Purpose I/O pin, bit 11 or as an output for interrupt requests on one of PIO 7, 10, or 11 (programmed in the Interrupt Control register).

## PIO12-SHRCS

The PIO12-SHRCS signal is an input or a three-state output. This signal can be programmed to serve as either General-Pur-
pose I/O pin, bit 12 or as an output for shared resource chip select.
PIO13- $\overline{\text { OSEL2 }}$
The PIO13-IOSEL2 signal is an input or a three-state output. This signal can be programmed to serve as either General-Purpose I/O pin, bit 13 or as an output for the IOSEL2 enable signal (local fixed-map I/O select).

## Data Flow Control Signals

These signals are outputs from VIC068A and serve as inputs to VAC068A.

## SWDEN

The swap data enable signal is an input used in conjunction DDIR to swap data to or from the Isolated Data bus signals $\operatorname{ID}[15: 8]$ to the Local Data LD[15:8] bus. This signal is typically generated by VIC068A.

## DDIR

The data direction signal is an input and is typically generated by VIC068A.

## LADO

The latch address out signal is an input. It is used to latch the local address out to the VMEbus. It is typically generated by VIC068A. LADO is used to increment internal address counters during a block transfer operation.

## LADI

The latch address in signal is an input. It is used to latch the local address in from the VMEbus.

## LAEN

The local address bus enable signal is an input. It is used to indicate that VIC068A is driving the local address bus. It is typically connected to the OEBA signal of a $74 \times 543$ when VAC068A is not used.

## ABEN

The VMEbus address enable signal is an input. It is used to indicate that the VIC068A is driving the VMEbus address bus. It is typically connected to the $\overline{O E A B}$ signal of a $74 \times 543$ when VAC068A is not used.

| VAC068 Address Map | A 24 Address Overlay ［32 Mb VMEbus A24］ |
| :---: | :---: |
| Address 0000 0000－ | In any 1 of the 3 programmable regions |
| Region 0 <br> Local DRAM |  |
| －ーーー Programmable Boundary 1 |  |
| Region 1 <br> Map to： <br> VMEbus <br> VSBbus <br> Shared Resouroe |  |
| －－Programmable Boundary 2 | ote：A24 Overlay mus |
| Region 2 |  |

Region VMEbus VSBbus Shared Resource
 programmable boundaries

SEMICONDUCTOR

## VAC068 Register Map

| FFFD 00XX | SLSELI Address Mask Register |
| :--- | :--- |
| FFFD 01XX | SLSELI Base Address Register |
| FFFD 02XX | SLSEL0 Address Mask Register |
| FFFD 03XX | SLSEL0 Base Address Register |
| FFFD 04XX | ICFSEL Address Register |
| FFFD 05XX | DRAM Upper Limit Register |
| FFFD 06XX | Boundary 2 Address Register |
| FFFD 07XX | Boundary 3 Address Register |
| FFFD 08XX | A24ADDSpace BaseAddressRegister |
| 0008XX |  |
| FFFD 09XX | Region 1 Attribute Register |
| FFFD 0AXX | Region 2 Attribute Register |
| FFFD 0BXX | Region 3 Attribute Register |
| FFFD 0CXX | IOSELA DSACK Control Register |
| FFFD 0DXX | IOSEL5 DSACK Control Register |
| FFFD 0EXX | SHRCS DSACK Control Register |
| FFFD 0FXX | EPROM DSACK Control Register |
| FFFD 10XX | IOSEL0 DSACK Control Register |
| FFFD 11XX | IOSEL1 DSACK Control Register |
| FFFD 12XX | IOSEL2 DSACK Control Register |
| FFFD 13XX | IOSEL3 DSACK Control Register |
| FFFD 14XX | Decode Control Register |
| FFFD 15XX | Interrupt Status Register |
| FFFD 16XX | Interrupt Control Register |
| FFFD 17XX | Device Location Register |
| FFFD 18XX | PIO Data Out Register |
| FFFD 19XX | PIO Pin Register |
| FFFD 1AXX | PIO Direction Register |
| FFFD 1BXX | PIO Function Register |
| FFFD 1CXX | Baud Rate Divisor Register |
| FFFD 1DXX | Channel A Mode Register |
| FFFD 1EXX | Channel A Transmit Data Register |
| FFFD 1FXX | Channel B Mode Register |
| FFFD 20XX | Channel A Receiver FIFO |
| FFFD 21XX | Channel B Receiver FIFO |
| FFFD 22XX | Channel B Transmit Data Register |
| FFFD 23XX | Channel A Interrupt Mask Register |
| FFFD 24XX | Channel B Interrupt Mask Register |
| FFFD 25XX | Channel A Interrupt Status Register |
| FFFD 26XX | Channel B Interrupt Status Register |
| FFFD 27XX | Timer Data Register |
| FFFD 28XX | Timer Control Register |
|  | VAC068 ID Register |

## ,

Power Supply Current

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | VDD $_{\text {DD }}$ Operating Supply Current | CPUCLK $=50 \mathrm{MHz}$ | Commercial $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DD}}=5.25 \mathrm{~V}$ |  | 150 | mA |
|  |  |  | Industrial $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  | 150 |  |
|  |  |  | $\begin{aligned} & \text { Military } \\ & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \end{aligned}$ |  | 150 |  |

Operating Range

| Range | Ambient <br> Temperature | VDD |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## For More Information

See the following documents:
VIC068A Datasheet
VIC64 Datasheet
CY7C964 Datasheet
VIC068A User's Guide
VAC068A User's Guide
Ordering Information

| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| VAC068A-BC | B144 | Commercial |
| VAC068A-GC | G145 |  |
| VAC068A-NC | N160 |  |
| VAC068A-UC | U162 |  |
| VAC068A-GI | G145 | Industrial |
| VAC068A-UI | U162 |  |
| VAC068A-GM | G145 | Military |
| VAC068A-UM | U162 |  |

Document \#: 38-00169-A

# VMEbus Interface Controller with D64 Functionality 

## Features

- An enhanced VIC068A
- 64-bit MBLT operation
- Higher transfer rate
- Complete VMEbus interface controller and arbiter
- 58 internal registers for configuration control and VMEbus and local operations status
- Drives arbitration, interrupt, address modifier, utility, strobe, address line $A[7: 1]$, and data line $D[7: 0]$ directly. and provides control signals to drive remaining address and data lines
-Direct connection to 68 K family and mappable to non-68K processors
- Complete master/slave capability
-Supports read, write, write posting, and block transfers
- Accommodates VMEbus timing requirements with internal digital delay line with half-clock granularity
- Programmable metastability delay
- Programmable data acquisition delays
- Provides programmable timeout timers for local bus and VMEbus transactions
- Interleaved block transfers
- D64 block transfer capability in conformance with IEEE 1014, Rev. D
- Can act as DMA master on local bus
- Programmable burst counter, transfer length, and interleave period
-Allows master and slave transfer to occur during interleave period
- Also supports local module-based DMA
- Arbitration support
-Supports single-level, priority, and round-robin arbitration
-Support fair request option as requester
- Interrupt support
-Complete support for the VMEbus interrupts; interrupters and interrupt handler
-Seven local interrupt lines
-8-level interrupt priority encoded
-Total of 29 interrupts mapped through the VIC64
- Miscellaneous features
- Refresh option for local DRAM
- Four broadcast location monitors
- Four module-specific location monitors
- Eight interprocessor communication registers


## Functional Description

Cypress'sVIC64VMEbusInterface ControllerwithD64 functionality is a single chip designed to minimize the cost and board area requirementsand to maximize the performance of a VMEbus master/slave module. Data transfers of $70 \mathrm{Mbyte} / \mathrm{sec}$ are possible between boards using VIC64.

In addition to D16 and D32 operations, the VIC64 performs D64 datatransfer. The VIC64 is designed with an advanced CMOS pro-cessusinghigh-performancestandardcells.On-chipoutputbuffers are used to provide direct connection to address and data lines.
The VIC64 is based on the industry-standard VIC068A. For most applications, the VIC64 is fully software and plug compatible with the VIC068A. (As VIC64 uses register bits that are unassigned in VIC068A, user code may require simple rework to insure compatibility.)
The local bus interface of the VIC64 emulates Motorola's family of 32-bit 68 K processor interfaces. Other processors can easily be adapted to interface to the VIC64 using appropriate logic.

## Resetting the VIC64

The VIC64 can be reset by any of three distinct reset conditions:

- Internal Reset. This reset is the most common means of resetting the VIC64. It resets selected register values and logic within the device.
- System Reset. This reset provides a means of resetting the VIC64 through the VMEbus backplane. The VIC64 may also initiate a system reset by writing a configuration register.
- Global Reset. This provides the most complete reset of the VIC64. It resets all of the VIC64's configuration registers.
All three reset options are implemented in a different manner and have different effect on the VIC64 configuration registers.


## VIC64 VMEbus System Controller

The VIC64 is capable of operating as the VMEbus system controller. It provides VMEbus arbitration functions, including:

- Priority, round-robin, and single-level arbitration schemes
- Driving IACKdaisy-chain
- Driving BGiOUT daisy-chain (all four levels)
- Driving SYSCLK output
- VMEbus arbitration timeout timer

The system controller functions are enabled by the SCON pin of the VIC64. This pin is sampled during Reset and if LOW, VIC64 performsas system controller. After Reset the pin becomes an output signifying a D64 transfer.

## VIC64 VMEbus Master Cycles

The VIC64 is capable of becoming the VMEbus master in response to a request from local resources. In this situation, the local resource requests a VMEbus transfer. The VIC64 makes a request for the VMEbus. When the VMEbus is granted to the VIC64, it then performs the transfer and acknowledges the local resource and the cycle is complete. The VIC64 is capable of all four VMEbus request levels. In addition, the following release modes are supported:

- Release On Request(ROR)
- Release When Done (RWD)
- Release On Clear (ROC)
- Release Under RMC Control
- Bus Capture And Hold (BCAP)


## Pin Configurations

## Pin Grid Array (PGA)

## Bottom View

| A | B | C | D | $E$ | $F$ | G | H | $J$ | K | L | M | N | P | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| vss | 1PL2 | LIACKO | LIRC2 | पRQ5 | ASIZ1 | ASIZO | SLSEL1 | WORD | FCIACK | A02 | A04 | VDD | vss | 1RQ4 |
| LD6 | BLT | IPL1 | VDD | LRQ1 | पRC4 | प18C6 | TCFSEL | MWE | A01 | A03 | A05 | A07 | IRQ3 | IRQ7 |
| LD2 | LD5 | DEDLR | IPLO | LaEN | प1RC3 | प[RQ7 | vss | SLSELO | vSS | A06 | IRQ1 | IRQ2 | HRC6 | ACFAIL |
| LD1 | LD3 | LD7 | $\left\lvert\, \begin{aligned} & \text { LOCATOR } \\ & \text { PIN } \end{aligned}\right.$ |  |  |  |  |  |  |  |  | IRO5 | VDD | IACKOUT |
| LA7 | LDO | LD4 |  |  |  |  |  |  |  |  |  | SYSFAIL | SYSRESE | DTACK |
| LA3 | LA5 | LA6 |  |  |  |  |  |  |  |  |  | LACKIN | IACK | AMO |
| LA2 | LA4 | vss |  |  |  |  |  |  |  |  |  | vss | AS | AM1 |
| LA1 | LAO | vcc7 |  |  |  |  |  |  |  |  |  | vss | AM2 | AM3 |
| CS | DSACR1 | DS |  |  |  |  |  |  |  |  |  | VDD | LWORD | AM4 |
| PAS | LEERR | RESET |  |  |  |  |  |  |  |  |  | BERR | WRITE | AM5 |
| DSACK0 | R/W | FC1 | - |  |  |  |  |  |  |  |  | B ${ }^{2}$ | DS1 | DSO |
| HALT | RMC | LBR |  |  |  |  |  |  |  |  |  | BESY | BF1 | BRO |
| FC2 | sizo | SCON/D64 | CLK64M | LADI | vsss | VDD | vss8 | vccs | D00 | BGIOUT | BGEाN | BGOIN | $\mathrm{BH}_{3}$ | vSS |
| SIZ1 | IRESET | LADO | LEDI | DDIT | LWDENIN | dend | 006 | D03 | D01 | VSS7 | BGOOUT | BG3IN | BGTIN | BCLF |
| LBG | Aben | VDD | Ledo | UWDENIN | SWDEN | ISOBE | D07 | D05 | D04 | D02 | BGड0UT | BG20UT | SYSCLK | VSS |

Pin Configurations (continued)

## Quad Flat Pack (QFP)

Top View

propriate AM codes through the VIC 64 FCi and ASIZi signals, as well as the block transfer status. For slave accesses, the VIC64 decodes the AM codes and checks the slave select control registers to see if the slave request is to be supported with regard to address spaces, supervisory accesses, and block transfers. The VIC64 also supportsuser-definedAMcodes; that is, the VIC64 can be made to assert and respond to user-defined AM codes.

## VIC64 VMEbus Block Transfers

The VIC64 is capable of both master and slave block transfers. The master VIC64 performs a block transfer in one of two modes:

- The Master Block Transfer with Local DMA (D16, D32, and D64)
- The MOVEM-type Block Transfer (D16 and D32)

In addition to these VMEbus block transfers, the VIC64 is also capable of performing block transfers from one local resource to another in a DMA-like fashion. This is referred to as a mod-ule-basedDMA transfer.
For D32 block transfers, the VMEbus specification restricts block transfers from crossing 256-byte boundaries without toggling the addressstrobe, in addition to restricting the maximumlength of the transfer to 256 bytes. The VIC64 allows for easy implementation of block transfers that exceed the 256-byte restriction by releasing the VMEbus at the appropriate time and re-arbitrating for the bus at a programmed time later (this in-between time is referred to as the interleave period), while at the same time holding both the local and VMEbus addresses with internal latches. All of this is performedwithout processor/software intervention until the transfer iscomplete. ForD64 block transfers, the VMEbus specification allows for bursts of up to 2048 bytes.
The VIC64 contains two separate address counters for the VMEbusandlocal addressbuses. In addition, a separate address counter is provided for slave block transfers. The VIC64 address counters are 8-bit up-counters that provide for transfers up to 256 bytes. For transfers that exceed the 256 byte limit, the external counters and latches are required.
The VIC64 is capable of performing A32/D64 or A24/D64 master block transfers. For D64 transfers, external logic is required for the multiplexing of the data and address signals for the upper 24 address/datalines. Multiplexing for the lower 8 bits is done within the VIC64.
The VIC64 allows slave accesses to occur during the interleave period. Master accesses are also allowed during interleave with programming and external logic. This is referred to as the dual-path option.

## MOVEM Master Block Transfer

This mode of block transfer provides the simplest implementation of VMEbus block transfers. For this mode, the local resource simply configures the VIC64 for a MOVEM block transfer and proceedswith the consecutive-address cycles (such as a 68K MOVEM instruction).Thelocal resource continues as the local bus master in this mode.

## Master Block Transfers with Local DMA

In this mode, the VIC64 becomes the local bus master and reads or writes the local data in a DMA-like fashion. This provides a much fasterinterface than the MOVEMblock transfer, but with less control and fault tolerance.
D64 block transfers are not supported by MOVEM protocol.

## Address Modifier (AM) Codes

The VIC64 encodes and decodes the VMEbus address modifier codes. For VMEbus master accesses, the VIC64 encodes the ap-

## VIC64 Slave Block Transfer

The process of receiving a block transfer is referred to as a A24/D64or A32/D64 slave block transfer. The VIC64 is capable of decoding the address modifier codes to determine that a slave block transfer is desired. In this mode, the VIC64 captures the VMEbus address, and latches it into internal counters. For subsequent cycles, the VIC64 simply increments this counter for each transfer. The local protocol for slave block transfers can be configured in a full handshake mode by toggling both $\overline{\text { PAS }}$ and $\overline{\mathrm{DS}}$ and expecting DSACKi to toggle, or in an accelerated mode in which only $\overline{\mathrm{DS}}$ toggles and $\overline{\text { PAS }}$ is asserted throughout the cycle.
For D64 slave block transfers, the $\overline{\mathrm{SCON}} / \overline{\mathrm{D}} 64$ signal is asserted to indicate a D64 transfer is in progress. External logic is required to de-multiplex the data from the VMEbus address bus for the upper 24 address/data lines. The lower 8 bits are done within the VIC64.

## Module-Based DMA Transfers

The VIC64 can act as a DMA controller between two local resources. This mode is similar to that of master block transfers with local DMA, with the exception that the VMEbus is not the source ordestination.

## VIC64 Interrupt Generation and Handling Facilities

The VIC64 can generate and handle aseven-levelprioritizedinterrupt scheme similar to that used by the Motorola 68 K processors. These interruptsinclude:

- 7 VMEbus interrupts
- 7 local interrupts
- 5 VIC64 error/status interrupts
- 8interprocessor communicationinterrupts.

The VIC64 can be configured to act as handler for any of the seven VMEbus interrupts. The VIC64 can generate the seven VMEbus interruptsas well as supplying a user-defined status/ID vector. The local priority level (IPL) for VMEbus interrupts isprogrammable. When configured as the system controller, the VIC64 drives the $\overline{\text { IACK }}$ daisy chain.
The local interrupts can be configured with the following:

- User-defined local interrupt priority level (IPL)
- Option for VIC64 to provide the status/ID vector
- Edge or level sensitivity
- Polarity (rising/falling edge, active HIGH/LOW)

The VIC64 is also capable of generating local interrupts on certain erroror status conditions. These include:

- $\overline{\text { ACFAILasserted }}$
- SYSFAILasserted
- Failed master write-post ( $\overline{\mathrm{BERR}}$ asserted)
- Local DMA completion for block transfers
- Arbitrationtimeout
- VMEbus interrupter interrupt

The VIC64 can also interrupt on the setting of a module or global switch in the interprocessor communication facilities.

## Interprocessor Communication Facilities

The VIC64 includes interprocessor registers and switches that can be written and read through VMEbus accesses. These are the only such registers that are directly accessible from the VMEbus. Includedin the interprocessor communication facilities are:

- Fourgeneral-purpose 8-bit registers
- Four module switches
- Four global switches
- VIC64version/revision register(read-only)
- VIC64 reset/halt condition(read-only)
- VIC64interprocessor communicationregistersemaphores

Whenset through a VMEbus access, these switches can interrupt a local resource. The VIC64 includes module switches that are intendedfor a single module, and global switches which are intended to be used as a broadcast.

## Signal Descriptions

## VMEbus Signals

The following signals are VMEbus specified signals that are driven and received directly by the VIC64. For complete definitions and description of these signals refer to the VMEbus specification (IEEE 1014).

## SYSRESET

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, open collector |
| Drive: | 64 mA |

The VMEbus system resetsignal.ALOW level on this signal resets the internal logic of the VIC64 and asserts the signals HALT and RESET. These signals remain asserted for a minimum of 200 ms . If the VIC64 is configured as VMEbus system controller, a LOWlevel on IRESET asserts SYSRESET for a minimum of 200 ms .
$\overline{\text { ACFAIL }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VMEbus AC fail signal. This signal should be driven by the VMEbus power monitor (if installed). The VIC64 can be enabled to provide a local interrupt on the assertion of this signal.

SYSFAIL

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, open collector |
| Drive: | 64 mA |

As an output the $\overline{\text { SYSFAIL }}$ signal is asserted when $\overline{\text { HALT }}$ has been detected asserted for more than $4, \mathrm{~ms}$ (by a source other then the VIC64).
This signal is asserted by the VIC64 after a global reset. It may be maskedby clearing ICR6[6] or by setting ICR7[7]. The VIC64 can also be enabled to provide a local interrupt on the assertion of this signal.

## SYSCLK

| Input: | No |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus system clock signal. This signal is driven by the VIC64 when configured as system controller ( $\overline{\mathrm{SCON}}$ asserted). Thefrequency driven is $1 / 4$ th the frequency delivered to the VIC64 CLK64Msignal. Todeliver the required 16 MHz on this signal, the VIC64 must run at 64 MHz . The VIC64 does not use this signal internally for any purpose.
$\overline{\mathbf{B R 3}}-\overline{\mathbf{B R 0}}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, open collector |
| Drive: | 64 mA |

The VMEbus Bus Requestsignals.

| $\overline{\text { BG3IN }}-\overline{\text { BG0IN }}$ |  |
| :--- | :--- |
| Input: | Yes |
| Output: | No |
| Drive: | None |

The VMEbus daisy-chained Bus-Grant-In signals.
$\overline{\text { BG3OUT }}-\overline{\text { BG00UT }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The VMEbus daisy-chained Bus-Grant-Out signals.
$\overline{\text { BBSY }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Bus-Busy signal.

## $\overline{\text { BCLR }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus Bus-Clear signal.
D7-D0

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus low-order data lines.

| A7-A1 |  |
| :--- | :--- |
| Input: | Yes |
| Output: | Yes, 3-state |
| Drive | 64 mA |

The VMEbus low-order address lines.

## $\overline{\mathbf{A S}}$

| Input: | Yes |
| :--- | :--- |
| Output | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Address Strobe signal.

| $\overline{\text { DS1 }}-\overline{\mathbf{D S O}}$ |  |
| :--- | :--- |
| Input: | Yes |
| Output: | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Data Strobe signals.

DTACK

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Data-Transfer-Acknowledgesignal.
$\overline{\text { BERR }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 64 mA |

The VMEbus Bus-Error signal.
$\overline{\text { WRITE }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus Data-Direction signal.
LWORD

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

This VMEbus Long-Word signal.
AM5 - AM0

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

These VMEbus Address-Modifiersignals.
$\overline{\text { IACK }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 64 mA |

The VMEbus Interrupt-Acknowledgesignal.

## $\overline{\text { IACKIN }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VMEbus daisy-chained Interrupt-Acknowledge-Insignal.

## $\overline{\text { IACKOUT }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The VMEbus daisy-chained Interrupt-Acknowledge-Outsignal.
$\overline{\text { IRQ7 }}-\overline{\text { IRQ0 }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, open collector |
| Drive: | 64 mA |
| The VMEbus Interrupt Requestsignals. |  |

## Local Signals

Thesesignals define the local bus structure of the VIC64. They are modeledafter Motorola 68 K signals.

LD7 - LD0

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, 3-state |
| Drive: | 8 mA |

The Local Data 7-0 signals. These signals are typically connected to the local processor data lines $\mathrm{D}(7: 0)$ through an isolation buffer. VIC64 register accesses are also made through these data signals.

## LA7 - LA0

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,3-state |
| Drive: | 8 mA |

The Local Address 7-0 signals. These signals are typically connectedto the local processor addresslines. VIC64 registers are also addressedthrough these signals. When acting as the local bus master, the VIC64 drives these lines with the LAEN signal to supply the local address.

## CS

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VIC64 chip select signal. This signal should be asserted whenever access to the VIC64 internal registers is required.

## $\overline{\text { PAS }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

Thephysical/processoraddressstrobe.Thissignalisused toqualify anincomingaddresswhenperforming VMEbusmasteroperations or register operations. This signal is driven when becoming the local bus master and performing slave transfers, DRAM refresh, slave block transfers and block transfers with local DMA. When acting as an output, the minimumassertionand negationtiming for this signal is configured by the Local Bus Timing Register.

## $\overline{\mathbf{D S}}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

The local data strobe. This signal is used to qualify incoming data when performing VMEbus master operations or register operations. This signal is driven when becoming the local bus master and performingslave transfers, DRAM refresh, slave block transfers, and block transfers with local DMA. When acting as an output, the minimumassertion and negation timing for this signal is directed by the Local Bus Timing Register.

## $\overline{\text { DSACK1 }}, \overline{\text { DSACK }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

The local data-size-acknowledge signals. One or both of these signals should be asserted to the VIC64 whenever the VIC64 is local
bus master to acknowledge the successful completion of each cycle of a slave transfer, slave block transfer, or block transfers with local DMA. The VIC64 asserts one or both of these signals to acknowledge the successful completion of a VMEbus master operation (after receiving the VMEbus DTACK signal). The following should be noted about the DSACK1/0signals:

- The VIC64 only asserts a 16 bit DSACKi code when the WORD signal is asserted indicating access to a D16 VMEbus resource is complete.
- The VIC64 treats the assertion of any DSACK1/0 signal as a 32-bit acknowledge for slave accesses.
- The VIC64 does not directly support 16 or 8 -bit local port sizes.
- The VIC64 always asserts both DSACKs for register accesses. as well as for interrupt acknowledge cycles.


## LBERR

Input: Yes
Output: Yes, rescinding
Drive: 8 mA
The local bus-error signal. This signal should be asserted to the VIC64 whenever the VIC64 is local bus master to acknowledge the unsuccessfulcompletion of a cycle of a slave transfer, slave block transfer, and block transfers with local DMA in which case the VIC64 asserts the VMEbus $\overline{\text { BERR }}$ signal. The VIC64 asserts this signal to acknowledge the unsuccessful completion of a VMEbus master operation (after receiving the VMEbus $\overline{\mathrm{BERR}}$ signal).

## RESET

Input: No
Output: Yes,Open-collector
Drive: 8 mA
The local reset indication signal. This signal is asserted whenever the VIC64 is in a reset condition. an internal, global, or system reset causes the VIC64 to assert RESET for a minimum of 200 ms . If the reset condition continues for longer then 200 ms , $\overline{\text { RESET }}$ begins additional 200 ms timeouts until all reset conditions are cleared.
$\overline{\text { HALT }}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes, Open collector |
| Drive: | 8 mA |

The "halted" condition indication signal. This signal, along with $\overline{\mathrm{RESET}}$, is asserted during reset conditions. An internal, global, and system reset causes the VIC64 to assert HALT for a minimum of 200 ms . If the reset condition continues for longer then 200 ms , HALT begins an additional 200 ms timeouts until all reset conditions are cleared. Assertion of $\overline{\mathrm{HALT}}$ for greater than 4 ms by anything other then the VIC64 causes the VIC64 to assert SYSFAIL.
$\overline{\text { HALT }}$ may be configured to assert during dead-lock conditions along with LBERR to initiate a retry sequence for Motorola 68 K processors.

## $\mathbf{R} / \overline{\mathbf{W}}$

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

The local data direction signal. This signal is driven while VIC64 is a local bus master to indicate local data direction. As an input, $\mathrm{R} / \overline{\mathbf{W}}$
indicates data direction for VMEbus master cycles. In this case, $\overline{\text { WRITE }}$ reflects the value of $\mathrm{R} / \overline{\mathrm{W}}$. An asserted condition indicates a write operation.

## FC2, FC1

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

The local function code signals. These signals identify the type of localcycle in progress. As inputs, they should reflect the type of operations in terms of User/Supervisory Code/Data. They may be connected directly to the Motorola FC2/1 outputs for 68000-30 processors. For the 68040, the FC2/1 inputs may be connected to the TM2/1 outputs respectively. Additional qualification may be requiredfor 68040 applications since the 68040 uses previously reserved/unusedfunction codes.

| FC2 | FC1 |  | Description |
| :--- | :--- | :--- | :--- |
| 0 | 0 |  | UserData |
| 0 | 1 | User Program |  |
| 1 | 0 | SupervisoryData |  |
| 1 | 1 | Supervisory Program |  |

As outputs, the VIC64 drives these signalswhenever localbusmaster to indicate the type of local cycle the VIC64 is performing.

| FC2 |  | FC1 |  |
| :--- | :--- | :--- | :--- |
|  |  |  | Description |
| 0 | 0 |  | Slave Block Transfer |
| 0 | 1 |  | Local DMA |
| 1 | 0 |  | Slave Access |
| 1 | 1 |  | DRAM Refresh |

## SIZ1, SIZ0

| Input: | Yes |
| :--- | :--- |
| Output: | Yes,rescinding |
| Drive: | 8 mA |

The local data size signals. As inputs, these signals should identify the width of the VMEbus data to be transferred. The SIZi signals should not be used to indicate the physical port size of the slave device (D16, or D32). This is done with the WORD signal. As outputs, they are driven by the VIC64 as local bus master to identify the width of the incoming data.

| SIZ1 |  | SIZ0 |  |
| :--- | :--- | :--- | :--- |
|  |  |  | Data Width |
| 0 | 0 |  | Long Word |
| 0 | 1 |  | Byte |
| 1 | 0 |  | Word |
| 1 | 1 |  | 3-Byte |

## $\overline{\text { LBR }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The local bus request signal. This signal is asserted whenever the VIC64 desires mastership of the local bus. This signal remains asserted for the entire bus tenure.
Localbus mastership is requestedwhen each of the following operations is desired:

- Standardslave accesses
- Slave block transactions
- Block transfers with local DMA
- DRAMrefresh


## $\overline{\text { LBG }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The local bus grant signal. The signal should be asserted in response the assertion of the $\overline{\mathrm{LBR}}$ signal. The VIC64 does not incorporate a local bus grant acknowledge protocol so, the $\overline{\mathrm{LBG}}$ signal should remain asserted for the duration of $\overline{\mathrm{LBR}}$.
$\overline{\text { MWB }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The "Module-Wants-Bus" signal. This signal should be asserted by local resources to begin a VMEbus transaction. When qualified by the PAS signal, the VIC64 asserts the VMEbus $\overline{\text { BRisignal. Thissig- }}$ nal is usually asserted by local-to-VMEbus address decoders.

## $\overline{\text { FCIACK }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The local interrupt acknowledge signal. This signal should be asserted (qualified by $\overline{\text { PAS }}$ ) to acknowledge all VIC64-generated localinterrupts.

## $\overline{\text { SLSEL1 }}, \overline{\text { SLSEL0 }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The slave select signals. These signals indicate the VIC64 has been selected to perform a VMEbus slave operation. When qualified by $\overline{\mathrm{AS}}$ and valid AM codes, the VIC64 requests the local bus to perform the slave cycle. These signals are usually asserted by VME-bus-to-localaddress decoders.
The SLSEL1/0 signals may be used independently of each other to provide unique slave characteristics as defined by the Slave Select Controlregisters.

## $\overline{\text { ICFSEL }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The Interprocessor Communication Facility (ICF) Select signal. This signal is used to indicate that the ICF functions of the VIC64 have been selected. These include the ICF registers and the ICF switch interrupts. This signal is qualified with $\overline{\text { AS }}$ and A16 AM codes(A16/Supervisory for global switches).
$\overline{\text { ASIZ1, }}, \overline{\text { ASIZ0 }}$

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The VMEbus address size signals. These signals should be driven to indicate the VMEbus address size of master VMEbus transfers. The address size information is issued on the VMEbus AM codes.
cal logic to remove its request for the VMEbus. $\overline{\text { DEDLK }}$ remains asserted until the slave transaction is complete.
$\overline{\text { DEDLK }}$ is also asserted to indicate that a VMEbus master cycle is being attempted during the interleave period of a block transfer with local DMA, without the dual path feature enabled. In this case, $\overline{\mathrm{DEDLK}}$ is asserted while $\overline{\mathrm{MWB}}$ is asserted. If, during the interleave period, the MWB signal is asserted after the VMEbus has been re-obtained, the VIC64 will assert $\overline{\text { DEDLK }}$ for the duration of the burst.

## $\overline{\text { IPL2 }}, \overline{\text { IPL1 }}, \overline{\text { IPL0 }}$

| Inputs: | $\overline{\text { IPL } 0}$ only |
| :--- | :--- |
| Output: | Yes,open-collector |
| Drive: | 8 mA |

The local priority encoded interrupt request signals. These signals are asserted to interrupt the local processor. All local VIC64 interrupts are issued with these signals. These signals are meant to emulate the Motorola 68 K interrupt algorithms. The assertion of one or more of these signals indicate a single interrupt with a priority given by the negative-logic value of the IPLi signals. Level 7 is the highest priority. These signals are open-collector to allow the wire-ORingof multiple interrupt sources.
During the assertion of $\overline{\text { IRESET, }} \overline{\text { IPL0 }}$ becomes an input. If $\overline{\overline{I P L} 0}$ is asserted at this time, a global reset is performed.

## $\overline{\text { LIRQ7 }}$ - $\overline{\text { LIRQ1 }}$

| Input: | Yes |
| :--- | :--- |
| Output: | LIRQ2 only |
| Drive: | $8 \mathrm{~mA}(\overline{\text { LIRQ2 }}$ only $)$ |

The local interrupt request signals. These signals serve as local interruptrequest signals for the VIC64. If enabled to handle the particular local interrupt, the VIC64 in turn issues a processor interrupt with the IPLi signals at the assertion of a LIRQi. Extensive configuration of local interrupts is allowed through the Local Interrupt Configuration Registers.
$\overline{\text { LIRQ2 }}$ may also be configured to issue periodic "heartbeat" interrupts at user defined intervals.

| LIACKO |  |
| :--- | :--- |
| Input: | No |
| Output: | Yes |
| Drive: | 8 mA |

The "autovectoring" indication signal. This signal is asserted when the VIC64 is configured to allow the interrupting device toplace its status/IDvector on the local data bus in response to a VIC64-handled local interrupt acknowledge. This signal may be used to signal a autovectored interrupt acknowledge cycle for 68020/30/40 processors. This signal may be connected directly to the AVEC signal for these processors.

## IRESET

| Input: | Yes |
| :--- | :--- |
| Output: | No |
| Drive: | None |

The internal reset signal. This signal is used to issue both internal and global resets to the VIC64. If asserted with $\overline{\overline{I P L} 0}$, a global reset is performed. If asserted without $\overline{\text { IPL0 }}$, an internal reset is performed. All internal state machines and selected register bits are resetduring the assertion of IRESET. HALT and $\overline{\text { RESET }}$ are both asserted during the assertion of IRESET. If configured as system
latchedstate. Whennegated, the latches shouldbe in a fall-through state. This allows direct connection to the '543 address driver LEAB input. LADO is very important for proper operation of master write posting and block transfers with interleave periods. For these operations, VIC64 may use LADO in combination with LADI and ABEN to temporarily store the contents of a VMEbus address during intervening slave accesses.

## LADI

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Latch ADdress In signal. Thissignalisused to latch the incoming VMEbus address for slave accesses. When this signal is asserted(HIGH), it is assumed that the latches are in a latched state. When negated, the latches should be in a fall-through state. This allows direct connection to the '543 address driver LEBA input. LADI is used in conjunction with LADO to temporarily store outgoing VMEbus master transaction addresses during intervening slaveaccesses.

## $\overline{\text { DENO }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Data ENable Out signal. This signal enables data onto the VMEbus data bus for master write and slave read cycles. This signal is typically connected to the OEAB input of the '543 data latches.

## LWDENIN

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Lower Word Data ENable IN signal. This signal enables data onto the lower word of the local data bus $\mathrm{LD}(15: 8)$ for master read and slave write cycles. This signal is typically connected to the OEBA input of the ' 543 lower data latch.

## UWDENIN

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Upper Word Data ENable IN signal. This signal enables data onto the upper word of the local data bus $\operatorname{LD}(31: 16)$ for master read and slave write cycles. This signal is typically connected to the OEBA input of the upper '543 data latches.

## LEDO

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The LatchEnable Data Out signal. This signal latches the outgoing VMEbus data for masterwrite and slave read cycles. When this signal is asserted (HIGH), it is assumed that the latches are in a latchedstate. When negated, the latchesshould be in a fall-through state. This allows direct connection to the '543 address driver

LEAB input.This signal is used in conjunction with LEDI to temporarily store outgoing master write post data (data switch-back).

## LEDI

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Latch Enable Data In signal. This signal latches the incoming VMEbus data for master read and slave write cycles. When this signal is asserted (HIGH), it is assumed that the latches are in a latchedstate. When negated, the latches should be in a fall-through state. This allows direct connection to the '543 address driver LEBA input.This signal is used in conjunction with LEDO to temporarily store outgoing master write post data.

## $\overline{\text { ISOBE }}$

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The ISOlation Buffer Enable signal. This signal, along with the SWDEN signal, provides byte lane switching. This signal is typically connected to the EN input of the ' 245 isolation buffer.

SWDEN

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The SWap Data ENable signal. This signal, along with the $\overline{\mathrm{ISOBE}}$ signal, provides byte lane switching. It provides for swapping $\operatorname{LD}(31: 16)$ to $\operatorname{LD}(15: 0)$. This signal is typically connected to the EN input of the ' 245 swap buffer.

## DDIR

| Input: | No |
| :--- | :--- |
| Output: | Yes |
| Drive: | 8 mA |

The Data DIRectionsignal. This signal provides the data direction (i.e., read/write) information to the isolation and swap buffers. Whenasserted, buffers should be configured in the local-to-VMEbus (A-to-B) direction. This signal is typically connected to the DIR input of the '245. isolation/swap buffers.

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Power Supply Current

| Parameters | Description | Test Conditions |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | CLK $64 \mathrm{M}=64 \mathrm{MHz}$ | $\begin{aligned} & \text { Commercial } \\ & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V} \end{aligned}$ |  | 150 | mA |
|  |  |  | $\begin{aligned} & \text { Industrial } \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ |  | 150 |  |
|  |  |  | $\begin{aligned} & \text { Military } \\ & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ |  | 150 |  |

## For More Information

See the following documents:
VIC068ADatasheet
VAC068ADatasheet
CY7C964Datasheet
VIC068A User's Guide
VAC068A User's Guide
Ordering Information

| Ordering Code | Package <br> Type | Operating <br> Range |
| :--- | :---: | :---: |
| VIC64-BC | B144 |  |
| VIC64-GC | G145 |  |
| VIC64-NC | N160 |  |
| VIC64-UC | U162 |  |
| VIC64-GI | G145 |  |
| VIC64-UI | U162 |  |
| VIC64-GM | G145 | Military |
| VIC64-UM | U162 |  |

Document \#:38-00196

## Features

- Comparators, counters, latches, and drivers minimize logic requirements for a variety of multiplexed and nonmultiplexed buses
- Directly drives VMEbus address and data signals
- 8-/16-bit comparator for slave address decoding
- Flexible interface optimized for VMEbus applications
- Companion device to Cypress VMEbus family of components
- Replaces multiple SSI/MSI components
- Cascadeable
- 64-pin QFP package


## Functional Description

The CY7C964 integrates several spaceconsuming functions into one small package, freeing board space for the implementation of added-value board features. It contains counters, comparators, latches, and drivers configured to be of value to implementorsof any backplane interfacewith addressand data buses, particularly VMEbusinterfaces. The on-chip drivers are suitable for driving the VMEbus directly. The

CY7C964 is ideal in applications where high-performance and real estate are primaryconcerns.
Although having many applications, the BusInterface LogicCircuit is anidealcompanion part to Cypress's VMEbus family of components, the VIC068A and the VIC64. It is intended to drive the address and data buses (only the three upper bytes, as the VIC068A/VIC64 drives the lower byte of data and address buses), so three of these small devices are needed per controller. The VIC068A/VIC64 provides the control and timing signals to control the Bus Interface Logic Circuit as it acts as a bridge between the VMEbus and the Local bus.

## Application with VMEbus Architecture

Use with Cypress VMEbus Controllers
The CY7C964 Bus Interface LogicCircuit is a seamless interface between the VIC068A/VIC64 and the VMEbussignals. The device functions equally well in the established 32-bit VMEbus arena and the emerging64-bit VMEbus standard (IEEE 1014, Rev. D). The device contains three 8 -bit counters to fulfill the functions of Block counters, and DMA counters as im-
plied by the D64 portion of the VMEbus specification.It also contains the necessary multiplexinglogic to allow the 64 -bit-wide VMEbus path to be funnelled to and from the 32-bit local bus. Control circuitry is included to manage the switching of the 32-bit address bus during normal (32-bit) operations, and during MBLT (64-bit) operations. All the controls for these operations are directly provided from the VIC068A/VIC64. The on-chip drivers are capable of driving the VMEbus directly ( 48 mA ).

## Use in Other VMEbus Controller Implementations

The CY7C964 circuitry is designed to be of use to designers of VMEbus circuitry, including VSB (VME subsystem bus) and designs not requiring the features of the Cypress VIC068A and VIC64. The logic diagram includes general-purpose blocks of comparators, counters, and latches that can be controlled using the flexible control interface to allow many different options to be implemented. Although the device is packaged in a small 64 -pin package, the use of multiplexed input and output pins provides access to the many internal functions, thus saving external circuitry.
 SEMICONDUCTOR

## Application with Other Bus Architectures

The CY7C964 is optimized for applications requiring wide buffers and high-performance multiplexing operations. The architecture can be configured to provide functions such as 16-bit bidirectional three-state latch and 16 -bit comparator with mask register, or
more complex functions such as 16 -to- 8 pipelined bidirectional multiplexerwith address counter/comparator circuitry. The device canbe cascaded togenerate counters and comparators suitable for multiple byte address/data buses. The on-chip 48 mA drivers can be directly connected to many standard backplane buses.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, nottested.)

Storage Temperature .................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperaturewith
Power Applied ............................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Supply Voltage to Ground Po | . 5 V to +7.0 V |
| :---: | :---: |
| DC Voltage Applied to Outputs in High Z State | -0.5 V to +7.0 V |
| Output Pin Sink Current | 120 mA |
| Power | 600 m |

Electrical Characteristics Over the Operating Range

| Parameters | Description | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage(VME) | 2.6 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage(VME) |  | 0.6 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage |  | 0.8 | V |

## For More Information

See the VIC068A/VAC068A User's Guide for more information on this part and on related products.
Document \#: 38-00197

Military Overview ..... 12-1
Military Product Selector Guide ..... 12-2
Military Ordering Information ..... 12-7

# Military Overview 

## Features

Success in any endeavor requires a high level of dedication to the task. Cypress Semiconductor has demonstrated its dedication through its corporate commitment to support the military marketplace. This commitment starts with product design. All products are designed using our state-of-the-art CMOS, BiCMOS , and bipolar processes, and they must meet the full -55 to +125 degrees Celsius operational criteria for military use. The commitment continues with the 1986 DESC certification of our automated U.S. facility in San Jose, California. The commitment shows in our dedication to meet and exceed the stringent quality and reliability requirements of MIL-STD-883D and MIL-M-38510J. It shows in Cypress's participation in each of the military processing programs: MIL-STD-883D compliant, SMD (Standardized Military Drawing), and JAN. Finally, our commitment shows in our leadership position in special packages for military use.

## Product Design

Every Cypress product is designed to meet or exceed the full temperature and functional requirements of military product. This means that Cypress builds military product as a matter of course, rather than as an accidental benefit of favorable test yield. Designs are being carried out in our industry-leading 0.65 -micron CMOS, BiCMOS, and Bipolar processes. Cypress is able to offer a family of products that are industry leaders in density, low operating and standby current, and high speed. In addition, our technology results in products with very small manufacturable die sizes that will fit into the LCCs and flatpacks so often used in military programs.

## DESC-Certified Facility

On May 8, 1986, the Cypress facility at 3901 North First Street in San Jose, California was certified by DESC for the production of JAN Class B CMOS Microcircuits. This certification not only allows Cypress to qualify product for JAN use, but also assures our customers that our San Jose Facility has the necessary documentation and procedures to manufacture product to the most stringent of quality and reliability requirements. Our wafer fabrication facilities are Class 10 (San Jose) and Class 1 (Round Rock, TX and Bloomington, MN) manufacturing environments and our assembly facility is also a clean room. In addition, our highly automated assembly facility is located entirely in the U.S.A. and is capable of handling virtually any hermetic package configuration.

## Data Sheet Documentation

Every Cypress final data sheet is a corporate document with a revision history. The document number and revision appears on each final data sheet. Cypress maintains a listing of all data sheet documentation and a copy is available to customers upon request. This gives a customer the ability to verify the current status of any data sheet and it also gives that customer the ability to obtain updated specifications as required.

Every final data sheet also contains detailed Group A subgroup testing information. All of the specified parameters that are tested at Group A are listed in a table at the end of each final data sheet, with a notation as to which specific Group A test subgroups apply.

## Assembly Traceability Code ${ }^{\left({ }^{(1)}\right.}$

Cypress Semiconductor places an assembly traceability code on every military package that is large enough to contain the code. The ATC automatically provides traceability for that product to the individual wafer lot. This unique code provides Cypress with the ability to determine which operators and equipment were used in the manufacture of that product from start to finish.

## Quality and Reliability

MIL-STD-883D and MIL-M-38510J spell out the toughest of quality and reliability standards for military products. Cypress products meet all of these requirements and more. Our in-house quality and reliability programs are being updated regularly with tighter and tighter objectives. Please refer to the chapter on Quality, Reliability, and Process Flows for further details.

## Military Product Offerings

Cypress offers three levels of processing for military product.
First, all Cypress products are available with processing in full compliance with MIL-STD-883, Revision D.
Second, selected products are available to the SMD (Standardized Military Drawing) program administered by DESC. These products are not only fully MIL-STD-883D compliant, but are also screened to the electrical requirements of the applicable military drawing.
Third, selected products are available as JAN devices. These products are processed in full accordance with MIL-M-38510J and they are screened to the electrical requirements of the applicable JAN slash sheet.

## Product Packaging

All packages for military product are hermetic. A look at the package appendix in the back of this data book will give the reader an appreciation of the variety of packages offered. Included are cerDIPs, windowed CerDIPs, leadless chip carriers (LCCs), windowed leadless chip carriers, cerpaks, windowed cerpaks, quad cerpaks, windowed quad cerpaks, bottom-brazed flatpacks, and pin grid arrays. As indicated above, all of these packages are assembled in the U.S. in our highly automated San Jose plant.

## Summary

Cypress Semiconductor is committed to the support of the military marketplace. Our commitment is demonstrated by our product designs, our DESC-certified facility, our documentation and traceability, our quality and reliability programs, our support of all levels of military processing, and by our leadership in special packaging.

Assembly Traceability Code is a trademark of Cypress Semiconductor Corporation.

Static RAMs

| Size | Organization | $\begin{aligned} & \hline \text { Pins } \\ & \text { (DIP) } \end{aligned}$ | PartNumber | JAN/SMD Number | Speed (ns) |  | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64 | 16x4-Inverting | 16 | CY7C189 |  | $\mathrm{t}_{\mathrm{AA}}=25$ | 70 @ 25 | Now |
| 64 | $16 \times 4$-Non-Inverting | 16 | CY7C190 | 5962-89694 | $\mathrm{t}_{\mathrm{AA}}=25$ | 70 @ 25 | Now |
| 64 | 16x4-Inverting | 16 | CY27S03/A |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 100@35 | Now |
| 64 | 16x4-Non-Inverting | 16 | CY27S07/A |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 100@ 25 | Now |
| 64 | 16x4-Inverting/LowPower | 16 | CY27LS03 |  | $\mathrm{t}_{\mathrm{AA}}=65$ | 38@65 | Now |
| 1K | $256 \times 4-10 \mathrm{~K} / 10 \mathrm{KHECL}$ | 24 | CY10E422L |  | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 150@5/7 | Now |
| 1K | 256x4 | 22 | CY7C122 | 5962-88594 | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 90@ 25 | Now |
| 1K | 256x 4 | 24S | CY7C123 | 5962-90696 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 150@15 | Now |
| 1K | 256x4 | 22 | CY9122/91L22 | 5962-88594 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 90@ 45 | Now |
| 1K | 256x 4 | 22 | CY93422A/93L422A | 5962-88594 | $\mathrm{t}_{\mathrm{AA}}=45,55,60,75$ | 90 @ 55 | Now |
| 4K | 4Kx 1-CS Power-Down | 18 | CY7C147 | M38510/289 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 110/10@35 | Now |
| 4K | 4Kx1-CSPower-Down | 18 | CY2147 | M38510/289 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 140/25@45 | Now |
| 4K | 4Kx1-CS Power-Down | 18 | CY7C147 | 5962-88587 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 110/10@35 | Now |
| 4K | 4Kx1-CSPower-Down | 18 | CY2147 | 5962-88587 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 140/25@45 | Now |
| 4K | $1 \mathrm{Kx} 4-10 \mathrm{~K} / 10 \mathrm{KHECL}$ | 24 | CY10E474L | 5962-91518 | $\mathrm{t}_{\mathrm{AA}}=5,7$ | 190@5/7 | Now |
| 4K | 1Kx4-CSPower-Down | 18 | CY7C148 | M38510/289 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 110/10@35 | Now |
| 4K | 1Kx4-CSPower-Down | 18 | CY2148 | M38510/289 | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 140/25@45 | Now |
| 4K | 1 Kx 4 | 18 | CY7C149 |  | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 110@35 | Now |
| 4K | 1 Kx 4 | 18 | CY2149 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 140@45 | Now |
| 4K | 1Kx4-Separate I/O | 24S | CY7C150 | 5962-88588 | $\mathrm{t}_{\mathrm{AA}}=12,15,25,35$ | 100@15 | Now |
| 8K | 1 Kx 8 -Dual Port | 48 | CY7C130/31 | 5962-86875 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/40@45 | Now |
| 8K | 1Kx8-Dual-Port Slave | 48 | CY7C140/41 | 5962-86875 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/40@45 | Now |
| 16K | 4Kx4-CSECL | 28 | CY10E484L |  | $\mathrm{t}_{\mathrm{AA}}=7,10$ | 200@10 | 2Q92 |
| 16K | 2Kx8-CS Power-Down | 24S | CY7C128A | 5962-89690 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 125@20 | Now |
| 16K | 2Kx8-CSPower-Down | 24 | CY6116A/7A | 5962-89690 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 125@20 | Now |
| 16K | 2Kx8-CSPower-Down | 24S | CY7C128A | 84036 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 125/40@ 25 | Now |
| 16K | 16 Kx 1 -CS Power-Down | 20 | CY7C167A | 84132 | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 70/20@ 25 | Now |
| 16K | 4Kx4-CSPower-Down | 20 | CY7C168A | 5962-86705 | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 100/20@ 25 | Now |
| 16K | 4Kx4 | 20 | CY7C169A |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 100/20@35 | Now |
| 16K | 4Kx4-Output Enable | 22S | CY7C170A |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 120@ 25 | Now |
| 16K | 4Kx4-Separate I/O | 24S | CY7C171A |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35$ | 100/20@ 25 | Now |
| 16K | 4Kx4-Separate I/O, PowerDown | 24S | CY7C172A | 5962-89790 | $\mathrm{t}_{\mathrm{AA}}=20$ | 90@ 20 | Now |
| 16K | 2Kx8-Dual-Port | 48 | CY7C132/36 | 5962-90620 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 170/65@35 | Now |
| 16K | 2 Kx 8 -Dual-Port Slave | 48 | CY7C142/46 | 5962-90620 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 120/40@45 | Now |
| 32K | 4Kx 8-Dual-Port | 48 | CY7B134 |  | $\mathrm{t}_{\text {AA }}=25,35$ | 280 @ 25 | 2Q92 |
| 32K | $4 \mathrm{~K} \times 8$-Dual-Port | 52 | CY7B135 |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 280@ 25 | 2 Q 92 |
| 32K | 4 Kx 8 --Dual-Port Semaphores | 52 | CY7B1342 |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 280@ 25 | 2Q92 |
| 32K | 4Kx8-Dual-Port Semaphores Int, Busy | 68 | CY7B138 |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 280 @ 25 | 2Q92 |
| 32K | 4Kx9-Dual-Port Semaphores Int, Busy | 68 | CY7B139 |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | $280 @ 25$ | 2Q92 |
| 64K | 8Kx 8-CS Power-Down | 28S | CY7C185A | 5962-38294 | $\mathrm{t}_{\text {AA }}=20,25,35,45,55$ | 125@20 | Now |
| 64K | 8Kx 8-CS Power-Down | 28S | CY7C185A | 5962-89691 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 125@20 | Now |
| 64K | 8Kx 8-CS Power-Down | 28S | CY7C185A | 5962-85525 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 100/20/1@ 45 | Now |
| 64K | 8Kx8-CS Power-Down | 28S | CY7B185 | 5962-91594 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 145/50@15 | Now |
| 64K | 8Kx8-CSPower-Down | 28 | CY7C186A | 5962-38294 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45,55$ | 125@20 | Now |
| 64K | 8Kx 8-CS Power-Down | 28 | CY7C186A | 5962-89691 | $\mathrm{t}_{\text {AA }}=20,25$ | 125@20 | Now |
| 64K | 8Kx8-CSPower-Down | 28 | CY7C186A | 5962-85525 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 100/20/1@ 45 | Now |
| 64K | 8Kx8-CSPower-Down | 28 | CY7B186 | 5962-91594 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 145/50@15 | Now |
| 64K | $16 \mathrm{~K} \times 4$-CS Power-Down | 22S | CY7C164A | 5962-89692 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 90@20 | Now |
| 64K | 16Kx4-CSPower-Down | 22S | CY7C164A | 5962-86859 | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 70/20/1@ 35 | Now |
| 64K | 16 Kx 4 -CSPower-Down | 22S | CY7B164 | 5962-91593 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 135/50@15 | Now |
| 64K | 16 Kx 4 -CSPower-Down | 24S | CY7C166A | 5962-89892 | $\mathrm{t}_{\mathrm{AA}}=20,25$ | 90@ 20 | Now |
| 64K | 16Kx4-Output Enable | 24S | CY7C166A | 5962-86859 | $\mathrm{t}_{\text {AA }}=35,45$ | 70/20/1@35 | Now |
| 64K | 16 Kx 4 -Output Enable | 24S | CY7B166 | 5962-91593 | $\mathrm{t}_{\mathrm{AA}}=10,12,15$ | 135/50@15 | Now |
| 64K | 16Kx4-Separate I/O, T-write | 28S | CY7C161A | 5962-90594 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 70/20/1@35 | Now |
| 64K | 16 Kx 4 -Separate I/O | 28S | CY7C162A | 5962-89712 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 70/20/1@35 | Now |
| 64K | 16Kx4-Separate I/O | 28S | CY7B161/2 |  | $\mathrm{t}_{\mathrm{AA}}=12,15$ | 135/50@15 | Now |
| 64K | 64Kx1-CSPower-Down | 22S | CY7C187A | 5962-86015 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 70/20/1@35 | Now |
| 64K | 8Kx 8-Dual-Port Semaphores Int, Busy | 68 | CY7B144 |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 280@25 | 2Q92 |
| 64K | 8Kx9-Dual-Port Semaphores Int, Busy | 68 | CY7B145 |  | $\mathrm{t}_{\mathrm{AA}}=25,35$ | 280 @ 25 | 2Q92 |

Static RAMs (continued)

| Size | Organization | $\begin{gathered} \text { Pins } \\ \text { (DIP) } \end{gathered}$ | PartNumber | JAN/SMD Number | Speed (ns) | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} / \mathbf{I}_{\mathbf{C C D R}} \\ (\mathrm{mA} @ \mathbf{n s}) \end{gathered}$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64K | 16Kx 4 -ECL | 28 | CY10E494 |  | $\mathrm{t}_{\mathrm{AA}}=10,12$ | 190@10 | 2Q92 |
| 64K | 4Kx 18-Cache Tag | 68 | CY7B181 |  | $\mathrm{t}_{\mathrm{AA}}=15.20$ | 250@ 15 | Now |
| 64K | 4Kx18-Cache Tag | 68 | CY7C180 |  | $\mathrm{t}_{\mathrm{AA}}=15,20$ | 250@15 | Now |
| 128K | $8 \mathrm{~K} \times 16$-Cache | 48 | CY7C183 |  | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 200@ 35 | Now |
| 128K | $8 \mathrm{~K} \times 16$-Cache | 48 | CY7C184 |  | $\mathrm{t}_{\mathrm{AA}}=35,45$ | 200 @ 35 | Now |
| 256K | 64Kx 4 -JEDEC | 24 | CY7M194 |  | $\mathrm{t}_{\mathrm{AA}}=15,20$ | 375 @ 15 | Now |
| 256 K | 32 Kx 8 -JEDEC | 28 | CY7M199 |  | $\mathrm{t}_{\mathrm{AA}}=15,20$ | 425@15 | Now |
| 256K | $16 \mathrm{~K} \times 16$-Cache RAM | 44 | CY7C157A |  | $\mathrm{t}_{\mathrm{AA}}=24$, | 300@24 | Now |
| 256K | 32Kx 8-CS Power-Down | 28 | CY7C198 | 5962-88662 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45,55$ | 180/40@15 | Now |
| 256 K | 32Kx 8-CS Power-Down | 28S | CY7C199 | 5962-88662 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45,55$ | 180/40@15 | Now |
| 256K | 64Kx 4-CS Power-Down | 24S | CY7C194 | 5962-88681 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 160/40@15 | Now |
| 256K | 64 Kx 4 - CSPD + OE/CE1 | 28S | CY7C195 |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 160/40@15 | Now |
| 256K | 64Kx 4-CSPD + OE/CE2 | 28S | CY7C196 |  | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 160/40@15 | Now |
| 256K | 64Kx4-Separate I/O, T-write | 28S | CY7C191 | 5962-90664 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 160/40@15 | Now |
| 256 K | 64Kx 4-Separate I/O | 28S | CY7C192 | 5962-89935 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 160/40@15 | Now |
| 256K | $256 \mathrm{~K} \times 1$-CS Power-Down | 24S | CY7C197 | 5962-88725 | $\mathrm{t}_{\mathrm{AA}}=20,25,35,45$ | 160/40@15 | Now |
| 256 K | 32Kx8-CSPower-Down | 28 | CY7B198 |  | $\mathrm{t}_{\mathrm{AA}}=15,20$ | 170/60@15 | Now |
| 256K | 32Kx 8-CSPower-Down | 28S | CY7B199 |  | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 170/40@12 | Now |
| 256K | 64 Kx 4 -Separate I/O, T-write | 28S | CY7B191 |  | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 170/40@12 | Now |
| 256K | 64Kx4-Separate I/O | 28S | CY7B192 |  | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 170/40@12 | Now |
| 256K | 64Kx4-CSPower-Down | 24S | CY7B194 |  | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 170/40@12 | Now |
| 256K | $64 \mathrm{~K} \times 4$-CSPD, OE | 28S | CY7B195 |  | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 170/40@12 | Now |
| 256K | 64Kx4-CSPD,OE, 2CE | 28S | CY7B196 |  | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 170/40@12 | Now |
| 256K | $256 \mathrm{~K} \times 1$-Common I/O, OE | 24S | CY7B193 |  | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 130/40@12 | Now |
| 256K | 256Kx1-CS Power-Down | 24S | CY7B197 |  | $\mathrm{t}_{\mathrm{AA}}=12,15,20$ | 130/40@12 | Now |
| 256K | 64Kx4-Self Decoded | 28S | CY7B153 |  | $\mathrm{t}_{\mathrm{AA}}=15,20$ | 145/60@15 | Now |
| 256K | 64Kx4-Self Decoded | 28S | CY7B154 |  | $\mathrm{t}_{\mathrm{AA}}=15,20$ | 145/60@15 | Now |
| 256K | 256Kx 1-Self Decoded, Separate I/O | 28S | CY7B163 |  | $\mathrm{t}_{\mathrm{AA}}=15,20$ | 120/60@15 | Now |
| 256K | 32Kx9-Synchronous Cache | 44 | CY7B174 |  | $\mathrm{t}_{\mathrm{AA}}=18,21$ | 250@18 | Now |
| 1M | 128Kx8-CS Power-Down | 32 | CY7C108 | 5962-89598 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 140/35@25 | Now |
| 1M | 128 Kxx 8 -CS Power-Down | 32 | CY7C109 | 5962-89598 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 140/35@25 | Now |
| 1M | 256Kx4-CSPower-Down/OE | 28 | CY7C106 |  | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 130/25@25 | Now |
| 1M | $\begin{aligned} & 256 \mathrm{Kx} 4-S e p a r a t e \mathrm{I} / \mathrm{O}, \\ & \text { T-Write } \end{aligned}$ | 32 | CY7C101 |  | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 130/25@25 | Now |
| 1M | 256Kx 4-Separate I/O | 32 | CY7C102 |  | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 130/25@25 | Now |
| 1M | 1Mx1-CSPower-Down | 28 | CY7C107 |  | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 130/25@25 | Now |

## PROMs

| Size | Organization | Pins | PartNumber | $\begin{aligned} & \text { JAN/SMD } \\ & \text { Number }{ }^{[1]}{ }^{*} \end{aligned}$ | Speed(ns) |  | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4K | 512×8-Registered | 24S | CY7C225 | 5962-88518(O) | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=30 / 15,35 / 20,40 / 25$ | 120@30/15 | Now |
| 8K | 1 Kx 8 -Registered | 24S | CY7C235 | 5962-88636(0) | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=30 / 15,40 / 20$ | 120@30/15 | Now |
| 8K | 1 Kx 8 | 24S | CY7C281 | 5962-87651(O) | $\mathrm{t}_{\mathrm{AA}}=45$ | 120@45 | Now |
| 8K | 1 Kx 8 | 24 | CY7C282 | 5962-87651(O) | $\mathrm{t}_{\mathrm{AA}}=45$ | 120@45 | Now |
| 16K | 2Kx8-Reprogrammable State Machine | 28 | CY7C258 |  | $\mathrm{t}_{\mathrm{AA}}=15,18,25$ | 200@15 | 3Q92 |
| 16K | 2Kx8-Reprogrammable State Machine | 28 | CY7C259 |  | $\mathrm{t}_{\mathrm{AA}}=15,18,25$ | 200@15 | 3Q92 |
| 16K | 2Kx8-Registered | 24S | CY7C245 | 5962-87529(W) | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=35 / 15,45 / 25$ | 120@35/15 | Now |
| 16K | 2Kx 8 --Registered | 24 S | CY7C245A | 5962-89815(W) | $\mathrm{t}_{\text {SA/CO }}=18 / 12,25 / 12,35 / 15$ | 120@25/15 | Now |
| 16K | 2Kx8-Registered | 24 S | CY7C245A | 5962-88735(O) | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=25 / 12,35 / 15$ | 120@25/15 | Now |
| 16K | 2Kx 8 | 24S | CY7C291 | 5962-87650(W) | $\mathrm{t}_{\mathrm{AA}}=35,50$ | 120@35 | Now |
| 16K | 2Kx 8 | 24S | CY7C291A | $5962-88734(\mathrm{O})$ | $\mathrm{t}_{\mathrm{AA}}=25,30,35,50$ | $120 @ 30$ | Now |
| 16K | 2Kx8-CS Power-Down | 24S | CY7C293A | 5962-88680(W) | $\mathrm{t}_{\mathrm{AA}}=25,30,35,50$ | 120/30@ 35 | Now |
| 16K | 2 Kx 8 | 24 | CY7C292 |  | $\mathrm{t}_{\mathrm{AA}}=50$ | 120@ 50 | Now |
| 16K | 2Kx8 | 24 | CY7C292A | 5962-88734(O) | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45,50$ | 120@30 | Now |
| 64K | 8Kx8-CS Power-Down | 24S | CY7C261 | 5962-87515(W) | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 120/40@ 35 | Now |
| 64K | 8Kx8-CS Power-Down | 24S | CY7C261 | 5962-90803(O) | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 175@25 | Now |
| 64K | 8 Kx 8 | 24 S | CY7C263 | 5962-87515(W) | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 120@35 | Now |
| 64 K | 8 Kx 8 | 24 | CY7C264 | 5962-87515(W) | $\mathrm{t}_{\mathrm{AA}}=25,35,45,55$ | 120@35 | Now |

PROMs (continued)

| Size | Organization | Pins | PartNumber | $\begin{aligned} & \text { JAN/SMD } \\ & \text { Number }{ }^{[1]} \end{aligned}$ | Speed (ns) | $\underset{(\mathrm{mA} @ \mathbf{n s})}{\mathbf{I}_{\mathrm{CC}} / \mathbf{I}_{\mathbf{S B}}}$ | 883 <br> Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64K | 8Kx 8-Registered | 28 S | CY7C265 | 5962-89967(O) | $\begin{aligned} & \mathrm{t}_{\mathrm{SA}} / \mathrm{CO}=18 / 15,25 / 20,40 / 20 \\ & 50 / 25,60 / 25 \end{aligned}$ | 120@50/25 | Now |
| 64K | 8Kx 8-EPROM Pinout | 28 | CY7C266 | 5962-91624(W) | $\mathrm{t}_{\mathrm{AA}}=55$ | 90 | Now |
| 64K | $8 \mathrm{~K} \times 8$-Registered/Diagnostic | 28 S | CY7C269 | 5962-90831(O) | $\begin{aligned} & \text { tSA } / \mathrm{CO}=18 / 15,25 / 20,40 / 20, \\ & 50 / 25,60 / 25 \end{aligned}$ | 100@60/25 | Now |
| 64K | 8Kx8-Registered/Diagnostic | 32 | CY7C268 |  | $\mathrm{t}_{\text {SA/CO }}=50 / 25,60 / 25$ | 100@60/25 | Now |
| 128K | 16Kx 8-CS Power-Down | 28 S | CY7C251 | 5962-89537(W) | $\mathrm{t}_{\mathrm{AA}}=45,55,65$ | 120/35@55 | Now |
| 128K | 16 Kx 8 | 28 | CY7C254 | 5962-89538(W) | $\mathrm{t}_{\mathrm{AA}}=45,55,65$ | 120 @ 55 | Now |
| 256K | Processor Specific | 44 | CY7C270 |  | $\mathrm{t}_{\mathrm{CP}}=25,40$ | 250@ 25 | 4Q92 |
| 256K | 16Kx16-Registered | 44 | CY7C275 |  | $\mathrm{t}_{\mathrm{AS} / \mathrm{CKO}}=25 / 15$ | 250@ 25 | 4Q92 |
| 256K | 16K×16-Registered | 44 | CY7C272 |  | $\mathrm{t}_{\mathrm{CP}}=30$ | 250@30 | 4Q92 |
| 256K | $16 \mathrm{~K} \times 16$-Power-Down | 44 | CY7C273 |  | $\mathrm{t}_{\mathrm{AA}}=45$ | $50 @ 45$ | 4Q92 |
| 256K | 16 Kx 16 | 44 | CY7C276 |  | $\mathrm{t}_{\mathrm{AA}}=35$ | 250@35 | 4Q92 |
| 256K | 32Kx 8 --CS Power-Down | 28 S | CY7C271 | 5962-89817(W) | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 130/40@ 55 | Now |
| 256K | 32 Kx 8 --EPROM Pinout | 28 | CY7C274 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 130/40@ 55 | Now |
| 256 K | 32 Kx 8 8-Registered | 28S | CY7C277 | 5967-91744(W) | $\mathrm{t}_{\text {SA/CO }}=40 / 20,50 / 25$ | 130/40@ 55 | Now |
| 256K | 32 Kx 8 -Latched | 28 S | CY7C279 |  | $\mathrm{t}_{\mathrm{AA}}=45,55$ | 130/40@ 55 | Now |
| 512K | 64 Kx 8 --Fast Column Access | 28S | CY7C285 |  | $\mathrm{t}_{\mathrm{AA}} / \mathrm{FCA}=75 / 25,85 / 35$ | 200@75 | Now |
| 512K | $64 \mathrm{~K} \times 8$-EPROM Pinout | 28 | CY7C286 | 5962-91637(O) | $\mathrm{t}_{\mathrm{AA}}=60,70$ | 150@70 | Now |
| 512K | $64 \mathrm{~K} \times 8$--Registered | 28S | CY7C287 | 5962-90913(W) | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=55 / 20,65 / 25$ | $150 @ 65$ | Now |
| 512K | 64Kx8-FCA/Reg or Latched | 32 S | CY7C289 |  | $\mathrm{t}_{\mathrm{AA}} / \mathrm{FCA}=75 / 25,85 / 35$ | 200@ 75 | Now |
| 1M | $128 \mathrm{~K} \times 8$ | 32 | CY7B201 |  | $\mathrm{t}_{\mathrm{AA}}=30$ | 220@30 | 3Q92 |
| 1M | 64K×16-Power-Down | 40 | CY7B210 |  | $\mathrm{t}_{\mathrm{AA}}=30$ | 240@30 | 4Q92 |
| 1M | $64 \mathrm{~K} \times 16$-Registered | 40 | CY7B211 |  | $\mathrm{t}_{\mathrm{SA} / \mathrm{CO}}=25 / 15$ | 220@25 | 4Q92 |

## PLDs

|  | Organization | Pins | PartNumber | $\begin{aligned} & \text { JAN/SMD } \\ & \text { Number }{ }^{[1]}{ }^{*} \end{aligned}$ | Speed(ns/MHz) | $\underset{(\mathrm{mA} @ \mathbf{n s} / \mathbf{M H z})}{\mathbf{I}_{\mathbf{C C}}}$ | 883 <br> Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PALC20 | 16L8, 16R8, 16R6, 16R4 | 20 | PALC16XX | 5962-88678(W) | $\mathrm{t}_{\mathrm{PD}}=20,30,40$ | 70 @ 20 | Now |
| PALC20 | 16L8, 16R8, 16R6, 16R4 | 20 | PALC16XX | 5962-88713(O) | $\mathrm{t}_{\mathrm{PD}}=20,30,40$ | 70 @ 20 | Now |
| PLD20 | 18G8-Generic | 20 | PLDC18G8 | 5962-91568(O) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=15 / 15 / 20$ | 110 | Now |
| PLD24 | 22V10C-Macrocell | 24S | PAL22V10CM |  | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=10 / 3.6 / 7.5$ | 190@10 | Now |
| PLD24 | 22V10C-Macrocell | 24S | PAL22VP10CM |  | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=10 / 3.6 / 7.5$ | 190@10 | Now |
| PLDC24 | 22V10--Macrocell | 24S | PALC22V10 | 5962-87539(W) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=25 / 18 / 15$ | 100@ 25 | Now |
| PLD24 | 22V10-Macrocell | 24S | PALC22V10B | 5962-87539(W) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 17 / 15$ | 100@ 20 | Now |
| PLDC24 | 22V10-Macrocell | 24S | PALC22V10 | 5962-88670(O) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=25 / 18 / 15$ | 100@ 25 | Now |
| PLD24 | 22V10-Macrocell | 24S | PALC22V10B | 5962-88670(O) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=15 / 12 / 10$ | 120@15 | Now |
| PLDC24 | 22V10-Macrocell | 24S | PALC22V10B | M38510/507(W) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 17 / 15$ | 120@ 25 | Now |
| PLDC24 | 20G10-Generic | 24S | PLDC20G10 | 5962-88637(O) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=20 / 17 / 15$ | $80 @ 30$ | Now |
| PLDC24 | 20RA10-Asynchronous | 24S | PLD20RA10 | 5962-90555(O) | $\mathrm{t}_{\mathrm{PD} / \mathrm{SU} / \mathrm{CO}}=20 / 10 / 20$ | 100@25 | Now |
| ECL | 16P8-10KHECL | 24S | CY10E301 | 5962-90573(O) | $t_{P D}=5$ | -240@5 | Now |
| ECL | 16P4-10KH ECL | 24S | CY10E302 | 5962-90573(O) | $\mathrm{t}_{\mathrm{PD}}=4$ | -220@4 | Now |
| PLD24 | PLD610-Multi-Purpose | 24S | PLD610 |  | $\mathrm{t}_{\mathrm{PD}}=15,17$ | 170 @ 15 | 2Q92 |
| PLDC28 | 7C330-State Machine | 28S | CY7C330 | 5962-89546(W) | $50,40,28 \mathrm{MHz}$ | $180 @ 40 \mathrm{MHz}$ | Now |
| PLDC28 | 7C331-Asynchronous | 28S | CY7C331 | 5962-90754(W) | $\mathrm{t}_{\mathrm{PD}}=25 / 30 / 40$ | $200 @ 20 \mathrm{MHz}$ | Now |
| PLDC28 | 7C331-Asynchronous | 28S | CY7C331 | 5962-89855(O) | $\mathrm{t}_{\mathrm{PD}}=25 / 30 / 40$ | $200 @ 20 \mathrm{MHz}$ | Now |
| PLDC28 | 7C332-Combinatorial | 28S | CY7C332 | 5962-91584(W) | $\mathrm{t}_{\mathrm{PD}}=20 / 25 / 30$ | $200 @ 24 \mathrm{MHz}$ | Now |
| PLD28 | 7B333-Synchronous | 28S | CY7B333 |  | $t_{\text {PD }}=12,15$ | 170@12 | 2Q92 |
| PLD28 | 7B335-Universal State Machine | 28 | CY7C335 |  | $\mathrm{f}_{\text {MAX } 5}=66.6,50$ | $160 @ 66.6 \mathrm{MHz}$ | 3Q92 |
| PLD28 | 7B336-Input Reg/2PTs | 28S | CY7B336 |  | $\mathrm{f}_{\text {MAXD }}=131 \mathrm{MHz}$ | 180 | Now |
| PLD28 | 7B337-Input Reg/4PTs | 28S | CY7B337 |  | $\mathrm{f}_{\text {MAXD }}=125 \mathrm{MHz}$ | 180 | Now |
| PLD28 | 7B338-Output Latched/2PTs | 28S | CY7B338 |  | $\mathrm{t}_{\mathrm{PD}}=8$ | 180 | Now |
| PLD28 | 7B339-Output Latched/4PTs | 28S | CY7B339 |  | $\mathrm{t}_{\mathrm{PD}}=7$ | 180 | Now |
| MAX28 | 7C344-32 Macrocell | 28S | CY7C344 | 5962-90611(W) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=25 / 15 / 15$ | 220/170 | Now |
| MAX40 | 7C343-64 Macrocell | 40/44 | CY7C343 |  | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=35 / 25 / 20$ | 160/120 | Now |
| MAX68 | 7C342-128 Macrocell | 68 | CY7C342 | 5962-89468(W) | $\mathrm{t}_{\mathrm{PD} / \mathrm{S} / \mathrm{CO}}=35 / 25 / 20$ | 320/240 | Now |
| MAX84 | 7C341-192 Macrocell | 84 | CY7C341 |  | $\mathrm{t}_{\text {PD }}=35$ | 320/240 | 2Q92 |
| PLDC28 | 7C361-State Machine | 28S | CY7C361 |  | $100,83,50 \mathrm{MHz}$ | $150 @ 100 \mathrm{MHz}$ | Now |

## FIFOs

| Organization | Pins | PartNumber | $\begin{aligned} & \text { JAN/SMD } \\ & \text { Number } \end{aligned}$ | Speed | $\begin{gathered} \mathbf{I}_{\mathbf{C C}} / \mathbf{I}_{\mathbf{S B}} \\ (\mathrm{mA} @ \mathrm{nS} / \mathbf{M H z}) \end{gathered}$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64x4-Cascadeable | 16 | CY3341 |  | $1.2,2 \mathrm{MHz}$ | $60 @ 2.0 \mathrm{MHz}$ | Now |
| $64 \times 4$-Cascadeable | 16 | CY7C401 |  | $10,15,25 \mathrm{MHz}$ | 90@15 MHz | Now |
| 64×4-Cascadeable/OE | 16 | CY7C403 | 5962-89523 | $10,15,25 \mathrm{MHz}$ | 90@ 25 MHz | Now |
| $64 \times 5$-Cascadeable | 18 | CY7C402 |  | $10,15,25 \mathrm{MHz}$ | 90 @ 15 MHz | Now |
| $64 \times 5$-Cascadeable/OE | 18 | CY7C404 | 5962-86846 | $10,15,25 \mathrm{MHz}$ | $90 @ 25 \mathrm{MHz}$ | Now |
| $64 \times 8$-Cascadeable/OE | 28 S | CY7C408A | 5962-89664 | $15,25 \mathrm{MHz}$ | 120 @ 25 MHz | Now |
| $64 \times 9$-Cascadeable | 28S | CY7C409A | 5962-89661 | $15,25 \mathrm{MHz}$ | 120 @ 25 MHz | Now |
| 512x9-Cascadeable | 28 | CY7C420 | 5962-89863 | $\mathrm{t}_{\mathrm{A}}=25,30,40,65 \mathrm{~ns}$ | 140/30@30 | Now |
| 512x9-Cascadeable | 28 S | CY7C421 | 5962-89863 | $\mathrm{t}_{\mathrm{A}}=25,30,40,65 \mathrm{~ns}$ | 140/30@30 | Now |
| 1Kx9-Cascadeable | 28 | CY7C424 | 5962-91585 | $\mathrm{t}_{\mathrm{A}}=25,30,40,65 \mathrm{~ns}$ | 140/30@30 | Now |
| 1Kx9-Cascadeable | 28S | CY7C425 | 5962-91585 | $\mathrm{t}_{\mathrm{A}}=25,30,40,65 \mathrm{~ns}$ | 140/30@30 | Now |
| 2Kx9-Cascadeable | 28 | CY7C428 | 5962-88669 | $\mathrm{t}_{\mathrm{A}}=25,30,40,65 \mathrm{~ns}$ | 140/30@30 | Now |
| 2Kx9-Cascadeable | 28S | CY7C429 | 5962-88669 | $\mathrm{t}_{\mathrm{A}}=25,30,40,65 \mathrm{~ns}$ | 140/30@30 | Now |
| $2 \mathrm{~K} \times 9$--Bidirectional | 28 S | CY7C439 |  | $\mathrm{t}_{\mathrm{A}}=40,65 \mathrm{~ns}$ | 165/45@40 | Now |
| 4Kx 9-Cascadeable | 28 | CY7C432 | 5962-90715 | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 160/30@30 | Now |
| 4Kx9-Cascadeable | 28S | CY7C433 | 5962-90715 | $\mathrm{t}_{\mathrm{A}}=30,40,65 \mathrm{~ns}$ | 160/30@30 | Now |
| 512×9-Clocked | 28S | CY7C441 |  | $\mathrm{t}_{\mathrm{C}}=14,20,30 \mathrm{~ns}$ | 200@14 | Now |
| 2Kx9-Clocked | 28 S | CY7C443 |  | $\mathrm{t}_{\mathrm{C}}=14,20,30 \mathrm{~ns}$ | 200@14 | Now |
| $512 \times 9$-Clocked/Cascadeable | 32 | CY7C451 |  | $\mathrm{t}_{\mathrm{C}}=14,20,30 \mathrm{~ns}$ | 200@14 | Now |
| 2Kx9-Clocked/Cascadeable | 32 | CY7C453 |  | $\mathrm{t}_{\mathrm{C}}=14,20,30 \mathrm{~ns}$ | 200@14 | Now |
| 8Kx9-Half Full Flag | 28 | CY7C460 |  | $\mathrm{t}_{\mathrm{A}}=15,25,40 \mathrm{~ns}$ | 180@25 | Now |
| 8Kx 9-Prog. Flags | 28 | CY7C470 |  | $\mathrm{t}_{\mathrm{A}}=15,25,40 \mathrm{~ns}$ | 180@25 | Now |
| 16K x 9-Half Full Flag | 28 | CY7C462 |  | $\mathrm{t}_{\mathrm{A}}=15,25,40 \mathrm{~ns}$ | 180@ 25 | Now |
| $16 \mathrm{~K} \times 9$--Prog. Flags | 28 | CY7C472 |  | $\mathrm{t}_{\mathrm{A}}=15,25,40 \mathrm{~ns}$ | 180@ 25 | Now |
| $32 \mathrm{~K} \times 9$-Half Full Flag | 28 | CY7C464 |  | $\mathrm{t}_{\mathrm{A}}=15,25,40 \mathrm{~ns}$ | $180 @ 25$ | Now |
| $32 \mathrm{~K} \times$ 9-Prog. Flags | 28 | CY7C474 |  | $\mathrm{t}_{\mathrm{A}}=15,25,40 \mathrm{~ns}$ | 180@25 | Now |

## Logic

| Organization | Pins | PartNumber | JAN/SMD Number | Speed (ns) | $\begin{gathered} \mathbf{I}_{\mathrm{CC}} \\ (\mathrm{~mA} @ \mathrm{~ns}) \end{gathered}$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Programmable Skew Clock Buffer (TTL Outputs) | 32 | CY7B991 |  | $\mathrm{f}_{\text {REF }}=15-80 \mathrm{MHz}$ | 65 | 3Q92 |
| Programmable Skew Clock Buffer (CMOS Outputs) | 32 | CY7B992 |  | $\mathrm{f}_{\mathrm{REF}}=15-80 \mathrm{MHz}$ | 65 | 3Q92 |
| 2901-4-Bit Slice | 40 | CY7C901 | 5962-88535 | $\mathrm{t}_{\mathrm{CLK}}=27,32$ | 90@ 27 | Now |
| 2901-4-Bit Slice | 40 | CY2901C | 5962-88535 | C | 180@32 | Now |
| 4x 2901-16-Bit Slice | 64 | CY7C9101 | 5962-89517 | $\mathrm{t}_{\mathrm{CLK}}=35,45$ | 85@35 | Now |
| 2909-Sequencer | 28 | CY7C909 |  | $\mathrm{t}_{\text {CLK }}=30,40$ | $55 @ 30$ | Now |
| 2911-Sequencer | 20 | CY7C911 | 5962-90609 | $\mathrm{t}_{\text {CLK }}=30,40$ | $55 @ 30$ | Now |
| 2909-Sequencer | 28 | CY2909A |  | A | 90@40 | Now |
| 2911-Sequencer | 20 | CY2911A | 5962-90609 | A | 90@ 40 | Now |
| 2910-Controller (17-Word Stack) | 40 | CY7C910 | 5962-87708 | $\mathrm{t}_{\mathrm{CLK}}=46,51,99$ | 90@ 46 | Now |
| 2910-Controller (9-Word Stack) | 40 | CY2910A | 5962-87708 | A | 170 @ 51 | Now |
| 16-Bit Microprogrammed ALU | 52 | CY7C9116 | 5962-88612 | 40,65,79 | 166 @ 10 MHz | Now |
| 16-Bit Microprogrammed ALU | 68 | CY7C9117 |  | 40,65,79 | 166 @ 10 MHz | Now |
| $16 \times 16$ Multiplier | 64 | CY7C516 | 5962-86873 | $\mathrm{t}_{\mathrm{MC}}=42,55,75$ | 110 @ 10 MHz | Now |
| 16x 16 Multiplier | 64 | CY7C517 | 5962-87686 | $\mathrm{t}_{\mathrm{MC}}=42,55,75$ | $110 @ 10 \mathrm{MHz}$ | Now |
| $16 \times 16$ Multiplier/Accumulator | 64 | CY7C510 | 5962-88733 | $\mathrm{t}_{\mathrm{MC}}=55,65,75$ | $110 @ 10 \mathrm{MHz}$ | Now |

## VMEbus Interface Products

| Organization | Pins | PartNumber | Speed(MHz) | ICC <br> $(\mathbf{m A})$ | Packages | Availability |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| VME Interface Controller | $144 / 160$ | VIC068A | 64 | 250 | B, G,N, U |  |
| VME Address Controller | $144 / 160$ | VAC068A | 50 | 150 | Now |  |
| 64-Bit VIC | $144 / 160$ | VIC64 | 64 | 300 | B,G,N,U |  |
| B,G,N,U |  |  |  |  |  |  |

## Communication Products

| Organization | Pins | PartNumber | Speed(MHz) | ICC <br> (mA) | Packages | $\mathbf{8 8 3}$ <br> Availability |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HotLink Transmitter | 28 | CY7B921 | $130-170$ | TBA | D,J,L,P | 4 Q992 |
| HotLink Transmitter | 28 | CY7B922 | $170-240$ | TBA | D,J,L,P | 4Q92 |
| HotLink Transmitter | 28 | CY7B923 | $240-310$ | TBA | D,J,L,P | 4Q92 |
| HotLink Receiver | 28 | CY7B931 | $130-170$ | TBA | D,J,L,P | 4Q92 |
| HotLink Receiver | 28 | CY7B932 | $170-240$ | TBA | D,J,L,P | 4Q92 |
| HotLink Receiver | 28 | CY7B933 | $240-310$ | TBA | D,J,L,P | 4Q92 |

## Modules

| Size | Organization | Pins | PartNumber | Packages | Speed(ns) | $\underset{(\mathbf{m A} @ \mathbf{n s})}{\mathbf{I C C}_{n}}$ | $\begin{gathered} 883 \\ \text { Availability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRAMs |  |  |  |  |  |  |  |
| 256K | 64Kx 4 SRAM (JEDEC) | 24 | CYM1220 | HD08 | $\mathrm{t}_{\text {AA }}=15,20$ | 375 @ 12 | Now |
| 256K | 32 Kx 8 SRAM (JEDEC) | 28 | CYM1400 | HD09 | $\mathrm{t}_{\mathrm{AA}}=15,20$ | 425@12 | Now |
| 256K | 16Kx 16 SRAM (JEDEC) | 40 | CYM1610 | HD01 | $\begin{gathered} \mathrm{t}_{\mathrm{AA}}=15,20,25,35, \\ 45,50 \end{gathered}$ | $\begin{aligned} & 550 @ 15 ; 330 \\ & @ 25 \end{aligned}$ | Now |
| 1M | 256Kx 4 SRAM (JEDEC) | 28 | CYM1240 | HD07 | $\mathrm{t}_{\mathrm{AA}}=25,35,45$ | 480 @ 25 | Now |
| 1M | 128 Kx 8 SRAM (JEDEC) | 32 | CYM1420 | HD04 | $\mathrm{t}_{\text {AA }}=35,45,55$ | 210@35 | Now |
| 1M | 64 Kx 16 SRAM (JEDEC) | 40 | CYM1620 | HD03 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | $340 @ 45$ | Now |
| 1M | 64Kx 16 SRAM | 40 | CYM1621 | HD02 | $\mathrm{t}_{\mathrm{AA}}=25,30,35,45$ | 1250 @ 25 | Now |
| 1M | 32Kx 32 SRAM | 66 | CYM1828 | HG01 | $\mathrm{t}_{\mathrm{AA}}=35,45,55,70$ | 400@35 | Now |
| 2M | 64Kx32 SRAM | 60 | CYM1830 | HD06 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 880@35 | Now |
| 4M | $128 \mathrm{~K} \times 32$ SRAM | 66 | CYM1838 |  | $\mathrm{t}_{\text {AA }}=25,30,35$ | 720 @ 25 | 1Q92 |
| 4M | 512 Kx 8 SRAM | 32 | CYM1466 | HD12 | $\begin{gathered} \mathrm{t}_{\mathrm{AA}}=35,45,55,70 \\ 85,100,120 \end{gathered}$ | 350 @ 35 | Now |
| 4M | $256 \mathrm{~K} \times 16$ SRAM | 48 | CYM1641 | HD05 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 1800@35 | Now |
| 8M | 256 Kx 32 SRAM | 60 | CYM1840 | HD11 | $\mathrm{t}_{\mathrm{AA}}=35,45,55$ | 1120 @ 35 | Now |
| FIFOs |  |  |  |  |  |  |  |
|  | 8 Kx 9 Cascadeable FIFO | 28 | CYM4210 | HD10 | $\mathrm{t}_{\mathrm{A}}=40,50,65$ | 640@ 40 | Now |
|  | 16 Kx 9 Cascadeable FIFO | 28 | CYM4220 | HD10 | $\mathrm{t}_{\mathrm{A}}=40,50,65$ | 640 @ 40 | Now |

Notes:
The Cypress facility at 3901 North First Street in San Jose, CA is DESC-certified for JAN class B production.
All of the above products are available with processing to MIL-STD-883D at a minimum. Many of these products are also available either to SMDs (Standardized Military Drawings) or to JAN slash sheets.
The speed and power specifications listed above cover the full military temperature range.
Modules are available with MIL-STD-883D components. These modules are assembled and screened to the proposed JEDEC military processing standard for modules.
$\mathrm{W}=$ Windowed Package
$\mathrm{O}=$ Opaque Package
HD = Hermetic DIP Module
HV = Hermetic Vertical DIP
100K ECL devices are available only to extended temperature range.
22 S stands for 22 -pin $300-\mathrm{mil}$ DIP.
24S stands for 24 -pin 300 -mil DIP.
28 S stands for 28 -pin $300-\mathrm{mil}$ DIP.

Cypress Semiconductor fully supports the DESC standardized Military Drawing Program for devices that are compliant to the Class B requirements of MIL-STD-883D.

Listed below are the SMDs for which Cypress is an approved source of supply. Please contact your local Cypress representative for the latest SMD update.

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 84036 | 09JX |  | CY6116A-45DMB | 24.6 DIP | D12 | 2K x 8 SRAM |
| 84036 | 09KX | CY7C128A-45KMB | 24 CP | K73 | $2 \mathrm{~K} \times 8$ SRAM |
| 84036 | 09LX | CY7C128A-45DMB | 24.3 DIP | D14 | 2K x 8 SRAM |
| 84036 | 09XX | CY6117A-45LMB | 32 R LCC | L55 | 2K x 8 SRAM |
| 84036 | 09YX | CY7C128A-45LMB | 24 R LCC | L53 | 2Kx 8 SRAM |
| 84036 | 093X | CY6116A-45LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 84036 | 11JX | CY6116A-55DMB | 24.6 DIP | D12 | $2 \mathrm{~K} \times 8$ SRAM |
| 84036 | 11KX | CY7C128A-55KMB | 24 CP | K73 | 2 Kx 8 SRAM |
| 84036 | 11LX | CY7C128A-55DMB | 24.3 DIP | D14 | 2K x 8 SRAM |
| 84036 | 11XX | CY6117A-55LMB | 32 R LCC | L55 | 2 Kx 8 SRAM |
| 84036 | 11YX | CY7C128A-55LMB | 24 R LCC | D14 | 2 Kx 8 SRAM |
| 84036 | 113X | CY6116A-55LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 84036 | 14JX | CY6116A-35DMB | 24.6 DIP | D12 | $2 \mathrm{~K} \times 8$ SRAM |
| 84036 | 14KX | CY7C128A-35KMB | 24 CP | K73 | 2K x 8 SRAM |
| 84036 | 14LX | CY7C128A-35DMB | 24.3 DIP | D14 | $2 \mathrm{~K} \times 8$ SRAM |
| 84036 | 14XX | CY6117A-35LMB | 32 R LCC | L55 | 2K x 8 SRAM |
| 84036 | 14YX | CY7C128A-35LMB | 24 R LCC | L53 | 2K x 8 SRAM |
| 84036 | 143X | CY6116A-35LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 84132 | 02RX | CY7C167A-45DMB | 20.3 DIP | D6 | 16K x 1 SRAM |
| 84132 | 02SX | CY7C167A - 45KMB | 20 CP | K71 | 16K x 1 SRAM |
| 84132 | 02YX | CY7C167A-45LMB | 20 R LCC | L51 | 16K x 1 SRAM |
| 84132 | 05RX | CY7C167A-35DMB | 20.3 DIP | D6 | 16K x 1 SRAM |
| 84132 | 05SX | CY7C167A-35KMB | 20 CP | K71 | 16K x 1 SRAM |
| 84132 | 05YX | CY7C167A - 35LMB | 20 R LCC | L51 | 16K x 1 SRAM |
| 5962-38294 | 09MTX | CY7C185A-55KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-38294 | 23MUX | CY7C185A-55LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-38294 | 09MXX | CY7C186A-55DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-38294 | 09MYX | CY7C186A-55LMB | 32 R LCC | L55 | 8K x 8 SRAM |
| 5962-38294 | 09MZX | CY7C185A-55DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-38294 | 11MTX | CY7C185A-45KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-38294 | 25MUX | CY7C185A-45LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-38294 | 11MXX | CY7C186A-45DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-38294 | 11MYX | CY7C186A-45LMB | 32 R LCC | L55 | 8K x 8 SRAM |
| 5962-38294 | 11MZX | CY7C185A-45DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-38294 | 13MTX | CY7C185A-35KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-38294 | 27MUX | CY7C185A-35LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-38294 | 13MXX | CY7C186A-35DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-38294 | 13MYX | CY7C186A-35LMB | 32 R LCC | L55 | 8K x 8 SRAM |
| 5962-38294 | 13MZX | CY7C185A-35DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-38294 | 15MTX | CY7C185A-25KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-38294 | 29MUX | CY7C185A-25LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-38294 | 15MXX | CY7C186A-25DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-38294 | 15MYX | CY7C186A-25LMB | 32 R LCC | L55 | 8K x 8 SRAM |
| 5962-38294 | 15MZX | CY7C185A-25DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-38294 | 17MTX | CY7C185A-20KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-38294 | 30MUX | CY7C185A-20LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-38294 | 17MXX | CY7C186A-20DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-38294 | 17MYX | CY7C186A-20LMB | 32 R LCC | L55 | 8K x 8 SRAM |
| 5962-38294 | 17MZX | CY7C185A-20DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-85525 | 05TX | CY7C185A-55KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-85525 | 05UX | CY7C185A-55LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-85525 | 05XX | CY7C186A-55DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-85525 | 05ZX | CY7C185A-55DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-85525 | 06TX | CY7C185A-45KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-85525 | 06UX | CY7C185A-45LMB | 28 R TLCC | L54 | 8Kx 8 SRAM |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-85525 | 06XX |  | CY7C186A-45DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-85525 | 06ZX | CY7C185A-45DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-85525 | 07TX | CY7C185A-35KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-85525 | 07UX | CY7C185A-35LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-85525 | 07XX | CY7C186A-35DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-85525 | 07ZX | CY7C185A-35DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-86015 | 01YX | CY7C187A-35DMB | 22.3 DIP | D10 | 64K x 1 SRAM |
| 5962-86015 | 01ZX | CY7C187A-35LMB | 22 R LCC | L52 | $64 \mathrm{~K} \times 1$ SRAM |
| 5962-86015 | 02YX | CY7C187AL-35DMB | 22.3 DIP | D10 | 64K x 1 SRAM |
| 5962-86015 | 02ZX | CY7C187AL-35LMB | 22 R LCC | L52 | $64 \mathrm{~K} \times 1$ SRAM |
| 5962-86015 | 03YX | CY7C187A-45DMB | 22.3 DIP | D10 | 64K x 1 SRAM |
| 5962-86015 | 03ZX | CY7C187A-45LMB | 22 R LCC | L52 | 64K x 1 SRAM |
| 5962-86015 | 04YX | CY7C187AL-45DMB | 22.3 DIP | D10 | $64 \mathrm{~K} \times 1$ SRAM |
| 5962-86015 | 04ZX | CY7C187AL-45LMB | 22 R LCC | L52 | $64 \mathrm{~K} \times 1$ SRAM |
| 5962-86705 | 12RX | CY7C168A-35DMB | 20.3 DIP | D6 | 4K x 4 SRAM |
| 5962-86705 | 12XX | CY7C168A-35LMB | 20 R LCC | L51 | 4K x 4 SRAM |
| 5962-86846 | 01VX | CY7C404-10DMB | 18.3 DIP | D4 | $64 \times 5$ FIFO |
| 5962-86846 | 012X | CY7C404-10LMB | 20 S LCC | L61 | $64 \times 5$ FIFO |
| 5962-86846 | 01XX | CY7C404-10KMB | 18 CP | K70 | $64 \times 5$ FIFO |
| 5962-86846 | 02VX | CY7C404-15DMB | 18.3 DIP | D4 | $64 \times 5$ FIFO |
| 5962-86846 | 022X | CY7C404-15LMB | 20 S LCC | L61 | $64 \times 5$ FIFO |
| 5962-86846 | 02XX | CY7C404-15KMB | 18 CP | K70 | $64 \times 5$ FIFO |
| 5962-86846 | 03VX | CY7C404-25DMB | 18.3 DIP | D4 | $64 \times 5$ FIFO |
| 5962-86846 | 032X | CY7C404-25LMB | 20 S LCC | L61 | $64 \times 5$ FIFO |
| 5962-86846 | 03XX | CY7C404-25KMB | 18 CP | K70 | $64 \times 5$ FIFO |
| 5962-86859 | 15KX | CY7C166AL-45KMB | 24 CP | K73 | 16K x 4 SRAM W/OE |
| 5962-86859 | 15LX | CY7C166AL-45DMB | 24.3 DIP | D14 | 16K x 4 SRAM W/OE |
| 5962-86859 | 15UX | CY7C166AL-45LMB | 28 R LCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 15XX | CY7C166AL-45LMB | 28 R TLCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 16KX | CY7C166A-45KMB | 24 CP | K73 | 16K x 4 SRAM W/OE |
| 5962-86859 | 16LX | CY7C166A-45DMB | 24.3 DIP | D14 | 16K x 4 SRAM W/OE |
| 5962-86859 | 16UX | CY7C166A-45LMB | 28 R LCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 16XX | CY7C166A-45LMB | 28 R TLCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 17KX | CY7C166AL-35KMB | 24 CP | K73 | 16K x 4 SRAM W/OE |
| 5962-86859 | 17LX | CY7C166AL-35DMB | 24.3 DIP | D14 | 16K x 4 SRAM W/OE |
| 5962-86859 | 17UX | CY7C166AL-35LMB | 28 R LCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 17XX | CY7C166AL-35LMB | 28 R TLCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 18KX | CY7C166A-35KMB | 24 CP | K73 | 16K x 4 SRAM W/OE |
| 5962-86859 | 18LX | CY7C166A-35DMB | 24.3 DIP | D14 | 16K x 4 SRAM W/OE |
| 5962-86859 | 18UX | CY7C166A-35LMB | 28 R LCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 18XX | CY7C166A-35LMB | 28 R TLCC | L54 | 16K x 4 SRAM W/OE |
| 5962-86859 | 21KX | CY7C164AL-45KMB | 24 CP | K73 | 16K x 4 SRAM |
| 5962-86859 | 21YX | CY7C164AL-45DMB | 22.3 DIP | D10 | 16K x 4 SRAM |
| 5962-86859 | 21ZX | CY7C164AL-45LMB | 22 R LCC | L52 | 16K x 4 SRAM |
| 5962-86859 | 22 KX | CY7C164A-45KMB | 24 CP | K73 | 16K x 4 SRAM |
| 5962-86859 | 22YX | CY7C164A-45DMB | 22.3 DIP | D10 | 16K x 4 SRAM |
| 5962-86859 | 22ZX | CY7C164A-45LMB | 22 R LCC | L52 | 16K x 4 SRAM |
| 5962-86859 | 23KX | CY7C164AL-35KMB | 24 CP | K73 | 16K x 4 SRAM |
| 5962-86859 | 23YX | CY7C164AL-35DMB | 22.3 DIP | D10 | 16K x 4 SRAM |
| 5962-86859 | 23ZX | CY7C164AL-35LMB | 22 R LCC | L52 | 16K x 4 SRAM |
| 5962-86859 | 24KX | CY7C164A-35KMB | 24 CP | K73 | 16K x 4 SRAM |
| 5962-86859 | 24YX | CY7C164A-35DMB | 22.3 DIP | D10 | 16K x 4 SRAM |
| 5962-86859 | 24ZX | CY7C164A-35LMB | 22 R LCC | L52 | 16K x 4 SRAM |
| 5962-86873 | 01XX | CY7C516-42DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-86873 | 01YX | CY7C516-42LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-86873 | 01ZX | CY7C516-42GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-86873 | 01UX | CY7C516-42FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-86873 | 02XX | CY7C516-55DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{\text {[3] }}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-86873 | 02YX |  | CY7C516-55LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-86873 | 02ZX | CY7C516-55GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-86873 | 02UX | CY7C516-55FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-86873 | 03XX | CY7C516-75DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-86873 | 03YX | CY7C516-75LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-86873 | 03ZX | CY7C516-75GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-86873 | 03UX | CY7C516-75FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-86875 | 03XX | CY7C130-55DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 03YX | CY7C130-55LMB | 48 LCC | L68 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 03ZX | CY7C131-55LMB | 52 LCC | L69 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 03UX | CY7C131-55FMB | 64 QFP | F90 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 04XX | CY7C130-45DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 04YX | CY7C130-45LMB | 48 LCC | L68 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 04ZX | CY7C131-45LMB | 52 LCC | L69 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 04UX | CY7C131-45FMB | 64 QFP | F90 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 11XX | CY7C140-55DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 11YX | CY7C140-55LMB | 48 LCC | L68 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-86875 | 11ZX | CY7C141-55LMB | 52 LCC | L69 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 11UX | CY7C141-55FMB | 64 QFP | F90 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 12XX | CY7C140-45DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 12YX | CY7C140-45LMB | 48 LCC | L68 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 12ZX | CY7C141-45LMB | 52 LCC | L69 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 12UX | CY7C141-45FMB | 64 QFP | F90 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 17XX | CY7C130-35DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 17YX | CY7C130-35LMB | 48 LCC | L68 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 17ZX | CY7C131-35LMB | 52 LCC | L69 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 18XX | CY7C140-35DMB | 48.6 DIP | D26 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 18YX | CY7C140-35LMB | 48 LCC | L68 | 1K x 8 Dual-Port SRAM |
| 5962-86875 | 18ZX | CY7C141-35LMB | 52 LCC | L69 | $1 \mathrm{~K} \times 8$ Dual-Port SRAM |
| 5962-87515 | 05KX | CY7C261-45TMB | 24 CP | T73 | 8K x 8 UV EPROM |
| 5962-87515 | 05LX | CY7C261-45WMB | 24.3 DIP | W14 | 8K x 8 UV EPROM |
| 5962-87515 | 053X | CY7C261-45QMB | 28 S LCC | Q64 | $8 \mathrm{~K} \times 8$ UV EPROM |
| 5962-87515 | 06KX | CY7C261-55TMB | 24 CP | T73 | $8 \mathrm{~K} \times 8$ UV EPROM |
| 5962-87515 | 06LX | CY7C261-55WMB | 24.3 DIP | W14 | $8 \mathrm{~K} \times 8$ UV EPROM |
| 5962-87515 | 063X | CY7C261-55QMB | 28 S LCC | Q64 | $8 \mathrm{~K} \times 8$ UV EPROM |
| 5962-87529 | 01KX | CY7C245-45TMB | 24 CP | T73 | 2K x 8 Registered UV PROM |
| 5962-87529 | 01LX | CY7C245-45WMB | 24.3 DIP | W14 | 2K x 8 Registered UV PROM |
| 5962-87529 | 013X | CY7C245-45QMB | 28 S LCC | Q64 | 2K x 8 Registered UV PROM |
| 5962-87529 | 02KX | CY7C245-35TMB | 24 CP | T73 | 2K x 8 Registered UV PROM |
| 5962-87529 | 02LX | CY7C245-35WMB | 24.3 DIP | W14 | 2K x 8 Registered UV PROM |
| 5962-87529 | 023X | CY7C245-35QMB | 28 S LCC | Q64 | 2K x 8 Registered UV PROM |
| 5962-87539 | 01KX | PALC22V10-25TMB | 24 CP | T73 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 01LX | PALC22V10-25WMB | 24.3 DIP | W14 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 013X | PALC22V10-25QMB | 28 S LCC | Q64 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 02KX | PALC22V10-30TMB | 24 CP | T73 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 02LX | PALC22V10-30WMB | 24.3 DIP | W14 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 023X | PALC22V10-30QMB | 28 S LCC | Q64 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 03KX | PALC22V10-40TMB | 24 CP | T73 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 03LX | PALC22V10-40WMB | 24.3 DIP | W14 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 033X | PALC22V10-40QMB | 28 S LCC | Q64 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 04KX | PALC22V10B-20TMB | 24 CP | T73 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 04LX | PALC22V10B-20WMB | 24.3 DIP | W14 | 24-Pin CMOS UV EPLD |
| 5962-87539 | 043X | PALC22V10B-20QMB | 28 S LCC | Q64 | 24-Pin CMOS UV EPLD |
| 5962-87650 | 01KX | CY7C291-50TMB | 24 CP | T73 | 2K x 8 UV EPROM |
| 5962-87650 | 01LX | CY7C291-50WMB | 24.3 DIP | W14 | $2 \mathrm{~K} \times 8$ UV EPROM |
| 5962-87650 | 013X | CY7C291-50QMB | 28 S LCC | Q64 | 2 Kx 8 UV EPROM |
| 5962-87650 | 03KX | CY7C291-35TMB | 24 CP | T73 | 2 Kx 8 UV EPROM |
| 5962-87650 | 03LX | CY7C291-35WMB | 24.3 DIP | W14 | 2Kx 8 UV EPROM |
| 5962-87650 | 033X | CY7C291-35QMB | 28 S LCC | Q64 | 2K x 8 UV EPROM |
| 5962-87651 | 01JX | CY7C282-45DMB | 24.6 DIP | D12 | 1K x 8 PROM |
| 5962-87651 | 01KX | CY7C281-45KMB | 24 CP | K73 | $1 \mathrm{~K} \times 8 \mathrm{PROM}$ |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-87651 | 01LX |  | CY7C281-45DMB | 24.3 DIP | D14 | 1K x 8 PROM |
| 5962-87651 | 013X | CY7C281-45LMB | 28 S LCC | L64 | 1K x 8 PROM |
| 5962-87686 | 01XX | CY7C517-42DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-87686 | 01YX | CY7C517-42LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-87686 | 01ZX | CY7C517-42GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-87686 | 01UX | CY7C517-42FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-87686 | 02XX | CY7C517-55DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-87686 | 02YX | CY7C517-55LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-87686 | 02ZX | CY7C517-55GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-87686 | 02UX | CY7C517-55FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-87686 | 03XX | CY7C517-75DMB | 64 DIP | D30 | $16 \times 16$ Multiplier |
| 5962-87686 | 03YX | CY7C517-75LMB | 68 S LCC | L81 | $16 \times 16$ Multiplier |
| 5962-87686 | 03ZX | CY7C517-75GMB | 68 PGA | G68 | $16 \times 16$ Multiplier |
| 5962-87686 | 03UX | CY7C517-75FMB | 64 Q FP | F90 | $16 \times 16$ Multiplier |
| 5962-87708 | 01QX | CY2910ADMB | 40.6 DIP | D18 | Microprogram Controller |
| 5962-87708 | 01UX | CY2910ALMB | 44 LCC | L67 | Microprogram Controller |
| 5962-87708 | 04QX | CY7C910-51DMB | 40.6 DIP | D18 | Microprogram Controller |
| 5962-87708 | 04UX | CY7C910-51LMB | 44 LCC | L67 | Microprogram Controller |
| 5962-87708 | 05QX | CY7C910-46DMB | 40.6 DIP | D18 | Microprogram Controller |
| 5962-87708 | 05UX | CY7C910-46LMB | 44 LCC | L67 | Microprogram Controller |
| 5962-88518 | 01LX | CY7C225-30DMB | 24.3 DIP | D14 | $512 \times 8$ Registered PROM |
| 5962-88518 | 013X | CY7C225-30LMB | 28 S LCC | L64 | $512 \times 8$ Registered PROM |
| 5962-88518 | 02LX | CY7C225-35DMB | 24.3 DIP | D14 | $512 \times 8$ Registered PROM |
| 5962-88518 | 023X | CY7C225-35LMB | 28 S LCC | L64 | $512 \times 8$ Registered PROM |
| 5962-88518 | 03LX | CY7C225-40DMB | 24.3 DIP | D14 | $512 \times 8$ Registered PROM |
| 5962-88518 | 033X | CY7C225-40LMB | 28 S LCC | L64 | $512 \times 8$ Registered PROM |
| 5962-88535 | 01QX | CY7C901-32DMB | 40.6 DIP | D18 | 4-Bit Slice |
| 5962-88535 | 01XX | CY7C901-32LMB | 44 LCC | L67 | 4-Bit Slice |
| 5962-88535 | 01YX | CY7C901-32FMB | 42 FP | F76 | 4-Bit Slice |
| 5962-88535 | 02QX | CY7C901-27DMB | 40.6 DIP | D18 | 4-Bit Slice |
| 5962-88535 | 02XX | CY7C901-27LMB | 44 LCC | L67 | 4-Bit Slice |
| 5962-88535 | 02YX | CY7C901-27FMB | 42 FP | F76 | 4-Bit Slice |
| 5962-88587 | 01VX | CY7C147-45DMB | 18.3 DIP | D4 | 4K x 1 SRAM |
| 5962-88587 | 01XX | CY7C147-45KMB | 18 CP | K70 | 4K x 1 SRAM |
| 5962-88587 | 01YX | CY7C147-45LMB | 18 R LCC | L50 | 4K x 1 SRAM |
| 5962-88587 | 02VX | CY7C147-35DMB | 18.3 DIP | D4 | 4K x 1 SRAM |
| 5962-88587 | 02XX | CY7C147-35KMB | 18 CP | K70 | 4K $\times 1$ SRAM |
| 5962-88587 | 02YX | CY7C147-35LMB | 18 R LCC | L50 | 4K x 1 SRAM |
| 5962-88588 | 01KX | CY7C150-35KMB | 24 CP | K73 | 1K x 4 SRAM with Reset |
| 5962-88588 | 01LX | CY7C150-35DMB | 24.3 DIP | D14 | 1K x 4 SRAM with Reset |
| 5962-88588 | 01XX | CY7C150-35LMB | 28 R LCC | L54 | 1K x 4 SRAM with Reset |
| 5962-88588 | 02KX | CY7C150-25KMB | 24 CP | K73 | 1K x 4 SRAM with Reset |
| 5962-88588 | 02LX | CY7C150-25DMB | 24.3 DIP | D14 | 1K x 4 SRAM with Reset |
| 5962-88588 | 02XX | CY7C150-25LMB | 28 R LCC | L54 | 1K x 4 SRAM with Reset |
| 5962-88588 | 03KX | CY7C150-15KMB | 24 CP | K73 | 1K x 4 SRAM with Reset |
| 5962-88588 | 03LX | CY7C150-15DMB | 24.3 DIP | D14 | 1K x 4 SRAM with Reset |
| 5962-88588 | 03XX | CY7C150-15LMB | 28 R LCC | L54 | 1K x 4 SRAM with Reset |
| 5962-88594 | 02WX | CY7C122-35DMB | 22.4 DIP | D8 | $256 \times 4$ SRAM |
| 5962-88594 | 02KX | CY7C122-35KMB | 24 CP | K73 | $256 \times 4$ SRAM |
| 5962-88594 | 03WX | CY7C122-25DMB | 22.4 DIP | D8 | $256 \times 4$ SRAM |
| 5962-88594 | 03KX | CY7C122-25KMB | 24 CP | K73 | $256 \times 4$ SRAM |
| 5962-88612 | 01XX | CY7C9116-99DMB | 52.8 DIP | D28 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 01YX | CY7C9116-99FMB | 64 FP | F90 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 01UX | CY7C9116-99LMB | 52 S LCC | L69 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 02XX | CY7C9116-75DMB | 52.8 DIP | D28 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 02YX | CY7C9116-75FMB | 64 FP | F90 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 02UX | CY7C9116-75LMB | 52 S LCC | L69 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 03XX | CY7C9116-65DMB | 52.8 DIP | D28 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 03YX | CY7C9116-65FMB | 64 FP | F90 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 03UX | CY7C9116-65LMB | 52 S LCC | L69 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 04XX | CY7C9116-40DMB | 52.8 DIP | D28 | 16-Bit Microprogrammed ALU |

SEMICONDUCTOR
DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-88612 | 04YX |  | CY7C9116-40FMB | 64 FP | F90 | 16-Bit Microprogrammed ALU |
| 5962-88612 | 04UX | CY7C9116-40LMB | 52 S LCC | L69 | 16-Bit Microprogrammed ALU |
| 5962-88636 | 01KX | CY7C235-40KMB | 24 CP | K73 | 1K x 8 Registered PROM |
| 5962-88636 | 01LX | CY7C235-40DMB | 24.3 DIP | D14 | 1K x 8 Registered PROM |
| 5962-88636 | 013X | CY7C235-40LMB | 28 S LCC | L64 | 1K x 8 Registered PROM |
| 5962-88636 | 02KX | CY7C235-30KMB | 24 CP | K73 | 1K x 8 Registered PROM |
| 5962-88636 | 02LX | CY7C235-30DMB | 24.3 DIP | D14 | 1K x 8 Registered PROM |
| 5962-88636 | 023X | CY7C235-30LMB | 28 S LCC | L64 | $1 \mathrm{~K} \times 8$ Registered PROM |
| 5962-88637 | 01KX | PLDC20G10-40KMB | 24 CP | K73 | Generic CMOS PLD |
| 5962-88637 | 01LX | PLDC20G10-40DMB | 24.3 DIP | D14 | Generic CMOS PLD |
| 5962-88637 | 013X | PLDC20G10-40LMB | 28 S LCC | L64 | Generic CMOS PLD |
| 5962-88637 | 02KX | PLDC20G10-30KMB | 24 CP | K73 | Generic CMOS PLD |
| 5962-88637 | 02LX | PLDC20G10-30DMB | 24.3 DIP | D14 | Generic CMOS PLD |
| 5962-88637 | 023X | PLDC20G10-30LMB | 28 S LCC | L64 | Generic CMOS PLD |
| 5962-88662 | 03UX | CY7C199-55LMB | 28 R LCC | L54 | 32K x 8 SRAM |
| 5962-88662 | 03XX | CY7C198-55DMB | 28.6 DIP | D16 | 32K x 8 SRAM |
| 5962-88662 | 03YX | CY7C198-55LMB | 32 R LCC | L55 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88662 | 03NX | CY7C199-55DMB | 28.3 DIP | D22 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88662 | 04UX | CY7C199-45LMB | 28 R LCC | L54 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88662 | 04XX | CY7C198-45DMB | 28.6 DIP | D16 | 32K x 8 SRAM |
| 5962-88662 | 04YX | CY7C198-45LMB | 32 R LCC | L55 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88662 | 04NX | CY7C199-45DMB | 28.3 DIP | D22 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88662 | 05NX | CY7C199-35DMB | 28.3 DIP | D22 | 32K x 8 SRAM |
| 5962-88662 | 06NX | CY7C199-25DMB | 28.3 DIP | D22 | $32 \mathrm{~K} \times 8$ SRAM |
| 5962-88669 | 02UX | CY7C429-65KMB | 28 CP | K74 | $2 \mathrm{~K} \times 9$ FIFO |
| 5962-88669 | 02XX | CY7C428-65DMB | 28.6 DIP | D16 | $2 \mathrm{~K} \times 9$ FIFO |
| 5962-88669 | 02YX | CY7C429-65DMB | 28.3 DIP | D22 | 2K x 9 FIFO |
| 5962-88669 | 02ZX | CY7C429-65LMB | 32 R LCC | L55 | 2 Kx 9 FIFO |
| 5962-88669 | 03UX | CY7C429-50KMB | 28 CP | K74 | 2Kx9 FIFO |
| 5962-88669 | 03XX | CY7C428-50DMB | 28.6 DIP | D16 | 2K x 9 FIFO |
| 5962-88669 | 03YX | CY7C429-50DMB | 28.3 DIP | D22 | 2K x 9 FIFO |
| 5962-88669 | 03ZX | CY7C429-50LMB | 32 R LCC | L55 | 2K x 9 FIFO |
| 5962-88669 | 04UX | CY7C429-40KMB | 28 CP | K74 | 2K x 9 FIFO |
| 5962-88669 | 04XX | CY7C428-40DMB | 28.6 DIP | D16 | 2Kx 9 FIFO |
| 5962-88669 | 04YX | CY7C429-40DMB | 28.3 DIP | D22 | 2K x 9 FIFO |
| 5962-88669 | 04ZX | CY7C429-40LMB | 32 R LCC | L55 | $2 \mathrm{~K} \times 9$ FIFO |
| 5962-88669 | 05UX | CY7C429-30KMB | 28 CP | K74 | $2 \mathrm{~K} \times 9$ FIFO |
| 5962-88669 | 05XX | CY7C428-30DMB | 28.6 DIP | D16 | $2 \mathrm{~K} \times 9$ FIFO |
| 5962-88669 | 05YX | CY7C429-30DMB | 28.3 DIP | D22 | 2 Kx 9 FIFO |
| 5962-88669 | 05ZX | CY7C429-30LMB | 32 R LCC | L55 | 2K x 9 FIFO |
| 5962-88670 | 01KX | PALC22V10-25KMB | 24 CP | K73 | 24-Pin CMOS PLD |
| 5962-88670 | 01LX | PALC22V10-25DMB | 24.3 DIP | D14 | 24-Pin CMOS PLD |
| 5962-88670 | 013X | PALC22V10-25LMB | 28 S LCC | L64 | 24-Pin CMOS PLD |
| 5962-88670 | 02KX | PALC22V10-30KMB | 24 CP | K73 | 24-Pin CMOS PLD |
| 5962-88670 | 02LX | PALC22V10-30DMB | 24.3 DIP | D14 | 24-Pin CMOS PLD |
| 5962-88670 | 023X | PALC22V10-30LMB | 28 S LCC | L64 | 24-Pin CMOS PLD |
| 5962-88670 | 03KX | PALC22V10-40KMB | 24 CP | K73 | 24-Pin CMOS PLD |
| 5962-88670 | 03LX | PALC22V10-40DMB | 24.3 DIP | D14 | 24-Pin CMOS PLD |
| 5962-88670 | 033X | PALC22V10-40LMB | 28 S LCC | L64 | 24-Pin CMOS PLD |
| 5962-88670 | 04KX | PALC22V10B-20KMB | 24 CP | K73 | 24-Pin CMOS PLD |
| 5962-88670 | 04LX | PALC22V10B-20DMB | 24.3 DIP | D14 | 24-Pin CMOS PLD |
| 5962-88670 | 043X | PALC22V10B-20LMB | 28 S LCC | L64 | 24-Pin CMOS PLD |
| 5962-88670 | 05KX | PALC22V10B-15KMB | 24 CP | K73 | 24-Pin CMOS PLD |
| 5962-88670 | 05LX | PALC22V10B-15DMB | 24.3 DIP | D14 | 24-Pin CMOS PLD |
| 5962-88670 | 053X | PALC22V10B-15LMB | 28 S LCC | L64 | 24-Pin CMOS PLD |
| 5962-88678 | 01RX | PALC16L8-40WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 01SX | PALC16L8-40TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 01XX | PALC16L8-40QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 02RX | PALC16R8-40WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 02SX | PALC16R8-40TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 02XX | PALC16R8-40QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD | SEMICONDUCTOR

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-88678 | 03RX |  | PALC16R6-40WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 03SX | PALC16R6-40TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 03XX | PALC16R6-40QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 04RX | PALC16R4-40WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 04SX | PALC16R4-40TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 04XX | PALC16R4-40QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 05RX | PALC16L8-30WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 05SX | PALC16L8-30TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 05XX | PALC16L8-30QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 06RX | PALC16R8-30WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 06SX | PALC16R8-30TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 06XX | PALC16R8-30QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 07RX | PALC16R6-30WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 07SX | PALC16R6-30TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 07XX | PALC16R6-30QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 08RX | PALC16R4-30WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 08SX | PALC16R4-30TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 08XX | PALC16R4-30QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 09RX | PALC16L8-20WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 09SX | PALC16L8-20TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 09XX | PALC16L8-20QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 10RX | PALC16R8-20WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 10SX | PALC16R8-20TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 10XX | PALC16R8-20QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 11RX | PALC16R6-20WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 11SX | PALC16R6-20TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 11XX | PALC16R6-20QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 12RX | PALC16R4-20WMB | 20.3 DIP | W6 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 12SX | PALC16R4-20TMB | 20 CP | T71 | 20-Pin CMOS UV EPLD |
| 5962-88678 | 12XX | PALC16R4-20QMB | 20 S LCC | Q61 | 20-Pin CMOS UV EPLD |
| 5962-88680 | 01LX | CY7C293A-50WMB | 24.3 DIP | W14 | 2K x 8 UV EPROM |
| 5962-88680 | 01KX | CY7C293A-50TMB | 24 CP | T73 | 2K x 8 UV EPROM |
| 5962-88680 | 013X | CY7C293A-50QMB | 28 S LCC | Q64 | 2K x 8 UV EPROM |
| 5962-88680 | 02LX | CY7C293A-35WMB | 24.3 DIP | W14 | 2K x 8 UV EPROM |
| 5962-88680 | 02KX | CY7C293A-35TMB | 24 CP | T73 | 2K x 8 UV EPROM |
| 5962-88680 | 023X | CY7C293A-35QMB | 28 S LCC | Q64 | 2K x 8 UV EPROM |
| 5962-88680 | 03LX | CY7C293A-30WMB | 24.3 DIP | W14 | 2K x 8 UV EPROM |
| 5962-88680 | 03KX | CY7C293A-30TMB | 24 CP | T73 | 2K x 8 UV EPROM |
| 5962-88680 | 033X | CY7C293A-30QMB | 28 S LCC | Q64 | 2K x 8 UV EPROM |
| 5962-88680 | 04LX | CY7C293A-25WMB | 24.3 DIP | W14 | 2K x 8 UV EPROM |
| 5962-88680 | 04KX | CY7C293A-25TMB | 24 CP | T73 | 2K x 8 UV EPROM |
| 5962-88680 | 043X | CY7C293A-25QMB | 28 S LCC | Q64 | 2K x 8 UV EPROM |
| 5962-88681 | 01LX | CY7C194-35DMB | 24.3 DIP | D14 | 64K x 4 SRAM |
| 5962-88681 | 01XX | CY7C194-35LMB | 28 R LCC | L54 | 64K x 4 SRAM |
| 5962-88681 | 02LX | CY7C194-45DMB | 24.3 DIP | D14 | 64K x 4 SRAM |
| 5962-88681 | 02XX | CY7C194-45LMB | 28 R LCC | L54 | 64K x 4 SRAM |
| 5962-88713 | 01RX | PALC16L8-40DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 01SX | PALC16L8-40KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 01XX | PALC16L8-40LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 02RX | PALC16R8-40DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 02SX | PALC16R8-40KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 02XX | PALC16R8-40LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 03RX | PALC16R6-40DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 03SX | PALC16R6-40KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 03XX | PALC16R6-40LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 04RX | PALC16R4-40DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 04SX | PALC16R4-40KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 04XX | PALC16R4-40LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 05RX | PALC16L8-30DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 05SX | PALC16L8-30KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 05XX | PALC16L8-30LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 06RX | PALC16R8-30DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-88713 | 06SX |  | PALC16R8-30KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 06XX | PALC16R8-30LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 07RX | PALC16R6-30DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 07SX | PALC16R6-30KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 07XX | PALC16R6-30LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 08RX | PALC16R4-30DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 08SX | PALC16R4-30KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 08XX | PALC16R4-30LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 09RX | PALC16L8-20DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 09SX | PALC16L8-20KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 09XX | PALC16L8-20LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 10RX | PALC16R8-20DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 10SX | PALC16R8-20KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 10XX | PALC16R8-20LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 11RX | PALC16R6-20DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 11SX | PALC16R6-20KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 11XX | PALC16R6-20LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88713 | 12RX | PALC16R4-20DMB | 20.3 DIP | D6 | 20-Pin CMOS PLD |
| 5962-88713 | 12SX | PALC16R4-20KMB | 20 CP | K71 | 20-Pin CMOS PLD |
| 5962-88713 | 12XX | PALC16R4-20LMB | 20 S LCC | L61 | 20-Pin CMOS PLD |
| 5962-88725 | 01LX | CY7C197-35DMB | 24.3 DIP | D14 | 256K x 1 SRAM |
| 5962-88725 | 01XX | CY7C197-35LMB | 28 R LCC | L54 | 256K x 1 SRAM |
| 5962-88725 | 02LX | CY7C197-45DMB | 24.3 DIP | D14 | 256K x 1 SRAM |
| 5962-88725 | 02XX | CY7C197-45LMB | 28 R LCC | L54 | 256K x 1 SRAM |
| 5962-88725 | 05XX | CY7C197-25DMB | 24.3 DIP | D14 | $256 \mathrm{~K} \times 1$ SRAM |
| 5962-88725 | 05LX | CY7C197-25LMB | 28 R LCC | L54 | $256 \mathrm{~K} \times 1$ SRAM |
| 5962-88733 | 01XX | CY7C510-55DMB | 64 DIP | D30 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 01YX | CY7C510-55LMB | 68 S LCC | L81 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 01ZX | CY7C510-55GMB | 68 PGA | G68 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 02XX | CY7C510-65DMB | 64 DIP | D30 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 02YX | CY7C510-65LMB | 68 S LCC | L81 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 02ZX | CY7C510-65GMB | 68 PGA | G68 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 03XX | CY7C510-75DMB | 64 DIP | D30 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 03YX | CY7C510-75LMB | 68 S LCC | L81 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88733 | 03ZX | CY7C510-75GMB | 68 PGA | G68 | $16 \times 16 \mathrm{MAC}$ |
| 5962-88734 | 02JX | CY7C292A-45DMB | 24.6 DIP | D12 | 2K x 8 EPROM |
| 5962-88734 | 02KX | CY7C291A-45KMB | 24 CP | K73 | 2K x 8 EPROM |
| 5962-88734 | 02LX | CY7C291A-45DMB | 24.3 DIP | D14 | 2 Kx 8 EPROM |
| 5962-88734 | 023X | CY7C291A-45LMB | 28 S LCC | L64 | 2 Kx 8 EPROM |
| 5962-88734 | 03JX | CY7C292A-35DMB | 24.6 DIP | D12 | $2 \mathrm{~K} \times 8$ EPROM |
| 5962-88734 | 03KX | CY7C291A-35KMB | 24 CP | K73 | 2 Kx 8 EPROM |
| 5962-88734 | 03LX | CY7C291A-35DMB | 24.3 DIP | D14 | 2Kx8EPROM |
| 5962-88734 | 033X | CY7C291A-35LMB | 28 S LCC | L64 | 2Kx8EPROM |
| 5962-88734 | 04JX | CY7C292A-25DMB | 24.6 DIP | D12 | $2 \mathrm{~K} \times 8$ EPROM |
| 5962-88734 | 04KX | CY7C291A-25KMB | 24 CP | K73 | 2K x 8 EPROM |
| 5962-88734 | 04LX | CY7C291A-25DMB | 24.3 DIP | D14 | $2 \mathrm{~K} \times 8$ EPROM |
| 5962-88734 | 043X | CY7C291A-25LMB | 28 S LCC | L64 | $2 \mathrm{~K} \times 8$ EPROM |
| 5962-88735 | 01KX | CY7C245-45KMB | 24 CP | K73 | 2K x 8 Registered PROM |
| 5962-88735 | 01LX | CY7C245-45DMB | 24.3 DIP | D14 | 2K x 8 Registered PROM |
| 5962-88735 | 013X | CY7C245-45LMB | 28 S LCC | L64 | 2K x 8 Registered PROM |
| 5962-88735 | 02KX | CY7C245-35KMB | 24 CP | K73 | 2K x 8 Registered PROM |
| 5962-88735 | 02LX | CY7C245-35DMB | 24.3 DIP | D14 | 2K x 8 Registered PROM |
| 5962-88735 | 023X | CY7C245-35LMB | 28 S LCC | L64 | 2K x 8 Registered PROM |
| 5962-88735 | 03KX | CY7C245A-35KMB | 24 CP | K73 | 2K x 8 Registered PROM |
| 5962-88735 | 03LX | CY7C245A-35DMB | 24.3 DIP | D14 | 2K x 8 Registered PROM |
| 5962-88735 | 033X | CY7C245A-35LMB | 28 S LCC | L64 | 2K x 8 Registered PROM |
| 5962-88735 | 04KX | CY7C245A-25KMB | 24 CP | K73 | 2K x 8 Registered PROM |
| 5962-88735 | 04LX | CY7C245A-25DMB | 24.3 DIP | D14 | 2K x 8 Registered PROM |
| 5962-88735 | 043X | CY7C245A-25LMB | 28 S LCC | L64 | 2K x 8 Registered PROM |
| 5962-89517 | 01XX | CY7C9101-45DMB | 64 DIP | D30 | 16-Bit Slice |
| 5962-89517 | 01YX | CY7C9101-45LMB | 68 S LCC | L81 | 16-Bit Slice |

## DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-89517 | 01ZX |  | CY7C9101-45GMB | 68 PGA | G68 | 16-Bit Slice |
| 5962-89517 | 01UX | CY7C9101-45FMB | 64 Q FP | F90 | 16-Bit Slice |
| 5962-89517 | 02XX | CY7C9101-35DMB | 64 DIP | D30 | 16-Bit Slice |
| 5962-89517 | 02YX | CY7C9101-35LMB | 68 S LCC | L81 | 16-Bit Slice |
| 5962-89517 | 02ZX | CY7C9101-35GMB | 68 PGA | G68 | 16-Bit Slice |
| 5962-89517 | 02UX | CY7C9101-35FMB | 64 Q FP | F90 | 16-Bit Slice |
| 5962-89523 | 01EX | CY7C403-10DMB | 16.3 DIP | D2 | $64 \times 4$ FIFO |
| 5962-89523 | 012X | CY7C403-10LMB | 20 S LCC | L61 | $64 \times 4$ FIFO |
| 5962-89523 | 02EX | CY7C403-15DMB | 16.3 DIP | D2 | $64 \times 4$ FIFO |
| 5962-89523 | 022X | CY7C403-15LMB | 20 S LCC | L61 | $64 \times 4$ FIFO |
| 5962-89537 | 01UX | CY7C251-65QMB | 32 R LCC | Q55 | 16 K x 8 UV EPROM |
| 5962-89537 | 01YX | CY7C251-65WMB | 28.3 DIP | W22 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89537 | 01ZX | CY7C251-65TMB | 28 CP | T74 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89537 | 02UX | CY7C251-55QMB | 32 RLCC | Q55 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89537 | 02YX | CY7C251-55WMB | 28.3 DIP | W22 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89537 | 02ZX | CY7C251-55TMB | 28 CP | T74 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89538 | 01UX | CY7C254-65QMB | 32 R LCC | Q55 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89538 | 01XX | CY7C254-65WMB | 28.6 DIP | W16 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89538 | 01ZX | CY7C254-65TMB | 28 CP | T74 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89538 | 02UX | CY7C254-55QMB | 32 R LCC | Q55 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89538 | 02XX | CY7C254-55WMB | 28.6 DIP | W16 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89538 | 02ZX | CY7C254-55TMB | 28 CP | T74 | $16 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89546 | 01XX | CY7C330-28WMB | 28.3 DIP | W22 | PLD State Machine |
| 5962-89546 | 01YX | CY7C330-28TMB | 28 CP | T74 | PLD State Machine |
| 5962-89546 | 013X | CY7C330-28QMB | 28 S LCC | Q64 | PLD State Machine |
| 5962-89546 | 02XX | CY7C330-40WMB | 28.3 DIP | W22 | PLD State Machine |
| 5962-89546 | 02YX | CY7C330-40TMB | 28 CP | T74 | PLD State Machine |
| 5962-89546 | 023X | CY7C330-400MB | 28 S LCC | Q64 | PLD State Machine |
| 5962-89546 | 03XX | CY7C330-50WMB | 28.3 DIP | W22 | PLD State Machine |
| 5962-89546 | 03YX | CY7C330-50TMB | 28 CP | T74 | PLD State Machine |
| 5962-89546 | 033X | CY7C330-50QMB | 28 S LCC | Q64 | PLD State Machine |
| 5962-89661 | 01XX | CY7C409A-15DMB | 28.3 DIP | D22 | $64 \times 9$ FIFO |
| 5962-89661 | 01YX | CY7C409A-15KMB | 28 CP | K74 | $64 \times 9$ FIFO |
| 5962-89661 | 013X | CY7C409A-15LMB | 28 S LCC | L64 | $64 \times 9$ FIFO |
| 5962-89661 | 02XX | CY7C409A-25DMB | 28.3 DIP | D22 | $64 \times 9$ FIFO |
| 5962-89661 | 02YX | CY7C409A-25KMB | 28 CP | K74 | $64 \times 9$ FIFO |
| 5962-89661 | 023X | CY7C409A-25LMB | 28 S LCC | L64 | $64 \times 9$ FIFO |
| 5962-89664 | 01XX | CY7C408A-15DMB | 28.3 DIP | D22 | $64 \times 8$ FIFO |
| 5962-89664 | 01YX | CY7C408A-15KMB | 28 CP | K74 | $64 \times 8$ FIFO |
| 5962-89664 | 013X | CY7C408A-15LMB | 28 S LCC | L64 | $64 \times 8$ FIFO |
| 5962-89664 | 02XX | CY7C408A-25DMB | 28.3 DIP | D22 | $64 \times 8$ FIFO |
| 5962-89664 | 02YX | CY7C408A-25KMB | 28 CP | K74 | $64 \times 8$ FIFO |
| 5962-89664 | 023X | CY7C408A-25LMB | 28 S LCC | L64 | $64 \times 8$ FIFO |
| 5962-89690 | 01JX | CY6116A-25DMB | 24.6 DIP | D12 | 2K x 8 SRAM |
| 5962-89690 | 01KX | CY7C128A-25KMB | 24 CP | K73 | 2K x 8 SRAM |
| 5962-89690 | 01LX | CY7C128A-25DMB | 24.3 DIP | D14 | $2 \mathrm{~K} \times 8$ SRAM |
| 5962-89690 | 01XX | CY6117A-25LMB | 32 R LCC | L55 | 2K x 8 SRAM |
| 5962-89690 | 01YX | CY7C128A-25LMB | 24 R LCC | L53 | 2K x 8 SRAM |
| 5962-89690 | 013X | CY6116A-25LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 5962-89690 | 02JX | CY6116A-20DMB | 24.6 DIP | D12 | 2Kx8 SRAM |
| 5962-89690 | 02KX | CY7C128A-20KMB | 24 CP | K73 | 2K x 8 SRAM |
| 5962-89690 | 02LX | CY7C128A-20DMB | 24.3 DIP | D14 | 2Kx 8 SRAM |
| 5962-89690 | 02XX | CY6117A-20LMB | 32 R LCC | L55 | 2K x 8 SRAM |
| 5962-89690 | 02YX | CY7C128A-20LMB | 24 R LCC | L53 | 2K x 8 SRAM |
| 5962-89690 | 023X | CY6116A-20LMB | 28 S LCC | L64 | 2K x 8 SRAM |
| 5962-89691 | 02TX | CY7C185A-25KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-89691 | 02UX | CY7C185A-25LMB | 28 R TLCC | L54 | 8K x 8 SRAM |
| 5962-89691 | 02XX | CY7C186A-25DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-89691 | 02ZX | CY7C185A-25DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-89691 | 04TX | CY7C185A-20KMB | 28 CP | K74 | 8K x 8 SRAM |
| 5962-89691 | 04UX | CY7C185A-20LMB | 28 R TLCC | L54 | 8K x 8 SRAM |

SEMICONDUCTOR
DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-89691 | 04XX |  | CY7C186A-20DMB | 28.6 DIP | D16 | 8K x 8 SRAM |
| 5962-89691 | 04ZX | CY7C185A-20DMB | 28.3 DIP | D22 | 8K x 8 SRAM |
| 5962-89692 | 02KX | CY7C164A-25KMB | 24 CP | K73 | 16K x 4 SRAM |
| 5962-89692 | 02YX | CY7C164A-25DMB | 22.3 DIP | D10 | 16K x 4 SRAM |
| 5962-89692 | 02ZX | CY7C164A-25LMB | 22 R LCC | L52 | 16K x 4 SRAM |
| 5962-89692 | 04KX | CY7C164A-20KMB | 24 CP | K73 | 16K x 4 SRAM |
| 5962-89692 | 04YX | CY7C164A-20DMB | 22.3 DIP | D10 | 16K x 4 SRAM |
| 5962-89692 | 04ZX | CY7C164A-20LMB | 22 R LCC | L52 | 16K x 4 SRAM |
| 5962-89694 | 01EX | CY7C190-25DMB | 16.3 DIP | D2 | $16 \times 4$ SRAM |
| 5962-89694 | 01FX | CY7C190-25KMB | 16 CP | K69 | $16 \times 4$ SRAM |
| 5962-89694 | 01XX | CY7C190-25LMB | 20 S LCC | L61 | $16 \times 4$ SRAM |
| 5962-89712 | 01UX | CY7C162A-45LMB | 28 R LCC | L54 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 01XX | CY7C162A-45DMB | 28.3 DIP | D22 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 01YX | CY7C162A-45KMB | 28 CP | K74 | $16 \mathrm{~K} \times 4$ SRAM with Separate I/O |
| 5962-89712 | 01ZX | CY7C162A-45LMB | 28 R TLCC | L54 | $16 \mathrm{~K} \times 4$ SRAM with Separate I/O |
| 5962-89712 | 02UX | CY7C162A-35LMB | 28 R LCC | L54 | $16 \mathrm{~K} \times 4$ SRAM with Separate I/O |
| 5962-89712 | 02XX | CY7C162A-35DMB | 28.3 DIP | D22 | $16 \mathrm{~K} \times 4$ SRAM with Separate I/O |
| 5962-89712 | 02YX | CY7C162A-35KMB | 28 CP | K74 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 02ZX | CY7C162A-35LMB | 28 R TLCC | L54 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 03UX | CY7C162A-25LMB | 28 R LCC | L54 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 03XX | CY7C162A-25DMB | 28.3 DIP | D22 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 03YX | CY7C162A-25KMB | 28 CP | K74 | $16 \mathrm{~K} \times 4$ SRAM with Separate I/O |
| 5962-89712 | 03ZX | CY7C162A-25LMB | 28 R TLCC | L54 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 04UX | CY7C162A-20LMB | 28 R LCC | L54 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 04XX | CY7C162A-20DMB | 28.3 DIP | D22 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 04YX | CY7C162A-20KMB | 28 CP | K74 | 16K x 4 SRAM with Separate I/O |
| 5962-89712 | 04ZX | CY7C162A-20LMB | 28 R TLCC | L54 | 16K x 4 SRAM with Separate I/O |
| 5962-89815 | 01LX | CY7C245A-35WMB | 24.3 DIP | W14 | 2K x 8 Registered UV EPROM |
| 5962-89815 | 01KX | CY7C245A-35TMB | 24 CP | T73 | 2K x 8 Registered UV EPROM |
| 5962-89815 | 013X | CY7C245A-35QMB | 28 S LCC | Q64 | $2 \mathrm{~K} \times 8$ Registered UV EPROM |
| 5962-89815 | 02LX | CY7C245A-25WMB | 24.3 DIP | W14 | $2 \mathrm{~K} \times 8$ Registered UV EPROM |
| 5962-89815 | 02KX | CY7C245A-25TMB | 24 CP | T73 | 2K x 8 Registered UV EPROM |
| 5962-89815 | 023X | CY7C245A-25QMB | 28 S LCC | Q64 | $2 \mathrm{~K} \times 8$ Registered UV EPROM |
| 5962-89815 | 03LX | CY7C245A-18WMB | 24.3 DIP | W14 | 2K x 8 Registered UV EPROM |
| 5962-89815 | 03KX | CY7C245A-18TMB | 24 CP | T73 | 2K x 8 Registered UV EPROM |
| 5962-89815 | 033X | CY7C245A-18QMB | 28 S LCC | Q64 | 2K x 8 Registered UV EPROM |
| 5962-89817 | 01XX | CY7C271-55WMB | 28.3 DIP | W16 | $32 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89817 | 01YX | CY7C271-55TMB | 28 CP | T74 | $32 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89817 | 01ZX | CY7C271-55QMB | 32 R LCC | Q55 | $32 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89817 | 02XX | CY7C271-45WMB | 28.3 DIP | W16 | $32 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89817 | 02YX | CY7C271-45TMB | 28 CP | T74 | $32 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89817 | 02ZX | CY7C271-45QMB | 32 R LCC | Q55 | $32 \mathrm{~K} \times 8$ UV EPROM |
| 5962-89855 | 01MXX | CY7C331-40DMB | 28.3 DIP | D22 | Asynchronous PLD |
| 5962-89855 | 01MYX | CY7C331-40KMB | 28 CP | K74 | Asynchronous PLD |
| 5962-89855 | 01MZX | CY7C331-40YMB | 28 S JCQ | Y64 | Asynchronous PLD |
| 5962-89855 | 01M3X | CY7C331-40LMB | 28 S LCC | L64 | Asynchronous PLD |
| 5962-89855 | 02MXX | CY7C331-30DMB | 28.3 DIP | D22 | Asynchronous PLD |
| 5962-89855 | 02MYX | CY7C331-30KMB | 28 CP | K74 | Asynchronous PLD |
| 5962-89855 | 02MZX | CY7C331-30YMB | 28 S JCQ | Y64 | Asynchronous PLD |
| 5962-89855 | 02M3X | CY7C331-30LMB | 28 S LCC | L64 | Asynchronous PLD |
| 5962-89855 | 03MXX | CY7C331-25DMB | 28.3 DIP | D22 | Asynchronous PLD |
| 5962-89855 | 03MYX | CY7C331-25KMB | 28 CP | K74 | Asynchronous PLD |
| 5962-89855 | 03MZX | CY7C331-25YMB | 28 S JCQ | Y64 | Asynchronous PLD |
| 5962-89855 | 03M3X | CY7C331-25LMB | 28 S LCC | L64 | Asynchronous PLD |
| 5962-89863 | 02UX | CY7C421-65KMB | 28 CP | K74 | $512 \times 9$ FIFO |
| 5962-89863 | 02XX | CY7C420-65DMB | 28.6 DIP | D16 | $512 \times 9$ FIFO |
| 5962-89863 | 02YX | CY7C421-65DMB | 28.3 DIP | D22 | $512 \times 9$ FIFO |
| 5962-89863 | 02ZX | CY7C421-65LMB | 32 R LCC | L55 | $512 \times 9$ FIFO |
| 5962-89863 | 03UX | CY7C421-50KMB | 28 CP | K74 | $512 \times 9$ FIFO |
| 5962-89863 | 03XX | CY7C420-50DMB | 28.6 DIP | D16 | $512 \times 9$ FIFO |
| 5962-89863 | 03YX | CY7C421-50DMB | 28.3 DIP | D22 | $512 \times 9$ FIFO |

DESC SMD (Standardized Military Drawing) Approvals ${ }^{[1]}$ (continued)

| SMD Number |  | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |
| 5962-89863 | 03ZX |  | CY7C421-50LMB | 32 R LCC | L55 | $512 \times 9$ FIFO |
| 5962-89863 | 04UX | CY7C421-40KMB | 28 CP | K74 | $512 \times 9$ FIFO |
| 5962-89863 | 04XX | CY7C420-40DMB | 28.6 DIP | D16 | $512 \times 9$ FIFO |
| 5962-89863 | 04YX | CY7C421-40DMB | 28.3 DIP | D22 | $512 \times 9$ FIFO |
| 5962-89863 | 04ZX | CY7C421-40LMB | 32 R LCC | L55 | $512 \times 9$ FIFO |
| 5962-89863 | 05UX | CY7C421-30KMB | 28 CP | K74 | $512 \times 9$ FIFO |
| 5962-89863 | 05XX | CY7C420-30DMB | 28.6 DIP | D16 | $512 \times 9$ FIFO |
| 5962-89863 | 05YX | CY7C421-30DMB | 28.3 DIP | D22 | $512 \times 9$ FIFO |
| 5962-89863 | 05ZX | CY7C421-30LMB | 32 R LCC | L55 | $512 \times 9$ FIFO |
| 5962-89863 | 06UX | CY7C421-25KMB | 28 CP | K74 | $512 \times 9$ FIFO |
| 5962-89863 | 06XX | CY7C420-25DMB | 28.6 DIP | D16 | $512 \times 9$ FIFO |
| 5962-89863 | 06YX | CY7C421-25DMB | 28.3 DIP | D22 | $512 \times 9$ FIFO |
| 5962-89863 | 06ZX | CY7C421-25LMB | 32 R LCC | L55 | $512 \times 9$ FIFO |
| 5962-89892 | 02KX | CY7C166A-25KMB | 24 CP | K73 | 16K x 4 SRAM w/OE |
| 5962-89892 | 02LX | CY7C166A-25DMB | 24.3 DIP | D14 | 16K x 4 SRAM w/OE |
| 5962-89892 | 02XX | CY7C166A-25LMB | 28 R LCC | L54 | 16K x 4 SRAM w/OE |
| 5962-89892 | 02YX | CY7C166A-25LMB | 28 R TLCC | L54 | 16K x 4 SRAM w/OE |
| 5962-89892 | 04KX | CY7C166A-20KMB | 24 CP | K73 | 16K x 4 SRAM w/OE |
| 5962-89892 | 04LX | CY7C166A-20DMB | 24.3 DIP | D14 | 16K x 4 SRAM w/OE |
| 5962-89892 | 04XX | CY7C166A-20LMB | 28 R LCC | L54 | 16K x 4 SRAM w/OE |
| 5962-89892 | 04YX | CY7C166A-20LMB | 28 R TLCC | L54 | 16K x 4 SRAM w/OE |
| 5962-90573 | 01LX | CY10E301-5DMB | 24.3 DIP | D14 | 16 P 4 ECL PLD |
| 5962-90573 | 01XX | CY10E301-5YMB | 28 S LCC | Y64 | 16 P 4 ECL PLD |
| 5962-90573 | 02LX | CY10E302-4DMB | 24.3 DIP | D14 | 16 P 4 ECL PLD |
| 5962-90573 | 02XX | CY10E302-4YMB | 28 S LCC | Y64 | 16 P 4 ECL PLD |
| 5962-90754 | 01MXX | CY7C331-40WMB | 28.3 DIP | W22 | Asynchronous UV PLD |
| 5962-90754 | 01MYX | CY7C331-40TMB | 28 CP | T74 | Asynchronous UV PLD |
| 5962-90754 | 01MZX | CY7C331-40HMB | 28 S JCQ | H64 | Asynchronous UV PLD |
| 5962-90754 | 01M3X | CY7C331-40QMB | 28 S LCC | Q64 | Asynchronous UV PLD |
| 5962-90754 | 02MXX | CY7C331-30WMB | 28.3 DIP | W22 | Asynchronous UV PLD |
| 5962-90754 | 02MYX | CY7C331-30TMB | 28 CP | T74 | Asynchronous UV PLD |
| 5962-90754 | 02MZX | CY7C331-30HMB | 28 S JCQ | H64 | Asynchronous UV PLD |
| 5962-90754 | 02M3X | CY7C331-30QMB | 28 S LCC | Q64 | Asynchronous UV PLD |
| 5962-90754 | 03MXX | CY7C331-25WMB | 28.3 DIP | W22 | Asynchronous UV PLD |
| 5962-90754 | 03MYX | CY7C331-25TMB | 28 CP | T74 | Asynchronous UV PLD |
| 5962-90754 | 03MZX | CY7C331-25HMB | 28 S JCQ | H64 | Asynchronous UV PLD |
| 5962-90754 | 03M3X | CY7C331-25QMB | 28 S LCC | Q64 | Asynchronous UV PLD |

Notes:

1. Devices listed have been approved by DESC for the SMD indicated as of the date of publication. Contact your local Cypress representative, or the Cypress SMD Hotline at 408/943-2716, for the latest update.
2. Use the SMD part number as the ordering code.
3. Package: $\quad 24.3$ DIP $=24$-pin $0.300^{\prime \prime}$ DIP;
24.6 DIP $=24$-pin $0.600^{\prime \prime}$ DIP;
$28 \mathrm{RLCC}=28$ terminal rectangular LCC ,
$\mathrm{S}=$ Square LCC, TLCC $=$ Thin LCC
$24 \mathrm{CP}=24$-pin ceramic flatpack (Configuration 1); FP = brazed flatpack;
PGA $=$ Pin Grid Array .

JAN M38510 Qualifications

| JAN Number | Cypress ${ }^{[2]}$ Part Number | Package ${ }^{[3]}$ |  | Product Description | Qualification Status |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Type |  |  |
| JM 38510/28901BVA | CY7C147-35DMB | 18.3 DIP | D4 | 4K x 1 SRAM | Qualified |
| JM 38510/28901BYA | CY7C147-35KMB | 18 CP | K70 | 4K x 1 SRAM | Qualified |
| JM 38510/28903BVA | CY2147-55DMB | 18.3 DIP | D4 | 4K x 1 SRAM | Qualified |
| JM 38510/28903BYA | CY2147-55KMB | 18 CP | K70 | 4K x 1 SRAM | Qualified |
| JM 38510/28902BVA | CY7C148-35DMB | 18.3 DIP | D4 | 1K x 4 SRAM | Qualified |
| JM 38510/28902BYA | CY7C148-35KMB | 18 CP | K70 | 1K x 4 SRAM | Qualified |
| JM 38510/28904BVA | CY2148-55DMB | 18.3 DIP | D4 | 1K x 4 SRAM | Qualified |
| JM 38510/28904BYA | CY2148-55KMB | 18 CP | K70 | 1K x 4 SRAM | Qualified |

## SMD Ordering Information



## Cypress Military Marking Information

Manufacturer's identification:
Cypress Logo, CYPRESS, CYP, and CY are trademarks of Cypress Semiconductor Corporation.
Manufacturer's designating symbol or CAGE CODE:
Designating symbol $=$ CETK or ETK
CAGE CODE/FSCM Number $=65786$

In general, the codes for all products (except modules) follow the format below.

e.g., CY7C128A-35DMB, PALC16R8-20DMB

Cypress FSCM \#65786

The codes for module products follow the the format below.

| PREFIX | DEVICE |
| :---: | :---: |
| $\Gamma_{\text {CYM }}$ | SUFFIX |
| 1420 | $\Gamma_{\text {HD }-25 ~ M ~ B ~}^{4}$ |

PROCESSING
B $=$ MILITARY STANDARD 883
$=$ STANDARD
TEMPERATURE RANGE
$\mathrm{M}=-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$

SPEED

CONFIGURATION
D = DUAL-IN-LINE
$\mathrm{G}=$ PIN GRID ARRAY

TYPE
$\mathrm{H}=$ HERMETIC

## Cypress FSCM \#65786



Section Contents

## Design and Programming Tools

Page Number

| Device Number | Description |  |
| :---: | :---: | :---: |
| CY3101 | PLD ToolKit | 13-1 |
| CY3102 | Warp1 PLD Compiler | 13-3 |
| CY3200 | PLDS-MAX+PLUS Design System | 13-5 |
| CY3210 | PLS-EDIF Bidirectional Netlist Interface | 13-10 |
| CY3220 | MAX+PLUS II Design System . | 13-17 |
| CY3300 | QuickPro II . | 13-22 |



## CY3101

## Features

- Logic assembler, Reverse assembler
- Concise easy-to-use syntax
- JEDEC read/write capability
- Integrated waveform logic simulator
- Mouse-driven simulation editor
- Mouse, keyboard, command line interface
- CGA, EGA, VGA, Hercules support
- Supports all Cypress PLDs


## Description

The Cypress PLD ToolKit is a sophisticated programmable logic design tool that supports the Cypress family of programmable logic products. The ToolKit includes the ability to assemble a logic source file, interactively perform logic simulation on the result, and write a standard JEDEC output file for programming the PLD. In addition, JEDEC files may be read, simulated, and reverse assembled, creating source files that may be modified and reassembled.
The PLD ToolKit runs on any standard IBM PC ${ }^{\oplus}, \mathrm{AT}^{\oplus}, 386$ or compatible personal computer with a CGA, EGA, VGA, or Hercules display. The ToolKit features mouse, keyboard, or command line interface, and supports Logitech ${ }^{(\mathbb{W}}$ and Micro-
soft ${ }^{\circledR}$ mouse compatibility. Command line control is provided for assembly from a source file to JEDEC file or disassembly of a JEDEC file to a source file.
The language contains syntax that allows the management of programmable logic device macrocells in all possible configurations, as well as default conditions that provide concise source files. In addition, there are language constructs called connectives that provide expressions for connecting any product term to a macrocell.
The ToolKit simulator features waveform entry, multiple views and multi-segment simulation. The simulator provides the capability to specify initial design conditions, and "view nodes" may be created and used to probe internal nodes in the device.


IBM and IBM PC, AT are registered trademarks of International Business Machines Corporation.
Logitech is a trademark of Logitech, Inc.
Microsoft is a registered trademark of Microsoft Corporation.

| Command Menu |  |  |
| :--- | :--- | :--- |
| Assemble | Invokes Assembler | Simulation Colors |
| Disassemble | Invokes Disassembler | Background |
| Write JEDEC | Writes JEDEC Output File Trace | Output Trace |
| Read JEDEC | Reads JEDEC File into PLD <br> ToolKit | Name of Pin or Node selection of colors |

## Features

- Supports CY7C361 125-MHz state machine PLD
- Supports creation of sequential, concurrent, and parallel hot-coded state machines
- Performs state and logic minimization
- Uses industry-standard high-level language
- VHDL (VHSIC Hardware Description Language
- Produces Cypress PLD Toolkit Assembly output
- allows low-level manual optimization
- Includes PLD Toolkit
- Assembler/Dis-assembler
- JEDEC read/write


## - Integrated Waveform Oriented

 simulator- Mouse-driven simulation editor
- Runs on IBM PC-XT ${ }^{\circledR}$, - AT ${ }^{\circledR}$, 386, or 486 compatible machines


## Description

The Cypress Warp1 PLD compiler provides high-level language design synthesis support for the Cypress CY7C361 $125-\mathrm{MHz}$ state machine PLD. Cypress believes that our software effort is best directed at producing tools that maximize the value of our innovative PLDs in design environments based on open standards. Warp1 is the first phase of a product family that will support our line of CY7C33x and CY7C36x devices.

Warp1 uses a subset of the industry-standard VHDL hardware behavioral description language to describe your PLD design

## Warp ${ }^{(\mathbb{1 0}}$ PLD Compiler

The CY7C361 is capable of supporting sequential, concurrent, and parallel hotcoded state machines. Sequential state machines have only one active state at a time. Concurrent state machines have multiple independent state machines operating simultaneously on a single device. A parallel hot-coded state machine can have multiple states active simultaneously and can be used in both concurrent and non-concurrent designs. VHDL is an emerging standard language that has the ability to describe sequential as well as concurrent state machines with or without parallel hot-coding. Having designs described using VHDL syntax also increases portability of the circuit to other design environments that support VHDL. The nature of the CY7C361 also encouraged the development of algorithms that are targeted to state minimization. The CY7C361 uses a state macrocell to uniquely identify


IBM and IBM PC, AT are registered trademarks of International Business Machines Corporation. Warp1 is a trademark of Cypress Semiconductor Corporation.

## Description (continued)

each possible state in the design (hot-coding). The Warpl compiler reduces the number of states required to synthesize the design, then performs conventional logic reduction. Warp1 is the only software of its kind to provide optimization for both state and logic reduction.
Warp1 is the first element in a chain of tools that results in fully functional programmed devices (see Figure 1). The Warp1 PLD Compiler accepts a user-written VHDL description of the design. When the design is performing as desired, the Toolkit can produce an industry-standard JEDEC file that is used to program parts with Cypress's QuickProII ${ }^{(1)}$ programmer or third-party programmers that support the CY7C361.
The Warp1 PLD Compiler includes the Cypress PLD Toolkit. In addition to providing simulation and assembly of designs for the CY7C361, the PLD Toolkit can also assemble and simulate other Cypress PLDs. PLD Toolkit also provides the ability to read JEDEC files created by other software tools for simulation or reverse assembly to a .CYP file. This allows you to use Toolkit's on-screen simulator to verify designs that were compiled using third-party tools. Also, the documentation or alteration of PLDs that have
been previously programmed can be facilitated through this JEDEC read and dis-assembly option. More information on PLD Toolkit's capabilities is available in the CY3101 data sheet.

## Memory Requirements

512 Kbytes of free memory and 1 Mbyte of hard disk space is required for operation at Warp1.

## Ordering Information

CY3102 Warp1 PLD Compiler includes:
CY3101 PLD Toolkit package
One $51 / 4^{\prime \prime} 1.2 \mathrm{M}$ Floppy Disk
One $31 / 22^{\prime \prime} 1.44 \mathrm{M}$ Floppy Disk
One Manual
One Registration Card

Document \#: 38-00170


Figure 1. Chain of Tools to a Fully Functional Programmed Device

## Features

- Unified development system for Multiple Array MatriX (MAX®) EPLDs
- Hierarchical design entry methods for both graphical and textual designs
- Multiple-level schematics and hardware language descriptions
—Library of $\mathbf{7 4 0 0}$ Series TTL and bus macrofunctions optimized for MAX architecture
- Advanced Hardware Description Language (AHDL) supporting state machines, Boolean equations, truth tables, arithmetic, and relational operations
-Delay prediction for graphic and text designs
- Logic synthesis and minimization for quick and efficient processing
- Compiler that compiles a $\mathbf{1 0 0 \%}$ utilized CY7C342 in only 10 minutes
- Automatic error location for AHDL text files and schematics
- Interactive Simulator with probe assignments for internal nodes
- Runs on IBM PC/AT® ${ }^{\circledR}$, PS/2 ${ }^{\circledR}$ or compatible machines
- Waveform Editor for entering and editing waveforms and viewing simulation results


## Description

The PLDS-MAX+PLUS (Programmable Logic Development System) is a unified CAE system for designing logic with Cypress'sCY7C340 family of EPLDs (Figure 1). PLDS-MAX+PLUS includes design entry, design processing, timing simulation, and device programming support. PLDS-MAX+PLUS runs on IBM PS/2, PC-AT, or compatible machines, and provides tools to quickly and efficiently create and verify complex logic designs.
The MAX+PLUS software compiles designs for MAX EPLDs in minutes. Designs may be entered with a variety of design entry mechanisms. MAX+PLUS supports hierarchical entry of both Graphic Design Files (GDFs) with the MAX + PLUS Graphic Editor, and Text Design Files (TDFs) with the Advanced Hardware Description Language (AHDL). The Graphic Editor offers advanced features such as multiple hierarchy

## PLDS-MAX+PLUS ${ }^{\circledR}$ Design System

levels,symbolediting, and a library of 7400 series devices as well as basic SSI gates. AHDL designs may be mixed into any level of the hierarchy or used on a standalone basis. AHDL is tailored especially for EPLD designs and includes support for complex Boolean and arithmetic functions, relational comparisons, multiple hierarchylevels, state machines with automatic state variable assignment, truth tables, and function calls.
In addition to multiple design entry mechanisms, MAX+PLUS includes a sophisticated compiler that uses advanced logic synthesis and minimization techniques in conjunction with heuristic fitting rules to efficiently place designs within MAX EPLDs. A programming file created by the compiler is then used by MAX + PLUS to program MAX devices with the QP2MAX programminghardware.
Simulationsmay be performed with a powerful, event-driven timing simulator. The MAX+PLUS Simulator interactively displays timing results in the MAX+PLUS Waveform Editor. Hardcopy table and waveform output is also available. With the Waveform Editor, input vector waveformsmay be entered, modified, grouped,



O
and ungrouped. In addition, the Waveform Editor compares simulation runs and highlights the differences.

The integratedstructure of MAX + PLUSprovidesfeatures such as automatic error location and delay prediction. If a design contains an error in either a schematic or a text file, MAX+PLUS flags the error and takes the user to the actual location of the error in the original schematic or text file. In addition, propagation delays of critical paths may be determined in both the Graphic and Text Editors with the delay predictor. After the source and destination nodes are tagged, the shortest and longest timing delays are calculated.
MAX + PLUS provides a seamless design framework using a consistent graphicaluser interfacethroughout.Thisframeworksimplifies all stages of the design cycle: design entry, processing, verification, and programming. In addition, MAX+PLUS offers online help to aid the user.

## Design Entry

MAX+PLUS offers both graphic and text design entry methods. GDFs are entered with the MAX + PLUS GraphicEditor; Boolean equations, state machines, and truth tables maybe entered with the MAX + PLUS Test Editor using AHDL. The ability to freely mix graphics and text files at all levels of the design hierarchy and to use either a top-down or bottom-up design method makes design entry simple and versatile.

## Graphic Editor

The Graphic Editor provides a mouse-driven, multi-windowed environment in which commands are entered with pop-up menus or simple keystrokes. The Hierarchy Display window, shown at the top, lists all schematics used in a design. The designer navigates the hierarchy by placing the cursor on the name of the design to be edited and clicking the left mouse button. The Total View window (next to the Hierarchywindow) shows the entire design. Byclicking on an area in this window, the user is moved to that area of the schematic. The Error Report window lists all warnings and errors inthe compiled design; selecting an error with the cursor highlights the problem node and symbol. A design is edited in the main area, which may be enlarged by closing the auxiliary windows.
When entering a design, the user may choose from a library of over 2007400 series and special-purpose macrofunctions that are all optimized for MAX architecture. In addition, the designer my create custom functions that can be used in any MAX + PLUS design.
To take advantage of the hierarchy features, the user first saves the entered design so the Graphic Editor can automatically create a symbol representing the design. This symbol maybe used in a high-er-level schematic or in another design. It may also be modified with the Symbol Editor.
Tag-and-drag editing is used to move individual symbols or entire areas. Lines stay connected with orthogonal rubberbanding. A design maybe printed on an Epson FX-compatible printer, or plotted on an HP- or Houston Instruments - compatible plotter.

## Symbol Editor

The MAX + PLUSSymbol Editor enables the designer to create or modify a custom symbol representing a GDF or TDF. It is also possible to modify input and output pin placement of an automatically generated symbol.
The created symbol represents a lower-level design, described by a GDF or TDF. The lower-level design represented by the symbol may be displayed with a single command that invokes either the

Graphic Editor for schematics or the Text Editor for AHDL designs.

## AHDL

The Advanced Hardware Description Language (AHDL) is a high-level, modular language used to create logic designs for MAX EPLDs. It is completely integrated into MAX + PLUS, so AHDL files may be created, edited, compiled, simulated, and programmed from within MAX+PLUS.
AHDL provides support for state machine, truth tables, and Boolean equations, as well as srithmetic and relational operations. AHDL is hierarchical, which allows frequently used functions such as TTL and bus macrofunctions to be incorporated in a design. AHDL supports complex arithmetic and relational opeartions, such as addition, subtraction, equality, and magnitude comparisons, with the logic functions automatically generated. Standard Boolean functions, including AND, OR, NAND, NOR, XOR, and SNOR are also included. Groups are fully supported so operations may be performed on groups as well as on single variables. AHDL also allows the designer to specify the location of nodes within MAX EPLDs. Together, these features enable complex designs to be implemented in a concise, high-level description.

## Text Editor

The MAX+PLUS Text Editor enables the user to view and edit text files within the MAX+PLUS environment. Any ASCII text file, including Vector Files, Table Files, Report Files, and AHDL Text Design Files (TDFs) maybe viewed and edited wihtout having to exit to DOS.

The Text Editor parallels the Graphic Editor's menu structure. It has a Hierarchy Display and a Total View window for moving through the hierarchy levels and around the design. It includes automatic error location and hierarchy traversal. If an error is found in a TDF during compilation, the Text Editor is automatically invoked and the line of AHDL code where the error occurred is highlighted. In addition, a design mayuse both text and graphic files. As the designer traverses the hierarchy, the Text Editor is invoked for text files, and the Graphic Editor is invoked for schematics.

## Symbol Libraries

The library provided with MAX + PLUS contains the most commonly used 7400 series devices such as counters, decoders, encoders, shift registers, flip-flops, latches, and multipliers, as well as special bus macrofunctions, all of which increase design productivity. Because of the flexible architecture of MAXEPLDs (that includes asynchronous preset and clear), true TTL device emulation is achieved. Cypress also provides special-purpose bus macrofunctions for designs thatuse buses. Allmacrofunctions have been optimized to maximize speed and utilization. Refer to the MAX + PLUS TTL MacroFunctions manual for more information on TTL macrofunctions.

## Design Processing

The MAX+PLUSCompilerprocessesMAX designs. The Compiler offers options that speed the processing and analysis of a design. The user can set the degree of detail of the Report File and the maximum number of errors generated. In addition, the user may select whether or not to extract a netlist file for simulation.
The Compiler compiles a design in increments. If a design has been previously processed, only the portion of the design that has been changed is re-extracted, which decreases the compilation time. This "Make" facility is an automatic feature of the Compile command.

The first module of the Compiler, the Compiler Netlist Extractor, extracts the netlist that is used to define the design from each file. At this time, design rules are checked for any errors. If errors are found, the Graphic Editor is invoked when the error appears in a GDF, and the Text Editor is invoked when the error appears in a TDF. The Error Report window in both editors highlights the location of the error. Asuccessfully extracted design is built into a database to be used by the LogicSynthesizer.
The Logic Synthesizer module translates and optimizes the userdefined logic for the MAX architecture. Any unused logic within the design is automatically removed. The Logic Synthesizer uses expert system synthesis rules to factor and map logic within the multilevel MAX architecture. It then chooses the approach that ensures the most efficient use of silicon resources.
The next module, the Fitter, uses heuristic rules to optimally place the synthesized design into the chosen MAXEPLD. For MAX devices that have a Programmable Interconnect Array (PIA), the Fitter also routes the signals across this interconnect structure, so the designerdoesn't have to worry about placement and routing issues. A Report File (.RPT) is issued by the Fitter, which shows design implementationas well as any unused resources in the EPLD. The designer can then determine how much additional logic may be placed in the EPLD.
A Simulator Netlist File (.SNF) may be extracted from the compiled design by the Simulator Netlist Extractor if simulation is desired. Finally, the Assembler creates a Programmer Object File (.POF) from the compiled design. This file is used with the QP2-MAX programming hardware to program the desired part.

## Delay Prediction and Probes

MAX+PLUS includes powerful analysis tools to verify and analyze the completed design. Delay analysis with the delay predictor may be performed interactively in the Graphic Editor, or in the Simulator.The Simulator is interactive and event-driven, yielding true timing and functional charactersitics of the compiled design.
The delay predictor provides instant feedback about the timing of the processed design. After selecting the start point and end point of a path, the designer may determine the shortest and longest propagationdelays of speed-critical paths.
Also, a designer may use probes to mark internal nodes in a design. The designer may enter a probe by placing the cursor on any node in a graphic design, selecting the SPE (Symbol:Probe:Enter)command, and then entering a unique name to define the probe. This name may then be used in the Graphic Editor, Simulator, and WaveformEditor to reference that node, so that lengthy hierarchical path names are avoided.

## Simulator

Input stimuli can be defined with a straightforward vector input language, or waveforms can be directly drawn using the Waveform Editor. Outputs may also be viewed in the Waveform Editor, or hardcopy table and waveform files may be printed.
The Simulator used the Simulator Netlist File (SNF) extracted from the compiled design to perform timing simulation with 1/10-nanosecond resolution. A Command File may be used for batch operation, or commands may be entered interactively. Simulator commands allow the user to halt the simulation dependent on user-definedconditions, to force and group nodes, and perform ACdetection.

If flip-flop set-up or hold times have been violated, the Simulator warns the user. In addition, the minimum pulse width and period of oscillation may be defined. If a pulse is shorter than the mini-
mum pulse width specified, or if a node oscillates for longer than the specified time, the Simulator issues a warning.

## Waveform Editor

The MAX+PLUS Waveform Editor provides a mouse-driven environmentin which timing waveforms may be viewed and edited. It functions as a logic analyzer, enabling the user to observe simulation results. Simulated waveforms may be viewed and manipulated at multiple zoom levels. Nodes may be added, deleted, and combinedinto buses, which may contain up to 32 signals represented in binary, octal, decimal, or hexadecimal format. Logical opeartors may also be performed on pairs of waveforms, so that waveforms may be inverted, ORed, ANDed, or XORed together.
The Waveform Editor includes sophisticated editing features to define and modify input vectors. Input waveforms are created with the mouse and familiar text editing commands. Waveforms may be copied, patterns may be repeated, and blocks may be moved and copied. For example, all or part of a waveform may be contracted to simulate the increase in clock frequency.
The WaveformEditor also compares and highlights the difference between two different simulations. A user may simulate a design, observe and edit the results, and then resimulate the design, and the Waveform Editor will show the results superimposed upon each other to highlight the differences.

## MAX+PLUS Timing Analyzer (MTA)

The MAX + PLUS Timing Analyzer (MTA) provides user-configurable reports that assist the designer in analyzing critical delay paths, set-up and hold timing, and overall system performance of any MAX EPLD design. Critical paths identified by these reports may be desplayed and highlighted.
Timing delays between multiple source and destination nodes may be calculated, thus creating a connection matrix giving the shortest and longest delay paths between all source and destination nodes specified.Or, the designer may specify that the detailed paths and delays between specific sources and destinations be shown.
The set-up/hold option provides set-up and hold requirements at the device pins for all pins that feed the D, CLK, or ENABLE inputs of flip-flops and latches. Critical source nodes may be specified individually, or set-up and hold at all pins may be calculated. This information is then displayed in a table, one set of set-up and hold times per flip-flop/latch.
The MTA also allows the user to print a complete list of all accessible nodes in a design,; i.e., all nodes that may be displayed during simulation or delay prediction.
All MTA options may be listed in an MTA command file. With this file, the user may specify all information needed to configure the output.

## SNF2GDF Converter

SNF2GDF converts the SNF into logic schematics represented with basic gates and flip-flop elements. It uses the SNF's delay and connectioninformation and creates a series of schematicsfully annotated with propagation delay and set-up and hold information at each logic gate. Certain speed paths of a design may be specified for conversion, so the user may graphically analyze only the paths consideredcritical.
If State Machine or Boolean Equation design entry is used, SNF2GDF shows how the high-level description has been synthesized and placed into the MAX architecture.

## Device Programming

PLDS-MAX contains the basic hardware and software for programmingthe MAX EPLD family. Adpaters are included for programming the CY7C344 (DIP and PLCC) and CY7C342 (PLCC) devices. Additional adapters supporting other MAX devices may be purchased separately. MAX+PLUS programming software drives the QP2-MAX programming hardware. The designer can use MAX+PLUS to program and verify MAX EPLDs. If the security bit of the device is not set to ON , the designer may also read the contents of a MAX device and use this information to program additionaldevices.

## System Requirements

Minimum System Configuration
IBM PS/2 model 50 or higher, PC/AT or compatible computer.

PC-DOS version 3.1 or higher.
640 kbytes RAM.
EGA, VGA or Hercules monochrome display.
20-MB hard disk drive.
1.2-MB $5 \frac{1}{4} 4^{\prime \prime}$ or $1.44-\mathrm{MB} 312^{\prime \prime}$ floppy disk drive.

3-button serial port mouse.

Document \#: 38-00132-A

## Recommended System Configuration

IBM PS/2 model 70 or higher, or Compaq 386 20-Mhz computer.

PC-DOS version 3.3.
640 kbytes of RAM plus 1 MB of expanded memory with LIM 3.2-compatible EMS driver.

VGA graphics display.
20-MB hard disk drive.
1.2-MB $51 / 4^{\prime \prime}$ or $1.44-\mathrm{MB} 31 / 2^{\prime \prime}$ floppy disk drive.

3-button serial port mouse.
Ordering Information
CY3200 PLDS-MAX + PLUS System including:
CY3201 MAX+PLUS software, manuals and key.

CY3202 QP2-MAX PLD programmer with CY3342 \& CY3344 adapters.

## Device Adapters

CY3342 Adapter for CY7C342 in PLCC packages.
CY3344 Adapter for CY7C344 in DIP and PLCC packages.

CY3342R Adapter for CY7C342 in PGApackages.
CY33435 Adapter for CY7C343 in DIP and PLCC packages.

## Features

- Bidirectional netlist interface between MAX+PLUS ${ }^{\circledR}$ and other major CAE software packages
- Supports the industry-standard Electronic Design Interchange Format (EDIF) version 200.
- MAX EPLD designs entered on workstation CAE tools can be downloaded to MAX+PLUS for compilation; compile designs can then be returned to the workstation for device- or system-level simulation.
- EDIF netlist reader imports EDIF netlists into MAX+PLUS. Library Mapping Files (LMFs) convert CAE library functions to MAX+PLUS library functions.
- LMFs allow conversion of common Dazix, Mentor Graphics, Valid Logic, and Viewlogic functions to MAX+PLUS functions.
- EDIF netlist writer produces post-synthesis logic and delay information used during device- or board-level simulation with popular CAE tools.
- Runs on IBM PS/2 ${ }^{\circledR}$, PC-AT ${ }^{\circledR}$, or compatible machines.


## Description

The PLS-EDIF tool kit is a bidirectional EDIF netlist interface between worksta-tion-basedCAE software packages and the PLDS-MAX+PLUS Design System (Figure 1).
PLS-EDIFallows the designer toenter and verify logic designs for MAX EPLDs using third-party CAE tools. The EDIF 200 netlist exchange format is the two-way bridge between MAX+PLUS and third-party schematic capture and simulation tools. PLS-EDIF runs on an IBM PS/2, PC-AT, or compatible machines.
Any CAE software package that produces EDIF 200 netlists can interface to MAX+PLUS with PLS-EDIF. EDIF netlists are imported into MAX+ PLUS using the EDIF Design File-to-Compiler Netlist File(EDF2CNF)Converter.Library Mapping Files (LMFs) are used with EDF2CNF to mapthird-partyCAElibrary functions to the MAX+PLUSlibraryfunctions. LMFs are provided for Dazix, Mentor Graphics, Valid Logic, and Viewlogic software, but designers may create LMFs to map any CAE software library.
After a design is imported into MAX+PLUS, it is compiled with the sophisticated MAX+PLUS Compiler, which
uses advanced logic synthesis and minimization techniques together with heuristic fitting rules to optimize the design for MAX EPLD architecture. A Programmer Object File created by the MAX+PLUS Compiler is then used together with standard Cypress or third-party programming hardware to program MAX devices.
EDIF netlists can be exported from MAX + PLUS using the Simulator Netlist File-to-EDIF Design File (SNF2EDF) Converter. This converter generates an EDIF output file from a compiled MAX+PLUS design. The EDIF file contains the post-synthesis information used by CAE simulators to perform device- or board-levelsimulation.
PLS-EDIF provides an open environment that allows popular CAE tools to be used to create and simulate MAX EPLD designs. The designer may use a preferred workstationschematic capture package to enter logic designs, and then quickly convert and compile them with EDF2CNF and MAX+PLUS.Likewise, designs compiled in MAX+PLUS and converted with SNF2EDF may be transferred to a workstationfor simulation. The PLS-EDIF netlist reader and writer together allow MAX EPLD designs to beentered andsimulated on any workstation platform.


Figure 1. PLS-EDIF Workstation Interface

MAX+PLUS is a registered trademark of Altera Corporation.
IBM PS/2 and PC-AT are registered trademarks of International Business Machines Corporation.

## EDF2CNF Converter

The EDF2CNF Converter generates one or more MAX +PLUS Compiler Netlist Files (CNFs) from an EDIF file. For each CNF, a Hierarchy Interconnect File (HIF) and a Graphic Design File (GDF) are also generated (see Figure 2). The CNF contains the connectivity data for a design file, while the HIF defines the hierarchical connections between design files. The GDF is a symbol that represents the actual design data in the CNF. This symbol may be entered in the MAX+PLUS Graphic Editor and integrated into a logic schematic.
EDF2CNF can convert any EDIF 200 netlist with the followingparameters:

EDIF level 0
keyword level 0
view type NETLIST
cell type GENERIC
Library Mapping Files (LMFs) are used with EDF2CNF to convert workstation CAE functions into equivalent MAX+PLUS functions. This direct substitution is beneficial because MAX+PLUS functions are optimized for both logic utilization and performance in MAX EPLD designs.


Figure 2. EDF2CNF Block Diagram

## Workstation Information

EDF2CNF has been specifically tested for use with the Dazix, MentorGraphics, Valid Logic, and ViewlogicCAEsoftware packages. In addition, LMFs for these products are provided with the PLS-EDIF tool kit.

## Dazix

To design logic and create an EDIF file with Dazix software, the followingapplications are required:

ACE (Dazix graphics editor)
DANCE and DRINK (Dazix compiler)
ENW verison 1.0 (Dazix EDIF netlist writer)
Table 1 lists the Dazix basic functions that are mapped to MAX+PLUSfunctions.

Table 1. Dazix Library Mapping File

| Dazix Function | MAX+PLUS Function |  |
| :--- | :--- | :--- |
| R\#AND | AND\# | $(\#=2,3,4,5,6,7,8,9)$ |
| R\#ANDD | BNOR\# | $(\#=2,3,4,5,6,7,8,9)$ |
| R\#NAND | NAND\# | $(\#=2,3,4,6,7,8,9,13)$ |
| R\#NANDD | BOR\# | $(\#=2,3,4,5,7,8,9,13)$ |
| R\#NOR | NOR\# | $(\#=2,3,4,5)$ |
| R\#NORD | BAND\# | $(\#=2,3)$ |
| R\#OR | OR\# | $(\#=2,3,4,5)$ |
| R\#ORD | BNAND\# | $(\#=2,3,4,5)$ |
| R1BUF | MCELL |  |
| R1INV | NOT |  |
| R1INVD | EXP |  |
| R1OCBUF | SCLK |  |
| R1OTBUF | TRIBUF |  |
| R1TINV | TRINOT |  |
| R2XNOR | XNOR |  |
| R2XOR | XOR |  |
| R3UAOI | 1A2NOR2 |  |
| R4AOI | 2A2NOR2 |  |
| R4OAI | 2OR2NA2 |  |
| R8AOI | 4A2NOR4 |  |
| R13TNAND | TNAND13 |  |
| R13TNANDD | TBOR13 |  |
| RDFLOP | DFF2 |  |
| RDLATCH | RDLATCH |  |
| RJKFLOP | JKFF2 |  |

## Mentor Graphics

To design logic and create an EDIF file using Mentor Graphics software, the following applications are required:

NETED (Mentor Graphics graphics editor)
EXPAND (Mentor Graphics compiler)
EDIFNETversion 7.0 (Mentor GraphicsEDIF netlist writer)
Table 2 lists the Mentor Graphics basic functions that are mapped to MAX+PLUSfunctions.

Table 2. Mentor Graphics Libary Mapping File

| Mentor graphics <br> Function | MAX+PLUS Function |  |
| :--- | :--- | :--- |
| AND\# | AND\# $\quad(\#=2,3,4,5,6)$ |  |
| BUF | SCLK |  |
| DELAY | MCELL |  |
| DFF | DFF2 |  |
| INV | NOT |  |
| JKFF | JKFF2 |  |
| LATCH | MLATCH |  |
| NAND\# | NAND\# | $(\#=2,3,4,5,6,9)$ |
| NOR\# | NOR\# | $(\#=2,3,4,6,8,16)$ |
| OR\# | OR2\# | $(\#=2,3,4,6,8)$ |
| XNOR2 | XNOR |  |
| XOR2 | XOR |  |

## Valid Logic

To design logic and create an EDIF file using Valid Logicsoftware, the following applications are required:

ValidGED (Valid Logic graphics editor)
ValidCompiler
GEDIFNET(Valid Logic EDIF netlist writer)
Table 3 lists the Valid Logic basic functions that are mapped to MAX+PLUSfunctions.

Table 3. Mentor Graphics Libary Mapping File

| Valid Logic Function | MAX+PLUS Function |
| :--- | :--- |
| INV | EXP |
| LS00 | NAND2 |
| LS02 | NOR2 |
| LS04 | NOT |
| LS08 | AND2 |
| LS10 | NAND3 |
| LS11 | AND3 |
| LS20 | NAND4 |
| LS21 | AND4 |
| LS27 | NOR3 |
| LS28 | NOR2 |
| LS30 | NAND8 |
| LS32 | OR2 |
| LS37 | NAND2 |
| LS40 | NAND4 |
| LS74 | DFF2 |
| LS86 | XOR |
| LS126 | TRI |
| LS280 | DFF2 |
| LS386 | XOR |
|  |  |

## Viewlogic

To design logic and create an EDIF file using Viewlogicsoftware, the following applications are required:

Workview (Viewlogicgraphicseditor)
EDIFNET2 version 3.02 (Viewlogic EDIF netlist writer)
Table 4 lists the Viewlogic basic functions that are mapped to MAX+PLUSfunctions.

Table 4. Viewlogic Libary Mapping File

| Dazix Function | MAX+PLUS Function |  |
| :--- | :--- | :--- |
| AND\# | AND\# | $(\#=2,3,4,8)$ |
| ANDNOR22 | 2A2NOR2 |  |
| BUF | SOFT |  |
| DAND\# | DAND\# | $(\#=2,3,4,8)$ |
| DELAY | MCELL |  |
| DOR\# | DOR\# | $(\#=2,3,4,8)$ |
| DXOR\# | DXOR\# | $(\#=2,3,4,8)$ |
| JKFFRE | JKFFRE |  |
| MUX41 | MUX41 |  |
| NAND\# | NAND\# | $(\#=2,3,4,8)$ |
| NOR\# | NOR\# | $(\#=2,3,4,8)$ |
| NOT | NOT |  |
| OR\# | OR\# | $(\#=2,3,4,8)$ |
| TRIAND\# | TAND\# | $(\#=2,3,4,8)$ |
| TRIBUF | TRIBUF |  |
| TRINAND\# | TNAND\# | $(\#=2,3,4,8)$ |
| TRINOR\# | TNOR\# | $(\#=2,3,4,8)$ |
| TRINOT | TRINOT |  |
| TRIOR\# | TOR\# | $(\#=2,3,4,8)$ |
| UBDEC38 | DEC38 |  |
| UDFDL | UDFDL |  |
| UJKFF | UJKFF |  |
| XNOR2 | XNOR |  |
| XNOR\# | XNOR\# | $(\#=3,4,8)$ |
| XOR2 | XOR |  |
| XOR\# | XOR\# | $(\#=3,4,8)$ |
|  |  |  |
|  |  |  |

## LMF Support for TTL Macrofunctions

In addition to the basic gates, LMFs map various Dazix, Mentor Graphics, Valid Logic, and Viewlogic TTL macrofunctionstotheir MAX+PLUS equivalents, as shown in Table 5.

Table 5. TTL Function Mappings in LMFs

| MAX+PLUS | Dazix | Mentor Graphics | Valid Logic | Viewlogic |
| :---: | :---: | :---: | :---: | :---: |
| 7442 | LS42 | 74LS42 | LS42 | 74LS42 |
| DFF2 | LS74 | 74LS74A | LS74 | 74LS74A |
| 7483 | LS83 | 74LS83A | LS83 | 74LS83A |
| 7485 | LS85 | 74LS85 | LS85 | 74LS85 |
| 7491 | LS91 | 74LS91 | LS91 | 74LS91 |
| 7493 | LS93 | 74LS93 | LS93 | 74LS93 |
| 74138 | LS138 | 74LS138 | LS138 | 74LS138 |
| 74139 | LS139 |  |  |  |
| 74139M |  | 74LS139A | LS139 | 74LS139 |
| 74151 | LS151 | 74LS151 | LS151 | 74LS151 |
| 74153 |  | 74LS153 |  | 74LS153 |
| 74153M | LS153 |  | LS153 |  |
| 74157 | LS157 | 74LS157 |  | 74LS157 |
| 74157M |  |  |  | LS157 |
| 74160 | LS160 | 74LS160A | LS160 | 74LS160A |
| 74161 | LS161 | 74LS161A | LS161 | 74LS161A |
| 74162 | LS162 | 74LS162A | LS162 | 74LS162A |
| 74163 | LS163 | 74LS163A | LS163 | 74LS163A |
| 74164 | LS164 | 74LS164 | LS164 | 74LS164 |
| 74165 | LS165 | 74LS165 | LS165 | 74LS165 |
| 74174 | LS174 | 74LS174 |  | 74LS174 |
| 74174M |  |  | LS174 |  |
| 74181 | LS181 | 74LS181 | LS181 | 74LS181 |
| 74190 | LS190 | 74LS190 | LS190 | 74LS190 |
| 74191 | LS191 | 74LS191 | LS191 | 74LS191 |
| 74194 | LS194 | 74LS194A | LS194A | 74LS194A |
| 74273 | LS273 | 74LS273 |  | 74LS273 |
| 74174M |  |  | LS273 |  |
| 74279MD | LS279 |  |  |  |
| 74279M |  | 74LS279 | LS279 | 74LS279 |
| 74280 | LS280 | 74LS280 | LS280 | 74LS280 |
| 74373 | LS373 | 74LS373 |  | 74LS373 |
| 74373M |  |  | LS373 |  |
| 74374 | LS374 | 74LS374 |  | 74LS374 |
| 74374M |  |  | LS374 |  |
| 74393M | LS393 | 74LS393 | LS393 | 74LS393 |

CY3210

## Custom Library Mapping Files

Designerscan map their commonly used workstation functions to MAX + PLUS equivalents by modifying an LMF or creating a new one. If no equivalent function currently exists in MAX+PLUS, the user can create the function with the MAX+PLUS GraphicEditor or Text Editor before mapping the function in an LMF. Figure 3 shows an example of this process.

## SNF2EDF Converter

The SNF2EDF Converter creates an industry-standard level 0 EDIF file from a MAX + PLUS Simulator Netlist File (SNF). The SNF, which is optionally generated during compilation of a MAX EPLD design, contains all post-synthesis functional and delay in-
formationfor the completed design. This design-specific information is also contained in the EDIF output file after conversion so that it may be integrated into a workstation environment for simulation. An optional command file enables the user to customize the output EDIF file for various workstation environments by renaming certain constructs or by changing the EDIF level or keyword level (see Figure 4).
The EDIF output file may have one of two formats. The first format expresses all delays with special EDIF property constructs. The second expresses combinatorial delays with portdelay constructs and registered delays as pathdelay constructs-a format that is especially useful for behavioral simulators. Both formats are shown in Figure 5.

Step 1: Select a workstation function for mapping


Step 2: Design an equivalent circuit with the MAX+PLUSGraphicEditor


Step 2: Map the workstation function to the MAX+PLUS function in an LMF

```
LIBRARY new_lib
%User Library Mapping File%
```

BEGIN
FUNCTION MAX_A05 (A_IN, B_IN, C_IN)
RETURNS (Z_OUT)
FUNCTION "A05" ("A", "B", "C")
RETURNS ("Z")
END
Figure 3. Creating a Library Mapping File


Figure 4. SNF2EDF Block Diagram

Format 1: Delays expressed with property constructs

```
(instance xor2_5
    (viewRef view1
        (cellRef XOR2
    (property TPD(integer 20)(unit TIME)))
```

Format 2: Delays expressed with portdelay and pathdelay constructs

```
(instance xor2_5
    (viewRef view1
        (cellRef XOR2
    (portInstance &1
        (portDelay
                            (derivation CALCULATED
                            (delay(e 20 - 10)))))
```

Figure 5. EDIF File Formats

## System Requirements

- IBM PC-AT or compatible computers; IBM PS/2 modes 50, 60,70 , or 80
- MS-DOS version 3.1 or later version
- 640 Kbytes of RAM
- 1 Mbyte of expanded memory compatible with version 3.2 or a later version of the Lotus/Intel/MicrosoftExpandedMemory Specification
- EGA, VGA, or Hercules Monochrome display
- 20-Mbyte hard disk drive
- 1.2-Mbyte $51 / 4^{\prime \prime}$ or 1.44 -Mbyte $31 / 2^{\prime \prime}$ floppy disk drive
- MAX+PLUS version 2.01 or a later version
- Workstation-PC network hardware and software with the ability to transfer ASCII files


## Package Contents

- Floppy diskettes containing all PLS-EDIF programs and files for both PC-AT and PS/2 platforms
-EDF2CNFConverter
-SNF2EDFConverter
- Library Mapping Files for Dazix, Mentor Graphics, Valid Logic, and Viewlogic
- MAX+PLUS macrofunctions for Dazix, Mentor Graphics, Valid Logic, and Viewlogiclibraries
- Examplefiles
- Documentation

Document \#: 38-00144

## Features

- Unified development system for Multiple Array MatriX (MAX ${ }^{(8)}$ ) CY7C340 EPLDs plus compiler support for all Altera Classic, Max 5000, Max 7000, and STG EPLDs
- Microsoft Windows version 3.0 to provide graphical user interface, multi-tasking abilities, efficient memory management, and extensive printer and plotter support
- Hierarchical design entry methods for graphical, textual, and waveform designs
-Graphic Editor for schematic designs
- Text Editor for Text Design Files (TDFs) in the Advanced Hardware Description Language (AHDL) will support state machines, Boolean equations, truth tables, arithmetic, and relational operations
- Waveform Editor for waveform entry to define logic and view simulation results
- Logic synthesis and minimization for quick and efficient processing
- Automatic error location for AHDL text files and schematics
- Interactive Simulator with probe assignments for internal nodes
- Multichip partitioning to divide large designs into multiple EPLDs
- Library of 7400 series TTL and bus macrofunctions optimized for MAX architecture
- Bidirectional EDIF 200 netlist interface compatible with a variety of CAE schematic capture and simulation tools
- Runs on IBM PC/AT ${ }^{\circledR}, \mathbf{P S} / 2{ }^{\circledR}$ or compatible machines


## Description

The MAX+PLUS II programmable logic development system is a unified CAE system for designing logic with Cypress's CY7C340 family of EPLDs (Figure 1). MAX+PLUS II includes design entry, design processing, timing simulation, and device programming support. MAX+PLUS II runs on IBM PS/2, PC-AT, or compatible machines, and provides tools to quickly and efficiently create and verify complex logicdesigns.
The MAX + PLUS II software compiles designs for MAX EPLDs in minutes. Designs may be entered with a variety of design entry mechanisms. MAX+PLUS II supportshierarchical entry of Graphic Design Files (GDFs) with the MAX + PLUS II Graphic Editor, Text Design Files (TDFs) with the Advanced Hardware

## MAX+PLUS ${ }^{\circledR}$ II Design System

Description Language (AHDL), and waveforms with the Waveform Editor. The Graphic Editor offers advanced features such as multiple hierarchy levels, symbol editing, and a library of 7400 series devices as well as basic SSI gates. AHDL designs may be mixed into any level of the hierarchy or used on a standalone basis. AHDL istailored especially for EPLD designs and includessupport for complex Boolean and arithmetic functions, relational comparisons, multiple hierarchy levels, state machines with automatic state variable assignment, truth tables, and function calls.
MAX+PLUS II includes a sophisticated compiler that uses advanced logic synthesis and minimization techniques in conjunction with heuristic fitting rules to efficiently place designs within MAX EPLDs. A programming filecreated by the compiler is then used by MAX+PLUS II to program MAXdevices.
MAX+PLUS II features multichip partitioning that automatically splits large designs into multiple EPLDs, allowing the user to create large system-level designs. The partitioner lets the user specify speedcritical path for optimum EPLD selection anddesign placement.
Simulationsmay be performed with a powerful, event-driven timing simulator. The MAX+PLUS II Simulator interactively



Figure 1. MAX+PLUS II Block Diagram
displays timing results in the MAX+PLUS II Waveform Editor. Hardcopy table and waveform output is also available. With the Waveform Editor, input vector waveforms may be entered, modified, grouped, and ungrouped, and simulation errors may be viewed. In addition, the Waveform Editor compares simulation runs and highlights the differences.
The integrated structure of MAX+PLUS II provides features such as automatic error location and delay prediction. If a design contains an error in either a schematic or a text file, MAX+PLUS II flags the error and takes the user to the actual location of the error in the original schematic or text file. The designer uses the Clipboard to quickly copydesigninformation fromone editor to another. In addition, propagation delays of critical paths may be determined in both the Graphic and Text Editors with the delay predictor. After the source and destination nodes are tagged, the shortest and longest timing delays are calculated.
MAX+PLUS II provides a seamless design framework using a consistent graphical user interface throughout. This framework simplifies all stages of the design cycle: design entry, processing, verification, and programming. In addition, MAX+PLUSII offers extensive, context-sensitive online help to aid the user.

## Design Entry

MAX+PLUS II supports three hierarchical design entry mechanisms: (1) the Graphic Editor is used to enter schematic designs; (2) the Text Editor is used to enter Text Design Files (TDFs) in the Advanced Hardware Description Language (AHDL); and (3) the WaveformEditor is used to enter waveforms to define logic. These design entry methods can be freely mixed within a single project, allowing the designer to specify each logic block in the most appropriate format. In addition, EDIF 200 netlists with popular CAE schematic tools such as ORCAD, Viewlogic, FutureNet, Mentor Graphics or Valid Logic are easily imported into MAX+PLUS II.

## Graphic Editor

The GraphicEditor provides a mouse-driven, multi-windowed environment in which commands are entered with pop-up menus or simplekeystrokes. The HierarchyDisplaywindowlists allschematics used in a design. The designer navigates the hierarchy by placing the cursor on the name of the design to be edited and clicking the left mouse button. The Total View window shows the entire design. The Error Report window lists all warnings and errors in the compiled design; selecting an error with the cursor highlights the problem node and symbol. A design is edited in the main area, which may be enlarged by closing the auxiliary windows.
Whenentering a design, the user may choose from a library of over 3007400 series and special-purpose macrofunctions that are all optimized for MAX architecture. In addition, the designer may create custom functions that can be used in any MAX+PLUS II design.
To take advantage of the hierarchy features, the user first saves the entered design so the Graphic Editor can automatically create a symbol representing the design. This symbol may be used in a high-er-level schematic or in another design. It may also be modified with the Symbol Editor.
The Graphics Editor offers many advanced schematic entry and debugging features. For example, probes can be entered into the schematic so a specific net (e.g., flip-flops, logic outputs) can be easily viewed during simulation; critical paths can be specified in the schematic; and objects can be quickly moved with tag-and-drag editing.Lines stay connected with orthogonal rubberbanding. Designers can also group nodes into buses, quickly locate source and
destination of nets, and use the search-and-replace to make changesto the net name. A design may be printed on an Epson FXcompatible printer, or plotted on an HP- or Houston Instru-ments-compatibleplotter.

## Symbol Editor

The MAX+PLUS II Symbol Editor enables the designer to create or modify a custom symbol representing a GDF or TDF. It is also possible to modify input and output pin placement of an automatically generated symbol.
The created symbol represents a lower-level design, described by a GDF or TDF. The lower-level design represented by the symbol may be displayed with a single command that invokes either the Graphic Editor for schematics or the Text Editor for AHDL designs.

## AHDL

The Advanced Hardware Description Language (AHDL) is a high-level, modular language used to create logic designs for MAX EPLDs. It is completely integrated into MAX+PLUS II, so AHDL files may be created, edited, compiled, simulated, and programmed from within MAX+PLUS II.
AHDL provides support for state machine, truth tables, and Boolean equations, as well as arithmetic and relational operations. AHDLis hierarchical, which allows frequently used functions such as TTL and bus macrofunctions to be incorporated in a design. AHDL supports complex arithmetic and relational operations, such as addition, subtraction, equality, and magnitude comparisons, with the logic functions automatically generated. Standard Booleanfunctions, including AND, OR, NAND, NOR, XOR, and XNOR are alsoincluded. Groups are fully supported sooperations may be performed on groups as well as on single variables. AHDL also allows the designer to specify the location of nodes within MAX EPLDs. Together, these features enable complex designs to be implemented in a concise, high-level description.

## Text Editor

The MAX+PLUS II Text Editor enables the user to view and edit text files within the MAX+PLUS II environment. Any ASCII text file, including Vector Files, Table Files, Report Files, and AHDL TextDesign Files(TDFs) may be viewed and edited withouthaving to exit to DOS.

The Text Editor parallels the Graphic Editor's menu structure. It has a Hierarchy Display and a Total View window for moving through the hierarchy levels and around the design. It includes automatic error location, hierarchy traversal, global search-and-replace, and multiple fonts. If an error is found in a TDF during compilation, the Text Editor is automatically invoked and the line of AHDLcode where the error occurred is highlighted. In addition, a design may use both text and graphic files. As the designer traverses the hierarchy, the Text Editor is invoked for text files, and the Graphic Editor is invoked for schematics.

## Waveform Editor

The MAX+PLUS II Waveform Editor provides a mouse-driven environment in which waveform algorithms automatically generate logic from user-defined input and output waveforms. It also functions as a logic analyzer, enabling the user to observe simulation results.
Simulated waveforms may be viewed and manipulated at multiple zoom levels. Nodes may be added, deleted, and combined into
the design is automatically removed. The Logic Synthesizer uses expert system synthesis rules to factor and map logic within the multilevel MAX architecture. It then chooses the approach that ensuresthe most efficient use of silicon resources.

The next module, the Fitter, uses heuristic rules to optimally place the synthesized design into the chosen MAX EPLD. For MAX devices that have a Programmable Interconnect Array (PIA), the Fitter also routes the signals across this interconnect structure, so the designerdoesn't have to worry about placement and routingissues. A Report File (.RPT) is issued by the Fitter, which shows design implementationas well as any unused resources in the EPLD. The designer can then determine how much additional logic may be placed in the EPLD.
For large system-level designs, the logic design is broken up into multipleEPLDs of the same family. The designer does not have to manually split a large design into many smaller designs. The user can control the design's partitioning at the source level by specifying chip assignments to flip-flops and pins.
A Simulator Netlist File (.SNF) may be extracted from the compiled design by the Simulator Netlist Extractor if simulation is desired. Finally, the Assembler creates a Programmer Object File (.POF) from the compiled design. This file is used with the QP2-MAX programming hardware to program the desired CY7C340 family member.

## Delay Prediction and Probes

MAX+PLUSII includes powerful analysis tools to verify and analyze the completed design. Delay analysis with the delay predictor may be performed interactively in the Graphic Editor, or in the Simulator. The Simulator is interactive and event-driven, yielding true timing and functional characteristics of the compiled design.
The delay predictor provides instant feedback about the timing of the processed design. After selecting the start point and end point of a path, the designer may determine the shortest and longest propagationdelays of speed-critical paths.
Also, a designer may use probes to mark internal nodes in a design. The designer may enter a probe by placing the cursor on any node in a graphic design, selecting the SPE (Symbol:Probe:Enter)command, and then entering a unique name to define the probe. This name may then be used in the Graphic Editor, Simulator, and Waveform Editor to reference that node, so that lengthy hierarchical path names are avoided.

## Simulator

The MAX+PLUS II Simulator uses the virtual memory of Windows 3.0 to run simulations of large, multichip EPLDs.
Input stimuli can be defined with a straightforward vector input language, or waveforms can be directly drawn using the Waveform Editor. Outputs may also be viewed in the Waveform Editor, or hardcopy table and waveform files may be printed.
The Simulator uses the Simulator Netlist File (SNF) extracted from the compiled design to perform timing simulation with 1/10-nanosecond resolution. A Command File may be used for batchoperation, or commands may be entered interactively. Simulator commands allow the user to halt the simulation dependent on user-definedconditions, to force and group nodes, and perform ACdetection.
If flip-flop set-up or hold times have been violated, the Simulator warns the user. In addition, the minimum pulse width and period of oscillation may be defined. If a pulse is shorter than the minimum pulse width specified, or if a node oscillates for longer than the specified time, the Simulator issues a warning.

## MAX+PLUS II Timing Analyzer (MTA)

The MAX+PLUS II Timing Analyzer (MTA) providesuser-configurable reports that assist the designer in analyzing critical delay paths, set-up and hold timing, and overall system performance of any MAX EPLD design. Critical paths identified by these reports may be displayed and highlighted.
Timingdelays between multiple source and destination nodes may be calculated, thus creating a connection matrix giving the shortest and longest delay paths between all source and destination nodes specified.Or, the designer may specify that the detailed paths and delays between specific sources and destinations be shown.
The set-up/hold option provides set-up and hold requirements at the device pins for all pins that feed the D, CLK, or ENABLE inputs of flip-flops and latches. Critical source nodes may be specified individually, or set-up and hold at all pins may be calculated. This information is then displayed in a table, one set of set-up and holdtimes perflip-flop/latch.
The MTA also allows the user to print a complete list of all accessible nodes in a design; i.e., all nodes that may be displayed during simulationor delay prediction.
All MTA options may be listed in an MTA command file. With this file, the user may specify all information needed to configure the output.

## SNF2GDF Converter

SNF2GDF converts the SNF into logic schematics represented with basic gates and flip-flop elements. It uses the SNF's delay and connection information and creates a series of schematics fully annotated with propagation delay and set-up and hold information at each logic gate. Certain speed paths of a design may be specified forconversion, so the user may graphically analyze only the paths consideredcritical.
If State Machine or Boolean Equation design entry is used, SNF2GDF shows how the high-level description has been synthesized and placed into the MAXarchitecture.

## Device Programming

PLDS-MAX contains the basic hardware and software for programming the CY7C340 MAX EPLD family. Adapters are included for programming the CY7C344 (DIP and PLCC) and CY7C342 (PLCC) devices. Additional adapters supporting other MAX devices may be purchased separately. MAX+PLUS II programming software drives the QP2-MAX programming hardware. The designer can use MAX+PLUS II to program and verify CY7C340 MAX EPLDs. If the security bit of the device is not set to ON, the designer may also read the contents of a MAX device and use this information to program additional devices.

## System Requirements

## Minimum System Configuration

IBM PS/2 model 70 or higher, PC/AT or compatible 80386-based computer.
PC-DOS version 3.1 or higher.
4 Mbytes RAM.
Microsoft Windows version 3.0.
Microsoft Windows-compatible graphics card and monitor. EGA, VGA or Hercules monochrome display.
20-MB hard disk drive.
1.2-MB $51 / 4^{\prime \prime}$ or $1.44-\mathrm{MB} 31 / 2^{\prime \prime}$ floppy disk drive.

3-buttonserialportmouse compatiblewith Microsoft Windows 3.0.

Parallel port.

## Recommended System Configuration

IBM PS/2 model 70 or higher, or compatible 386-based computer.
PC-DOS version 3.3 or higher.
4 Mbytes of RAM plus 10 Mbytes of expanded memory with LIM 3.2-compatible EMS driver.
Microsoft Windows version 3.0.
VGAgraphics display.
20-MB hard disk drive.
1.2-MB $51 / 4^{\prime \prime}$ or $1.44-\mathrm{MB} 31 / 2^{\prime \prime}$ floppy disk drive.

3-buttonserial portmouse compatiblewithMicrosoft Windows 3.0.

Parallel port.

## Ordering Information

CY3220 MAX + PLUS II System including:
CY3221 MAX+PLUS II software, manuals and key.
CY3202 QP2-MAX PLD programmer with CY3342 \& CY3344 adapters.

## Device Adapters

CY3340 Adapter for CY7C341 in PLCC packages.
CY3340R Adapter for CY7C341 in PGA packages.
CY3342 Adapter for CY7C342 in PLCC packages.
CY3342R Adapter for CY7C342 in PGA packages.
CY3342F Adapter for CY7C342 in Flatpack (TMB) packages.
CY3344 Adapterfor CY7C344 in DIP and PLCC packages.
CY33435 Adapter for CY7C343 in DIP and PLCC packages.
Document \#: 38-00187

## Features

- Combined PROM, PLD, and EPROM Programmer
- Programs all Cypress CMOS \& ECL PLDs and PROMs
- Easy-to-use, menu-driven software
- New device and feature updates via floppy disk and adapters
- Plugs into standard IBM PC®® ${ }^{\text {( }}$ parallel port—no need to use up a bus slot
- Compatible with IBM PC/AT ${ }^{\circledR}, \mathbf{P S} / 2^{(\infty)}$, and compatible computers
- Programs 20-, 24-, 28-, 32-, 40-, 44-, and 68-pin Cypress PLDs and PROMs via device adapters
- Modular design with adapter bus for future device support and future feature enhancements
- Comprehensive self-test and automatic calibration software
- Supports Vmargin verification for a higher degree of device reliability


## Description

QuickPro II is Cypress's second-generation QuickPro PLD and PROM device programmer. It incorporates new architectural features that enable it to handle all current and future devices through a 96-pin universal bus connector. The QuickPro II hardware can be installed on any IBM PC/AT- or PS/2-compatible computer by simply plugging into a standard parallel port. The software communicates with the QuickPro II electronics via this parallel port and utilizes intelligent programming algorithms to minimize device programming time.
The QuickPro II architecture and feature set were dictated by the needs of Cypress's new-generation PLDs and PROMs. Many of these devices offer very high performance and complexity with large numbers of pins. To meet these needs, the QuickPro II utilizes flexible pin electronics, a universal adapter bus and a carefully engineered system design that minimizes electrical noise. Pin electronics are located as close as possible to the device being programmed. In addition to the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CC}}$ voltage sources needed to program parts, the QuickPro II incorporates a Vmargin voltage source for measuring the relative programming margins to which a device has been programmed and a Vref voltage source for doing self-testing and calibration.
For PLDs, QuickPro II uses the JEDEC standard data format, so present and future design tools such as PLD ToolKit ${ }^{\circledR}, ~ A B E L ®$, CUPL ${ }^{(1)}$, and PALASM ${ }^{(1)}$ can be used. QuickPro II reads Intellec $86^{\circledR}$, Motorola S, TEK and space format files. It also reads and writes PROM PC DOS binary files for use with assemblers and compilers. QuickPro II is a low-cost, full-feature programming/verification system with a flexible and extendible architecture. The user interface software is menu-driven with complete on-screen explanations.

## Technical Information

## Size

The QuickPro II base unit is approximately $101 / 2^{\prime \prime} \times 81 / 2^{\prime \prime} \times 1^{\prime \prime}$. Individual device family adapters vary in size from $5^{\prime \prime} \times 3^{\prime \prime}$ to $6^{\prime \prime} \mathrm{x}$
$6^{\prime \prime}$. The parallel port cable and AC power adapter cable are both approximately $6^{\prime}$ in length.

## Power

## AC Power Adapter: 17 VAC @ 500 mA

## Device Adapters

Device adapters are external modules with various pin and socket configurations. Each adapter plugs into the QuickPro II bus connector and maps the pins of particular devices and packages to the pin electronics resources available at the connector. Each adapter has at least one LED that indicates when power is being applied to the socket. In addition to these device adapters, package adapters are also used to accommodate the various package options available for PLDs and PROMs.

## Memory

640 K of total memory is necessary to operate the QuickPro II software.

## Devices Supported

QuickPro II hardware and software supports the programming and verification of all Cypress and Aspen PLDs and PROMs.

## Ordering Information

CY3300 QuickPro II system including:
CY3301 QuickPro II base unit
CY3302 QuickPro II parallel port cable
CY3303 QuickPro II AC power adapter
CY3304 QuickPro II software (disk \& manual)
CY3202 QP2-MAX version of QuickPro II for PLDS-MAX + PLUS design tool that consists of the CY3300 system and the CY3342 and CY3344 adapters.

International versions (220V) of the CY3300 and the CY3202 are also available.

## Device Adapters

CY3320 Adapter for all Cypress 20-, 24-, 28-, and 32-pin devices excluding the MAX parts. Contains 20-, 24, and 28- pin DIP sockets (package adapters required for 32-pin devices).

CY3342 Adapter for the CY7C342-PLCC
CY3342R Adapter for the CY7C342-PGA
CY3342F Adapter for the CY7C342-Flatpack
CY3340 Adapter for the CY7C341—PLCC
CY3340R Adapter for the CY7C341—PGA
CY3344 Adapter for the CY7C344—PLCC \& DIP
CY33435 Adapter for the CY7C343-PLCC \& DIP

## Package Adapters

Package adapters are used with the CY3320 generic device programming adapter on the QuickPro II in order to accommodate Cypress's wide variety of device packaging options. The package adapters used with devices having 28 native pins on the QuickPro II are the same as those used on the original QuickPro ${ }^{\circledR \text {. The num- }}$ ber of native pins that a device has refers to the number of actual signal, power and ground pins used-excluding any N/C (No Connects) in a particular package. All devices are programmed in the

CY3320 adapter's DIP socket having the same number of pins as the native pins on the device. Therefore, a 22 V 10 is programmed in the 24 -pin DIP socket, regardless of whether it is in a DIP package or a PLCC package, even though the PLCC package has 28 pins (4 are $\mathrm{N} / \mathrm{Cs}$ ). A package adapter between the 28 -pin PLCC and the 24 -pin DIP sockets is used to accomplish this. The following list summarizes the package adapters used with the CY3320 adapter on the QuickPro II.

## Devices with 20 native pins

CY3005 20-pin LCC - Package codes L61 and Q61 - All devices
CY3007 20-pin PLCC - Package code J61 - All devices
CY3031 20-pin SOJ - Package code V5 - All devices
CY3021 20-pin Cerpack - Package code K71

## Devices with 24 native pins

| CY3004A | 28-pin LCC (22V10, CG7C323, CG7C324) |
| :--- | :--- |
| CY3004B | 28-pin LCC (7C225, 7C235, 7C245, 7C261/3/4, 7C281/2, 7C291/2, 7C245, 7C291A/2A/3A) |
| CY3010 | 28-pin LCC (20G10, 20RA10) |
| CY3006A | 28-pin PLCC and HLCC (22V10, CG7C323, CG7C324) |
| CY3006B | 28-pin PLCC and HLCC (7C225, 7C235, 7C245, 7C261/3/4, 7C281/2, 7C291/2, 7C245, 7C291A/2A/3A) |
| CY3011 | 28-pin PLCC and HLCC (20G10, 20RA10) |
| CY3019 | 24-pin Cerpack - Package codes K73, T73 - All devices |
| CY3030 | 24-pin SOIC - Package code S13 - All devices |

## Devices with 28 native pins

CY3008 28-pin LCC - Package codes L64 and Q64 - All devices
CY3009 28-pin PLCC and HLCC - Package codes J64 and H64 - All devices
CY3014 28-pin SOIC - Package code S21 - All devices
CY3022 28-pin SOJ - Package code V21 - All devices
CY3020 28-pin Cerpack - Package codes K74, T74 - All devices
CY3017 32-pin rectangular LCC (7C251/4)
CY3024 32-pin rectangular LCC (7C266, 7C271/4, 7C277, 7C279, 7C286)
CY3026 32-pin DIP (7C289)
CY3027 32-pin rectangular LCC (7C285, 7C287)

Document \#: 38-00129-B
QuickPro, QuickPro II, and PLD ToolKit are trademarks of Cypress Semiconductor Corporation.
IBM PC, PC/AT, and PS/2 are registered trademarks of International Business Machines Corporation.
ABEL is a registered trademark of Data I/O Corporation.
CUPL is a registered trademark of Assisted Technology.
PALASM is a registered trademark of Monolithic Memories Inc.
Intellec 86 is a trademark of Intel Corporation.
INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
СОММ ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
$\epsilon$ QUALITY ..... 14
PACKAGES ..... 15
Quality, Reliability, and Process Flows ..... 14-1
Tape and Reel Specifications ..... 14-16

## Quality, Reliability, and Process Flows

## Corporate Views on Quality and Reliability

Cypress believes in product excellence. Excellence can only be defined by how the users perceive both our product quality and reliability. If you, the user, are not satisfied with every device that is shipped, then product excellence has not been achieved.
Product excellence does not occur by following the industry norms. It begins by being better than one's competitors, with better designs, processes, controls and materials. Therefore, product quality and reliability are built into every Cypress product from the start.
Some of the techniques used to insure product excellence are the following:

- Product Reliability is built into every product design, starting from the initial design conception.
- Product Quality is built into every step of the manufacturing process through stringent inspections of incoming materials and conformance checks after critical process steps.
- Stringent inspections and reliability conformance checks are done on finished product to insure the finished product quality requirements are met.
- Field data test results are encouraged and tracked so that accelerated testing can be correlated to actual use experiences.


## Product Assurance Documents

Cypress Semiconductor uses MIL-STD-883D and MIL-M38510 J as baseline documents to determine our Test Methods, Procedures and General Specifications for semiconductors.
Customers using our commercial and industrial grade product receive the benefit of a military patterned process flow at no additional charge.

## Product Testing Categories

Five different testing categories are offered by Cypress:

1. Commercial operating range product: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.
2. Industrial operating range product: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
3. Military Grade product processed to MIL-STD-883D; Military operating range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
4. SMD (Standardized Military Drawing) approved product: Military operating range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, electrically tested per the applicable Military Drawing.
5. JAN qualified product; Military operating range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, electrically tested per MIL-M-38510J slash sheet requirements.
Categories 1,2, and 3 are available on all products offered by Cy press Semiconductor. Categories 4 and 5 are offered on a more limited basis, dependent upon the specific part type in question.

## Commercial Product Assurance Categories

Commercial grade devices are offered with two different classes of product assurance. Every device shipped, as a minimum, meets the processing and screening requirements of level 1.
Level 1: For commercial or industrial systems where the demand for quality and reliability is high, but where field service and device replacement can be reasonably accomplished.
Level 2: For enhanced reliability applications and commercial or industrial systems where maintenance is difficult and/or expensive and reliability is paramount.

Devices are upgraded from Level 1 to Level 2 by additional testing and a burn-in to MIL-STD-883D, Method 1015.
Tables 1 and 2 list the $100 \%$ screening and quality conformance testing performed by Cypress Semiconductor in order to meet requirements of these programs.

## Military Product Assurance Categories

Cypress's Military Grade components and SMD products are processed per MIL-STD-883D using methods 5004 and 5005 to define our screening and quality conformance procedures. The processing performed by Cypress results in a product that meets the class B screening requirements as called out by these methods. Every device shipped, as a minimum, meets these requirements.
JAN, SMD, and Military Grade devices supplied by Cypress are processed for applications where maintenance is difficult or expensive and reliability is paramount. Tables 3 through 7 list the screening and quality conformance testing that is performed in order to meet the processing requirements required by MIL-STD-883D and MIL-M-38510J.

Quality, Reliability, and Process Flows

Table 1. Cypress Commercial and Industrial Product Screening Flows-Components

| Screen | MIL-STD-883D Method | Product Temperature Ranges |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial $0^{\circ} \mathrm{C}$ to $+70{ }^{\circ} \mathrm{C}$; Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | Level 1 |  | Level 2 |  |
|  |  | Plastic | Hermetic | Plastic | Hermetic |
| Visual/Mechanical <br> - Internal Visual <br> - Hermeticity <br> - Fine Leak <br> - Gross Leak | $\begin{aligned} & 2010 \\ & \text { 1014, Cond A or B (sample) } \\ & \text { 1014, Cond C } \end{aligned}$ | $0.4 \% \mathrm{AQL}$ <br> Does Not Apply Does Not Apply | $\begin{gathered} 100 \% \\ \text { LTPD }=5 \\ 100 \% \end{gathered}$ | $0.4 \% \mathrm{AQL}$ <br> Does Not Apply Does Not Apply | $\begin{gathered} 100 \% \\ \text { LTPD }=5 \\ 100 \% \end{gathered}$ |
| Burn-in <br> - Pre-Burn-in Electrical <br> - Burn-in <br> - Post-Burn-in Electrical <br> - Percent Defective Allowable (PDA) | Per Device Specification <br> Per Cypress Specification <br> Per Device Specification | Does Not Apply Does Not Apply Does Not Apply Does Not Apply | Does Not Apply <br> Does Not Apply <br> Does Not Apply <br> Does Not Apply | $\begin{gathered} 100 \% \\ 100 \%[1] \\ 100 \% \\ 5 \%(\max )^{[2]} \end{gathered}$ | $\begin{gathered} 100 \% \\ 100 \%{ }^{[1]} \\ 100 \% \\ 5 \%(\max )^{[2]} \end{gathered}$ |
| Final Electrical <br> - Static (DC), Functional, and Switching (AC) Tests | Per Device Specification <br> 1. At $25^{\circ} \mathrm{C}$ and Power Supplies Extremes <br> 2. At Hot Temperature and Power Supply Extremes | Not Performed $100 \%$ | Not Performed $100 \%$ | $\begin{gathered} 100 \%{ }^{[1]} \\ 100 \% \end{gathered}$ | $\begin{gathered} 100 \%{ }^{[1]} \\ 100 \% \end{gathered}$ |
| Cypress Quality Lot Acceptance <br> - External Visual <br> - Final Electrical Conformance | 2009 <br> Cypress Method 17-00064 | Note 3 <br> Note 3 | Note 3 <br> Note 3 | Note 3 <br> Note 3 | Note 3 <br> Note 3 |

Table 2. Cypress Commercial and Industrial Product Screening Flows-Modules

| Screen | MIL-STD-883D Method | Product Temperature Ranges |  |
| :---: | :---: | :---: | :---: |
|  |  | Commercial $0^{\circ} \mathrm{C}$ to $+70{ }^{\circ} \mathrm{C}$; Industrial $-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ |  |
|  |  | Level 1 | Level 2 |
| Burn-in <br> - Pre-Burn-in Electrical <br> - Burn-in <br> - Post-Burn-in Electrical <br> - Percent Defective Allowable (PDA) | Per Device Specification 1015 <br> Per Device Specification | Does Not Apply <br> Does Not Apply <br> Does Not Apply <br> Does Not Apply | $\begin{gathered} 100 \% \\ 100 \% \\ 100 \% \\ 15 \% \end{gathered}$ |
| Final Electrical <br> - Static (DC), Functional, and Switching (AC) Tests | Per Device Specification <br> 1. At $25^{\circ} \mathrm{C}$ and Power Supply Extremes <br> 2. At Hot Temperature and Power Supply Extremes | Not Performed $100 \%$ | $\begin{aligned} & 100 \% \\ & 100 \% \end{aligned}$ |
| Cypress Quality Lot Acceptance <br> - External Visual <br> - Final Electrical Conformance | 2009 <br> Cypress Method 17-00064 | Per Cypress Module Specification Note 3 | Per Cypress Module Specification Note 3 |

Notes:

1. Burn-in is performed as a standard for 12 hours at $150^{\circ} \mathrm{C}$.
2. Electrical Test is performed after burn-in. Results of this are used to determine PDA percentage.
3. Lot acceptance testing is performed on every lot to guarantee 200 PPM average outgoing quality.

Table 3. Cypress JAN/SMD/Military Grade Product Screening Flows for Class B

| Screen | Screening Per Method 5004 of MIL-STD-883D | Product Temperature Ranges $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | JAN | SMD/Military Grade Product | Military Grade Module |
| Visual/Mechanical <br> - Internal Visual <br> - Temperature Cycling <br> - Constant Acceleration <br> - Hermeticity: <br> - Fine Leak <br> — Gross Leak | Method 2010, Cond B <br> Method 1010, Cond C, (10 cycles) <br> Method 2001, Cond E (Min.), <br> Y1 Orientation Only <br> Method 1014, Cond A or B <br> Method 1014, Cond C | $\begin{aligned} & 100 \% \\ & 100 \% \\ & 100 \% \\ & \\ & 100 \% \\ & 100 \% \end{aligned}$ | $\begin{aligned} & 100 \% \\ & 100 \% \\ & 100 \% \\ & \\ & 100 \% \\ & 100 \% \end{aligned}$ | $\begin{gathered} \text { N/A } \\ \text { Optional } \\ \text { N/A } \\ \\ \text { N/A } \\ \text { N/A } \end{gathered}$ |
| Burn-in <br> - Pre-Burn-in Electrical Parameters <br> - Burn-in Test <br> - Post-Burn-in Electrical Parameters <br> - Percent Defective Allowable (PDA) | Per Applicable Device Specification <br> Method 1015, Cond D, 160 Hrs at $125^{\circ} \mathrm{C}$ Min. or 80 Hrs at $150^{\circ} \mathrm{C}$ <br> Per Applicable Device Specification <br> Maximum PDA, for All Lots | $\begin{gathered} 100 \% \\ 100 \% \\ 100 \% \\ 5 \% \end{gathered}$ | $\begin{gathered} 100 \% \\ 100 \% \\ 100 \% \\ 5 \% \end{gathered}$ | $100 \%$ $100 \%$ $\left(48\right.$ Hours at $125^{\circ} \mathrm{C}$ ) $100 \%$ $10 \%$ |
| Final Electrical Tests <br> - Static Tests <br> - Functional Tests <br> - Switching | Method 5005 <br> Subgroups 1, 2, and 3 <br> Method 5005 <br> Subgroups 7, 8A, and 8B <br> Method 5005 <br> Subgroups 9, 10, and 11 | $100 \%$ Test to Slash Sheet <br> 100\% Test to Slash Sheet <br> $100 \%$ Test to Slash Sheet | $100 \%$ Test to Applicable Device Specification <br> 100\% Test to Applicable Device Specification <br> $100 \%$ Test to Applicable Device Specification | $100 \%$ Test to Applicable Specification $100 \%$ Test to Applicable Specification $100 \%$ Test to Applicable Specification |
| Quality Conformance Tests <br> - Group $\mathrm{A}^{[4]}$ <br> - Group B <br> - Group $\mathrm{C}^{[5]}$ <br> - Group $\mathrm{D}^{[5]}$ | Method 5005, see <br> Tables 4-7 for details | Sample <br> Sample <br> Sample <br> Sample | Sample <br> Sample <br> Sample <br> Sample | Sample <br> Sample <br> Sample <br> Sample |
| External Visual | Method 2009 | 100\% | 100\% | 100\% |

Notes:
4. Group A subgroups tested for SMD/Military Grade products are 1, 2, $3,7,8 \mathrm{~A}, 8 \mathrm{~B}, 9,10,11$, or per JAN Slash Sheet.
5. Group C and D end-point electrical tests for SMD/Military Grade products are performed to Group A subgroups 1, 2, 3, 7, 8A, 8B, 9, 10, 11, or per JAN Slash Sheet.

Table 4. Group A Test Descriptions

| Sub- <br> group | Description |  | Sample Size/Accept No. |  |
| :---: | :--- | :---: | :---: | :---: |
|  | Components | Modules ${ }^{[6]}$ |  |  |
| 1 | Static Tests at $25^{\circ} \mathrm{C}$ | $116 / 0$ | $77 / 1$ |  |
| 2 | Static Tests at <br> Maximum Rated <br> Operating Temperature | $116 / 0$ | $55 / 1$ |  |
| 3 | Static Tests at <br> Minimum Rated <br> Operating Temperature | $116 / 0$ | $55 / 1$ |  |
| 4 | Dynamic Tests at 25 ${ }^{\circ} \mathrm{C}$ | $116 / 0$ | $77 / 1$ |  |
| 5 | Dynamic Tests at <br> Maximum Rated <br> Operating Temperature | $116 / 0$ | $55 / 1$ |  |
| 6 | Dynamic Tests at <br> Minimum Rated <br> Operating Temperature | $116 / 0$ | $55 / 1$ |  |
| 7 | Functional Tests at 25 ${ }^{\circ} \mathrm{C}$ | $116 / 0$ | $77 / 1$ |  |
| 8 A | Functional Tests at <br> Maximum Temperature | $116 / 0$ | $55 / 1$ |  |
| 8 B | Functional Tests at <br> Minimum Temperature | $116 / 0$ | $55 / 1$ |  |
| 9 | Switching Tests at $25^{\circ} \mathrm{C}$ | $116 / 0$ | $77 / 1$ |  |
| 10 | Switching Tests at <br> Maximum Temperature | $116 / 0$ | $55 / 1$ |  |
| 11 | Switching Tests at <br> Minimum Temperature | $116 / 0$ | $55 / 1$ |  |

Cypress uses an LTPD sampling plan that was developed by the Military to assure product quality. Testing is performed to the subgroups found to be appropriate for the particular device type. All Military Grade component products have a Group A sample test performed on each inspection lot per MIL-STD-883D and the applicable device specification.

Table 5. Group B Quality Tests

| Sub- <br> group | Description | Quantity/Accept \# <br> or LTPD |  |
| :---: | :--- | :---: | :---: |
|  | Components | Modules ${ }^{[6]}$ |  |
| 2 | Resistance to Solvents, <br> Method 2015 | $4 / 0$ | $4 / 0$ |
| 3 | Solderability, <br> Method 2003 | 10 | $10 / 0$ |
| 5 | Bond Strength, <br> Method 2011 | 15 | NA |

Group B testing is performed for each inspection lot. An inspection lot is defined as a group of material of the same device type,
Notes:
6. Military Grade Modules are processed to proposed JEDEC standard flows for MIL-STD-883D compliant modules.
package type and lead finish built within a six week seal period and submitted to Group B testing at the same time.

Table 6. Group C Quality Tests

| Sub- <br> group | Description | LTPD |  |
| :---: | :---: | :---: | :---: |
|  | Components | Modules ${ }^{[6]}$ |  |
| 1 | Steady State Life Test, <br> End-Point Electricals, <br> Method 1005, Cond D | 5 | $15 / 2$ |
|  |  |  |  |

Group C tests for JAN product are performed on one device type from one inspection for lot representing each technology. Sample tests are performed per MIL-M-38510J from each three month production of devices, which is based upon the die fabrication date code.
Group C tests for SMD and Military Grade products are performed on one device type from one inspection lot representing each technology. Sample tests are performed per MIL-STD-883D from each four calendar quarters production of devices, which is based upon the die fabrication date code.
End-point electrical tests and parameters are performed per the applicable device specification.

Table 7. Group D Quality Tests (Package Related)

| Sub- <br> group | Description | Quantity/Accept \# <br> or LTPD |  |
| :---: | :--- | :---: | :---: |
|  | Components |  | Modules ${ }^{[6]}$ |
| 1 | Physical Dimensions, <br> Method 2016 | 15 | $15 / 2$ |
| 2 | Lead Integrity, Seal: <br> Fine and Gross Leak, <br> Method 2004 and 1014 | 15 | $15 / 2$ |
| 3 | Thermal Shock, Temp <br> Cycling, Moisture <br> Resistance, Seal: Fine <br> and Gross Leak, Visual <br> Examination, End- <br> Point, Electricals, <br> Methods 1011, 1010, <br> 1004 and 1014 | 15 | $15 / 2$ |
| 4 | Mechanical Shock, <br> Vibration - Variable <br> Frequency, Constant <br> Acceleration, Seal: <br> Fine and Gross Leak, <br> Visual Examination, <br> End-Point Electricals, <br> Methods 2002, 2007, <br> 2001 and 1014 | 15 | $15 / 2$ |

Table 7. Group D Quality Tests (Package Related)
(continued)

| Subgroup | Description | Quantity/Accept \# or LTPD |  |
| :---: | :---: | :---: | :---: |
|  |  | Components | Modules ${ }^{[7]}$ |
| 5 | Salt Atmosphere, Seal: Fine \& Gross Leak, Visual Examination, Methods 1009 \& 1014 | 15 (0) | 15/2 |
| 6 | Internal Water-Vapor Content; 5000 ppm maximum@ $100^{\circ} \mathrm{C}$. Method 1018 | 3(0) or 5(1) | N/A |
| 7 | Adhesion of Lead Finish, ${ }^{[8]}$ <br> Method 2025 | 15(0) | 15/2 |
| 8 | Lid Torque, Method 2024[9] | 5(0) | N/A |

Notes:
7. Does not apply to leadless chip carriers.
8. Based on the number of leads.
9. Applies only to packages with glass seals.

Group D tests for JAN product are performed per MIL-M-38510J on each package type from each six months of production, based on the lot inspection identification (or date) codes.
Group D tests for SMD and Military Grade products are performed per MIL-STD-883D on each package type from each 52 weeks of production, based on the lot inspection identification (or date) codes.
End-point electrical tests and parameters are performed per the applicable device specification.

## Product Screening Summary

## Commercial and Industrial Product

- Screened to either Level 1 or Level 2 product assurance flows
- Hermetic and molded packages available
- Incoming mechanical and electrical performance guaranteed: - $0.02 \%$ AQL Electrical Sample test performed on every lot prior to shipment
- $0.65 \%$ AQL External Visual Sample inspection
- Electrically tested to Cypress data sheet

Ordering Information

## Product Assurance Grade: Level 1

- Order Standard Cypress part number
- Parts marked the same as ordered part number

Ex: CY7C122-15PC, PALC22V10-25PI

## Product Assurance Grade: Level 2

- Burn-in performed on all devices to Cypress detailed circuit specification
- Add 'B' Suffix to Cypress standard part number when ordering to designate burn-in option
- Parts marked the same as ordered part number Ex: CY7C122-15PCB, PALC22V10-25PIB


## Military Grade Product

- SMD and Military Grade components are manufactured in compliance with paragraph 1.2.1 of MIL-STD-883D. Compliant products are identified by an 'MB' suffix on the part number (CY7C122-25DMB) and the letter "C"
- JAN devices are manufactured in accordance with MIL-M-38510J
- Military grade devices electrically tested to:
- Cypress data sheet specifications

OR

- SMD devices electrically tested to military drawing specifications

OR

- JAN devices electrically tested to slash sheet specifications
- All devices supplied in hermetic packages
- Quality conformance inspection: Method 5005, Groups A, B, C, and D performed as part of the standard process flow
- Burn-in performed on all devices
- Cypress detailed circuit specification for non-Jan devices

OR

- Slash sheet requirements for JAN products
- Static functional and switching tests performed at $25^{\circ} \mathrm{C}$ as well as temperature and power supply extremes on $100 \%$ of the product in every lot
- JAN product manufactured in a DESC certified facility


## Ordering Information

## JAN Product:

- Order per military document
- Marked per military document Ex: JM38510/28901BVA


## SMD Product:

- Order per military document
- Marked per military document Ex: 5962-8867001LA

Military Grade Product:

- Order per Cypress standard military part number
- Marked the same as ordered part number

Ex: CY7C122-25DMB

## Military Modules

- Military Temperature Grade Modules are designated with an 'M' suffix only. These modules are screened to standard combined flows and tested at both military temperature extremes.
- MIL-STD-883D Equivalent Modules are processed to proposed JEDEC standard flows for MIL-STD-883D compliant modules. All MIL-STD-883D equivalent modules are assembled with fully compliant MIL-STD-883D components.


## Product Quality Assurance Flow-Components

| Area | PROCESS | Process Details |
| :---: | :---: | :---: |
| QC | INCOMING MATERIALS INSPECTION | All incoming materials are inspected to documented procedures covering the handling, inspection, storage, and release of raw materials used in the manufacture of Cypress products. Materials inspected are: wafers, masks, leadframes, ceramic packages and/or piece parts, molding compounds, gases, chemicals, etc. |
| FAB | DIFFUSION/ION IMPLANTATION | Sheet resistance, implant dose, species and CV characteristics are measured for all critical implants on every product run. Test wafers may be used to collect this data instead of actual production wafers. If this is done, they are processed with the standard product prior to collecting specific data. This insures accurate correlation between the actual product and the wafers used to monitor implantation. |
| FAB | OXIDATION | Sample wafers and sample sites are inspected on each run from various positions of the furnace load to inspect for oxide thickness. Automated equipment is used to monitor pinhole counts for various oxidations in the process. In addition, an appearance inspection is performed by the opeartor to further monitor the oxidation process. |
| FAB | PHOTOLITHOGRAPHY /ETCHING | Appearance of resist is checked by the operator after the spin operation. Also, after the film is developed, both dimensions and appearance are checked by the operator on a sample of wafers and locations upon each wafer. Final CDs and alignment are also sample inspected on several wafers and sites on each wafer on every product run. |
| FAB | METALIZATION | Film thickness is monitored on every run. Step coverage cross-sections are performed on a periodic basis to insure coverage. |
| FAB | PASSIVATION | An outgoing visual inspection is performed on $100 \%$ of the wafers in a lot to inspect for scratches, particles, bubbles, etc. Film thickness is verified on a sample of wafers and locations within each given wafer on each run. Pinholes are monitored on a sample basis weekly. |
| FAB | QC VISUAL OF WAFERS |  |
| FAB | E-TEST | Electrical test is performed for final process electrical characteristics on every wafer. |
| FAB | QC MONITOR OF E-TEST DATA | Weekly review of all data trends; running averages, minimums, maximums, etc. are reviewed with the process control manager. |
| TEST | WAFER PROBE/SORT | Verify functionality, electrical characteristics, stress test devices. |
| TEST | QC CHECK PROBING AND ELECTRICAL TEST RESULTS | Pass/fail lot based on yield and correct probe placement. |
| TO ASSEMBLY AND TEST |  |  |

(continued)

Product Quality Assurance Flow-Components (continued)
Commercial and Industrial Product


Product Quality Assurance Flow-Components (continued) Commercial and Industrial Product

$$
\begin{aligned}
& \text { alignment, and solder coverage. } \\
& \text { MIL-STD-883D, Method } 2009
\end{aligned}
$$

(continued)

SEMICONDUCTOR


Quality, Reliability, and Process Flows

## Product Quality Assurance Flow-Components

 Military Components```
MILITARY ASSEMBLY FLOW
Wafer Prep/Mount/Saw
Inspect for accurate sawing of scribeline and 100\% saw-through
Die Visual Inspection
Inspect die per MIL-STD-883D, Method 2010, condition B
QC Visual Lot Acceptance
Sample inspect die; 1.0\% AQL
Die Attach
Attach per Cypress detailed specification
Die Adherence Monitor
MIL-STD-883D, Method 2019 or Method
2027
Wire Bond
Bond per Cypress detailed specification
Bond Pull Monitor
MIL-STD-883D, Method 2011
Internal Visual Inspection
Low-power and high-power inspection per
MIL-STD-883D, Method 2010, condition B
QC Visual Lot Acceptance
Sample inspect lot per MIL-STD-883D,
Method 2010, condition B, \(0.4 \%\) AQL
Die Coat
Coating applied to selected products
QC Visual Lot Acceptance for Die Coated Products
Seal
Periodic QC Monitor, Lid-Torque
Shear strength of glass
(continued)
```

Product Quality Assurance Flow-Components (continued) Military Components

| $\begin{aligned} & \text { Temperature Cycle } \\ & \text { Method 1010, Cond C, } 10 \text { cycles } \end{aligned}$ |
| :---: |
| Constant Acceleration |
| Method 2001, Cond E, Y1 Orientation |
| Lead Trim |
| Lead trim when applicable |
| Lot ID |
| Mark assembly lot on devices |
| Lead Finish |
|  |
| QC Process Monitor |
| Verify workmanship and lead finish coverage |
| External Visual Inspection |
| Method 2009 |
| Pre-Burn-In Electrical Test |
| Method 5004, per applicable device specification |
| Burn-In |
| $\overline{\text { Method 1015, condition D }}$ |
| Post-Burn-In Electricals |
| Method 5004, per applicable device specification |
| PDA Calculation |
| Method 5004, 5\% |
| Final Electrical Test |
| Method 5004; Static, functional and switching tests per applicable device specification |

(continued)

Product Quality Assurance Flow-Components (continued) Military Components


## Quality, Reliability, and Process Flows

Product Quality Assurance Flow-Modules


Product Quality Assurance Flow-Modules (continued)


## Reliability Monitor Program

The Reliability Monitor Program is a documented Cypress procedure that is described in Cypress specification \#25-00008, which is available to Cypress customers upon request. This specification describes a procedure that provides for periodic reliability monitors to insure that all Cypress products comply with established goals for reliability improvement and to minimize reliability risks
for Cypress customers. The Reliability Monitor Program monitors our most advanced technologies and packages. Every technology produced at a given fabrication site (Tech. - Fab.) and all assembly houses are monitored at least quarterly. If failures occur, detailed failure analyses are performed and corrective actions are implemented. A summary of the Reliability Monitor Program test and sampling plan is shown below.

## Quarterly Reliability Monitor Test Matrix

| Stress | Devices Tested | \# per <br> Quarter |
| :---: | :--- | :---: |
| HTOL | Tech. - Fab. | 6 |
|  | All High Volume | 3 |
| HAST | Tech. - Fab. | 6 |
|  | All High Volume | 3 |
| PCT | Plastic Packages | 3 |
|  | Tech. - Fab. | 6 |
|  | Plastic Packages | 3 |
|  | Ceramic Packages | 6 |
|  | All High Volume | 3 |
| DRET | FAMOS - San Jose and Texas | 2 |
| HTSSL | All Technologies | 5 |
|  | Total | 46 |

## Reliability Monitor Test Conditions

| Test | Abbrev. | Temp. $\left({ }^{\circ} \mathbf{C}\right)$ | R.H. (\%) | Bias | Sample <br> Size | LTPD | Read Points <br> (hrs.) |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-Temperature <br> Operating Life | HTOL | 150 | N/A | 5.75 V Dynamic | 116 | 2 | $48,168,500$, <br> 1000 |
| High-Temperature Steady- <br> State Life | HTSSL | 150 | N/A | 5.75 V Static | 116 | 2 | $48,168,500$, |
| Data Retention for <br> Plastic Packages | DRET | 185 | N/A | N/A | 76 | 3 | 168,1000 |
| Data Retention for <br> Ceramic Packages | DRET2 | 250 | N/A | N/A | 76 | 3 | 168,1000 |
| Pressure Cooker | PCT | 121 | 100 | N/A | 76 | 3 | 96,168 |
| Highly Accelerated Stress <br> Test | HAST | 130 | 85 | 5.5 V Static | 76 | 3 | 100 |
| Temperature Cycling for <br> Plastic Packages | TC | -40 to | N/A | N/A | 76 | 3 | 500,1000 Cycles |
| Temperature Cycling for <br> Ceramic Packages | TC2 | -65 to |  |  |  |  |  |

## Tape and Reel Specifications

## Description

Surface-mounted devices are packaged in embossed tape and wound onto reels for shipment in compliance with Electronics Industries Association Standard EIA-481 Rev. A.

## Specifications

## Cover Tape

- The cover tape may not extend past the edge of the carrier tapes
- The cover tape shall not cover any part of any sprocket hole.
- The seal of the cover tape to the carrier tape is uniform, with the seal extending over $100 \%$ of the length of each pocket, on each side.


## SOICDevices



- The force to peel back the cover tape from the carrier tape shall be: 20 gms minimal, 70 gms nominal, 100 gms maximal, at a pullback speed of $300 \pm 10 \mathrm{~mm} / \mathrm{min}$.


## Loading the Reel

Empty pockets between the first and last filled pockets on the tape are permitted within the following requirements:

- No two consecutive pockets may be left empty
- No more than a total of ten (10) empty pockets may be on a reel The surface-mount devices are placed in the carrier tape with the leads down, as shown in Figure 1.


Figure 1. Part Orientation in Carrier Tape

## Leaders and Trailers

The carrier tape and the cover tape may not be spliced. Both tapes must be one single uninterrupted piece from end to end.
Both ends of the tape must have empty pockets meeting the following minimum requirements:

- Trailer end (inside hub of reel) is 300 mm minimum
- Leader end (outside of reel) is 500 mm min., 560 mm max.
- Unfilled leader and trailer pockets are sealed
- Leaders and trailers are taped to tape and hub respectively using masking tape


## Packaging

- Full reels contain a standard number of units (refer to Table 1)
- Reels may contain up to 3 inspection lots.
- Each reel is packed in an anti-static bag and then in its own individual box.
- Labels are placed on each reel as shown in Figure 2. The information on the label consists of a minimum of the following information, which complies with EIA 556, "Shipping and Receiving Transaction Bar Code Label Standard":
- Barcoded Information:

Customer PO number
Quantity
Date code

- Human Readable Only:

Package count (number of reels per order)
Description
"Cypress-San Jose"

Cypress p/n
Cypress CS number (if applicable)
Customer p/n

- Each box will contain an identical label plus an ESD warning label.


## Ordering Information

## CY7Cxxx-yyzzz

$\mathrm{xxx}=$ part type
yy $=$ speed
$\mathrm{zzz}=$ package, temperature, and options
SCT = soic, commercial temperature range
SIT $=$ soic, inductrial temperature range
SCR = soic, commercial temperature plus burn-in
SIR = soic, industrial temperature plus burn-in
$\mathrm{VCT}=$ soj, commercial temperature range
VIT $=$ soj, industrial temperature range
VCR $=$ soj, commercial temperature plus burn-in
VIR $=$ soj, industrial temperature plus burn-in
$\mathrm{JCT}=$ plcc, commercial temperature range
$\mathrm{JIT}=$ plcc, industrial temperature range
$\mathrm{JCR}=$ plcc, commercial temperature range plus burn-in
$\mathrm{JIR}=$ plcc, industrial temperature range plus burn-in
Notes:

1. The T or R suffix will not be marked on the device. Units will be marked the same as parts in a tube.
2. Order releases must be in full-reel multiples as listed in Table 1.

Table 1. Parts Per Reel and Tape Specifications

| Package Type | Terminals | Carrier Width (mm) | Pocket Pitch | Parts Per Meter | Parts Per Full Reel |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PLCC | 18 | 24 | 3 | 83.3 | 750 |
|  | 20 | 16 | 3 | 83.3 | 750 |
|  | $28(\mathrm{~S})$ | 24 | 4 | 62.5 | 500 |
|  | 44 | 32 | 6 | 41.6 | 400 |
|  | 52 | 32 | 6 | 41.6 | 400 |
|  | 68 | 44 | 8 | 31.2 | 350 |
|  | 84 | 44 | 8 | 31.2 | 350 |
| SOJ | 20 | 24 | 3 | 83.3 | 1,000 |
|  | 24 | 24 | 3 | 83.3 | 1,000 |
|  | 28 | 24 | 3 | 83.3 | 1,000 |
|  | 20 | 24 | 3 | 83.3 | 1,000 |
|  | 24 | 24 | 3 | 83.3 | 1,000 |
|  | 28 | 24 | 3 | 31.2 | 5000 |



Tape and Reel Shipping Medium


Label Placement

Figure 2. Shipping Medium and Label Placement
INFO ..... 1
SRAMs ..... 2
PROMs ..... 3
PLDs ..... 4
FIFOs ..... 5
LOGIC ..... 6
COMM ..... 7
RISC ..... 8
MODULES ..... 9
ECL ..... 10
BUS ..... 11
MILITARY ..... 12
TOOLS ..... 13
QUALITY ..... 14
PACKAGES ..... 15

Package Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 .
Module Package Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $15-61$

## Sales Representatives and Distributors

Direct Sales Offices
North American Sales Representatives
International Sales Representatives
Distributors
i

One of the key variables determining the long-term reliability of an integrated circuit is the junction temperature of the device during operation. Long-term reliability of the semiconductor chip degrades proportionally with increasing temperatures following an exponential function described by the Arrhenius equation of the kinetics of chemical reactions. The slope of the logarithmic plots is
given by the activation energy of the failure mechanisms causing thermally activated wear out of the device (see Figure 1.).
Typical activation energies for commonly observed failure mechanisms in CMOS devices are shown in Table 1.


Table 1. Failure Mechanisms and Activation Energies in CMOS Devices

| Failure Mode | Approximate <br> Activation Energy (Eq) |
| :--- | :---: |
| Oxide Defects | 0.3 eV |
| Silicon Defects | 0.3 eV |
| Electromigration | 0.6 eV |
| Contact Metallurgy | 0.9 eV |
| Surface Charge | $0.5-1.0 \mathrm{eV}$ |
| Slow Trapping | 1.0 eV |
| Plastic Chemistry | 1.0 eV |
| Polarization | 1.0 eV |
| Microcracks | 1.3 eV |
| Contamination | 1.4 eV |

To reduce thermally activated reliability failures, Cypress Semiconductor has optimized both their low-power generating CMOS device fabrication process and their high heat dissipation packaging capabilities. Table 2 demonstrates this optimized thermal performance by comparing bipolar, NMOS, and Cypress high-speed 1 K SRAM CMOS devices in their respective plastic packaging environments under standard operating conditions

Table 2. Thermal Performance of Fast 1K SRAMs in Plastic Packages

| Technology | Bipolar | NMOS | Cypress <br> CMOS |
| :--- | :---: | :---: | :---: |
| Device Number | 93422 | 9122 | 7 C 122 |
| Speed (ns) | 30 | 25 | 25 |
| $\mathrm{I}_{\mathrm{CC}}(\mathrm{mA})$ | 150 | 110 | 60 |
| $\mathrm{~V}_{\mathrm{CC}}(\mathrm{V})$ | 5.0 | 5.0 | 5.0 |
| $\mathrm{P}_{\text {MAX }}(\mathrm{mW})$ | 750 | 550 | 300 |
| Package RTH (JA) $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 120 | 120 | 70 |
| $\left.\begin{array}{l}\text { Junction Temperature } \\ \text { at Data Sheet } \mathrm{P}_{\text {MAX }}[1]\end{array}{ }^{\circ} \mathrm{C}\right)$ | 160 | 136 | 91 |

## Notes:

1. $\mathrm{T}_{\text {ambient }}=70^{\circ} \mathrm{C}$

During its normal operation, the Cypress 7C122 device experiences a $91^{\circ} \mathrm{C}$ junction temperature, whereas competitive devices in their respective packaging environments see a $45^{\circ} \mathrm{C}$ and $69^{\circ} \mathrm{C}$ higher junction temperature. In terms of relative reliability life expectancy, assuming a 1.0 eV activation energy failure mechanism, this translates into an improvement in excess of two orders of magnitude (100x) over the bipolar 93422 device and more than one order of magnitude (30x) over the NMOS 9122 device.

## Thermal Performance Data of Cypress Component Packages

The thermal performance of a semiconductor device in its package is determined by many factors, including package design and construction, packaging materials, chip size, chip thickness, chip attachment process and materials, package size, etc.

## Thermal Resistance ( $\theta_{\mathrm{JA}}, \theta_{\mathrm{JC}}$ )

Thermal resistance is a measure of the ability of a package to transfer the heat generated by the device inside it to the ambient.
For a packaged semiconductor device, heat generated near the junction of the powered chip causes the junction temperature to rise above the ambient temperature. The total thermal resistance is defined as

$$
\theta_{\mathrm{JA}}=\frac{\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}}{\mathrm{P}}
$$

and $\theta_{\mathrm{JA}}$ physically represents the temperature differential between the die junction and the surrounding ambient at a power dissipation of 1 watt.

The junction temperature is given by the equation

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}\left[\theta_{\mathrm{JA}}\right]=\mathrm{T}_{\mathrm{A}}+\mathrm{P}\left[\theta_{\mathrm{JC}}+\theta_{\mathrm{CA}}\right]
$$

where

$$
\theta_{\mathrm{JC}}=\frac{\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{C}}}{\mathrm{P}} \quad \text { and } \quad \theta_{\mathrm{CA}}=\frac{\mathrm{T}_{\mathrm{C}}-\mathrm{T}_{\mathrm{A}}}{\mathrm{P}}
$$

$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature at which the device is operated; Most common standard temperature of operation equals $70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature of the IC chip
$\mathrm{T}_{\mathrm{C}}=$ Temperature of the case (package)
$\mathbf{P}=$ Power at which the device operates
$\theta_{\mathrm{JC}}=$ Junction-to-case thermal resistance. This is mainly a function of the thermal properties of the materials constituting the package.
$\theta_{\mathrm{JA}}=$ Junction-to-ambient thermal resistance
$\theta_{\mathrm{CA}}=$ Case-to-ambient thermal resistance. This is mainly dependent on the surface area available for convection and radiation and the ambient conditions among other factors. This can be controlled at the user end by using heat sinks providing greater surface area and better conduction path or by air or liquid cooling.
The junction-to-ambient environment is a still-air environment where the device is inserted into a low-cost standard device socket and mounted on a standard .062 " G10 PC board. For junction-tocase measurements, the same assembly is immersed into a constant temperature liquid reservoir approaching infinite heat sinking for the heat dissipated from the package surface.
The thermal resistance values of Cypress standard packages are graphically illustrated in Figures 2 through 5. Each envelope represents a spread of typical Cypress integrated circuit chip sizes (upper boundary $=5000$ Mils $^{2}$, lower boundary $=30,000$ Miss $^{2}$ ) in their thermally optimized packaging environment.
These thermal characteristics were measured using the TSP (Temperature Sensitive Parameter) test method described in MIL STD 883C, Method 1012.1. A thermal silicon test chip, containing a $25 \Omega$ diffused resistor to heat the chip and a calibrated TSP diode to measure the junction temperature, is used for all characterizations.

Thermal Management

Table 3. 24-Lead Cermaic and Plastic DIPs

| Package | Cavity/PAD <br> Size $(\mathbf{m i l s})$ | $\theta_{\mathbf{J C}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right){ }^{[2,3]}$ | $\theta_{\mathbf{J A}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: | :---: |
| 24 LCDIP $^{[4]}$ | $170 \times 270$ | 14 | 64 |
| 24 LPDIP $^{[5]}$ | $160 \times 210$ | 22 | 72 |

## Notes:

2. $\theta_{\mathrm{JC}}$ measurements were taken in a fluid bath.
3. $\theta_{\mathrm{JC}}$ evaluation by simulation used a Heat-sink configuration.
4. $24 \mathrm{LCDIP}=24$ lead CerDIP
5. 24 LPDIP $=24$ lead Plastic DIP
6. ANSYS Finite Element Software User Guides SDRC-IDEAS Pre and Post Processor User Guide SEMI International Standards, Vol. 4, Packaging Handbook, 1989.
7. "Thermal resistance measurements and finite calculations for ceramic hermetic packages." James N. Sweet et.al., SEMITherm, 1990.

## Thermal Resistance: Finite Element Model

$\theta_{\mathrm{JC}}$ and $\theta_{\mathrm{JA}}$ values given in the following tables have been obtained by simulation using the Finite element software ANSYS ${ }^{[6]}$. SDRC-IDEAS Pre and Post processor software was used to create the finite element model of the packages and the ANSYS input data required for analysis.
SEMI Standard (Semiconductor Equipment and Materials International) method SEMI G30-88 states "heat sink" mounting technique to be the "reference" method for $\theta_{\mathrm{JC}}$ estimation of ceramic packages. Accordingly, $\theta_{\mathrm{JC}}$ of packages has been obtained by applying the boundary conditions that correspond to the heat sink mounted on the packages in the simulation.
For $\theta_{\mathrm{JA}}$ evaluation, SEMI standard specification SEMI G38-87 suggests using a package-mounting arrangement that approximates the application environment. So, in evaluating the $\theta_{\mathrm{JA}}$, package on-board configuration is assumed.

## Model Description

- One quarter of the package mounted on a FR-4 PC board.
- Leads have been modeled as a continuous metallic plane, and equivalent thermal properties have been used to account for the plastic (or the glass in the case of ceramic packages) that fills the space between the leads.
- 1 W power dissipation over the entire chip is assumed.
- $70^{\circ} \mathrm{C}$ ambient condition is considered.


## Comparison of Simulation Data with Measured Data

In the case of ceramic packages, it is not unusual to see significant differences in $\theta_{\text {JC }}$ values when a heat sink is used in the place of fluid bath. ${ }^{[7]}$ However, SEMI G30-88 test method recommends the heat sink configuration for $\theta_{\mathrm{JC}}$ evaluation.
$\theta_{\mathrm{JA}}$ values from simulation compare within 12 percent of the measured values. $\theta_{\mathrm{JA}}$ values obtained from simulation seem to be conservative with an accuracy of about +12 percent.

## Thermal Resistance of Packages with Forced Convection Air Flow

One of the methods adopted to cool the packages on PC boards at the system level is to used forced air (fans) specified in linear feet per minute or LFM. This helps reduce the device operating temperature by lowering the case to ambient thermal resistance. Available surface area of the package and the orientation of the package with respect to the air flow affect the reduction of thermal resistance that can be achieved. A general rule of thumb is:

- For plastic packages:
- 200 LFM air flow can reduce $\theta_{\text {JA }}$ by 20 to $25 \%$
- 500 LFM air flow can reduce $\theta_{\text {JA }}$ by 30 to $40 \%$
- For ceramic packages:
- 200 LFM air flow can reduce $\theta_{\mathrm{JA}}$ by 25 to $30 \%$
- 500 LFM air flow can reduce $\theta_{\mathrm{JA}}$ by 35 to $45 \%$

If $\theta_{\mathrm{JA}}$ for a package in still air (no air flow) is known, approximate values of thermal resistance at 200 LFM and 500 LFM can be estimated. For estimation, the factors given in Table 4 can be used as a guideline.

## Table 4. Factors for Estimating Thermal Resistance

| Package Type | Air Flow Rate <br> (LFM) | Multiplication <br> Factor |
| :--- | :---: | :---: |
| Plastic | 200 | 0.77 |
| Plastic | 500 | 0.66 |
| Ceramic | 200 | 0.72 |
| Ceramic | 500 | 0.60 |

## Example:

$\theta_{\mathrm{JA}}$ for a plastic package in still air is given to be $80^{\circ} \mathrm{C} / \mathrm{W}$. Using the multiplication factor from Table 4;

- $\theta_{\mathrm{JA}}$ at 200 LFM is $(80 \times 0.77)=61.6^{\circ} \mathrm{C} / \mathrm{W}$
- $\theta_{\mathrm{JA}}$ at 500 LFM is $(80 \times 0.66)=52.8^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JA}}$ for a ceramic package in still air is given to be $70^{\circ} \mathrm{C} / \mathrm{W}$. Using Table 4;
- $\theta_{\mathrm{JA}}$ at 200 LFM is $(70 \times 0.72)=50.4^{\circ} \mathrm{C} / \mathrm{W}$
- $\theta_{\mathrm{JA}}$ at 500 LFM is $(70 \mathrm{x} 0.60)=42.0^{\circ} \mathrm{C} / \mathrm{W}$


## Presentation of Data

The following tables present the data taken using the aforementioned procedures.
The letter in the header ( $D, P, J$, etc.) refer to the package designators as detailed in the Package Diagrams section of this catalog.
The numeric values given in the table (e.g., 20.3) refer to the lead count (20) and package width in inches (.3). If no decimal appears, then the reader must refer to the package diagrams.

Thermal Management

Table 5. Plastic DIP Packages

| Package Type <br> "P" | Paddle Size <br> $(\mathbf{m i l})$ | LF Material | Die Size <br> $(\mathbf{m i l})$ | Die Area <br> $(\mathbf{s q . m i l )}$ | $\theta_{\mathbf{J C}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\text {JA }}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right.$ still air) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16.3 | $110 \times 140$ | Copper | $59 \times 70$ | 4,130 | 56 | 130 |
| 20.3 | $150 \times 190$ | Copper | $145 \times 120$ | 17,400 | 36 | 97 |
| 20.3 | $150 \times 190$ | Copper | $109 \times 113$ | 12,317 | 36 | 99 |
| 22.3 | $160 \times 210$ | Copper | $54 \times 113$ | 6,102 | 41 | 92 |
| 22.4 | $140 \times 170$ | Copper | $54 \times 113$ | 6,102 | 42 | 90 |
| 24.3 | $160 \times 210$ | Copper | $145 \times 120$ | 17,400 | 28 | 82 |
| 24.3 | $160 \times 500$ | Copper | $145 \times 213$ | 30,885 | 26 | 78 |
| 24.3 | $160 \times 580$ | Copper | $129 \times 346$ | 44,634 | 23 | 67 |
| 24.6 | $180 \times 210$ | Copper | $145 \times 120$ | 17,400 | 24 | 60 |
| 24.6 | $220 \times 240$ | Copper | $145 \times 213$ | 30,885 | 23 | 58 |
| 28.3 | $120 \times 170$ | Copper | $83 \times 98$ | 8,134 | 30 | 89 |
| 28.3 | $160 \times 286$ | Copper | $145 \times 213$ | 30,885 | 26 | 74 |
| 28.3 | $160 \times 500$ | Copper | $145 \times 213$ | 30,885 | 24 | 70 |
| 40.6 | $180 \times 180$ | Copper | $100 \times 118$ | 11,800 | 31 | 57 |
| 48.6 | $250 \times 250$ | Copper | $172 \times 213$ | 36,636 | 20 | 42 |
| 64.9 | $230 \times 230$ | Copper | $148 \times 196$ | 29,008 | 22 | 39 |

Table 6. Plastic Surface Mount SOIC, SOJ ${ }^{[8,9]}$

| Package Type <br> "S" and " $V$ " | Paddle Size <br> (mil) | LF Material | Die Size <br> (mil) | Die Area <br> (sq. mil) | $\theta_{\mathbf{J C}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J A}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right.$ still air) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | $140 \times 170$ | Copper | $98 \times 84$ | 8,232 | 19.0 | 120 |
| 18 | $140 \times 170$ | Copper | $98 \times 84$ | 8,232 | 18.0 | 116 |
| 20 | $180 \times 250$ | Copper | $145 \times 213$ | 30,885 | 17.0 | 105 |
| 24 | $180 \times 250$ | Copper | $145 \times 213$ | 30,885 | 15.4 | 88 |
| 24 | $170 \times 500$ | Copper | $141 \times 459$ | 64,719 | 14.9 | 85 |
| 28 | $170 \times 500$ | Copper | $145 \times 213$ | 30,885 | 16.7 | 84 |
| 28 | $170 \times 500$ | Copper | $141 \times 459$ | 64,719 | 14.4 | 80 |

Notes:
8. The data in Table 6 was simulated for SOIC packaging.
9. SOICs and SOJs have very similar thermal resistance characteristics.

The thermal resistance values given above apply to SOJ packages also.

Table 7. Plastic Leaded Chip Carrier

| Package Type <br> " J " | Paddle Size <br> (mil) | LF Material | Die Size <br> $(\mathbf{m i l})$ | Die Area <br> $(\mathbf{s q . ~ m i l ) ~}$ | $\theta_{\mathbf{J C}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J A}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right.$ still air) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | $180 \times 180$ | Copper | $109 \times 113$ | 12,317 | 28 | 102 |
| 28 | $170 \times 280$ | Copper | $118 \times 125$ | 14,750 | 28 | 82 |
| 28 | $200 \times 256$ | Copper | $145 \times 213$ | 30,885 | 28 | 80 |
| 32 | $200 \times 356$ | Copper | $145 \times 213$ | 30,885 | 26 | 76 |
| 44 | $360 \times 430$ | Copper | $292 \times 350$ | 102,200 | 16 | 60 |
| 52 | $270 \times 270$ | Copper | $172 \times 213$ | 36,636 | 21 | 54 |
| 52 | $310 \times 310$ | Copper | $269 \times 244$ | 65,636 | 20 | 52 |
| 52 | $370 \times 370$ | Copper | $305 \times 305$ | 93,025 | 17 | 47 |
| 68 | $360 \times 360$ | Copper | $324 \times 318$ | 103,032 | 15 | 40 |
| 84 | $250 \times 250$ | Copper | $163 \times 165$ | 26,895 | 17 | 45 |
| 84 | $425 \times 425$ | Copper | $335 \times 384$ | 128,640 | 14 | 35 |

Table 8. Plastic Quad Flatpacks

| Package Type <br> " $\mathbf{N} "$ | LF Material | Paddle Size <br> (mil) | Die Size <br> $(\mathbf{m i l})$ | $\theta_{\mathbf{J C}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J A}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right.$ still air) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | Alloy 42 | $310 \times 310$ | $235 \times 235$ | 20 | 78 |
| 144 | Alloy 42 | $310 \times 310$ | $235 \times 235$ | 22 | 69 |
| 160 | Alloy 42 | $310 \times 310$ | $230 \times 230$ | 22 | 68 |
| 208 | Alloy 42 | $400 \times 400$ | $290 \times 320$ | 20 | 60 |

Table 9. Ceramic DIP Packages

| Package Type <br> "D" and "W" | Cavity Size (mil) | LF Material | Die Size (mil) | Die Area (sq. mil) | $\begin{gathered} \theta_{\mathbf{J C}} \\ \left({ }^{\circ} \mathbf{C} / \mathbf{W}\right) \end{gathered}$ | $\begin{gathered} \theta_{\text {JA }} \\ \left({ }^{\circ} \mathbf{C} / \mathbf{W} \text { still air }\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16.3 | $160 \times 120$ | Alloy 42 | $60 \times 70$ | 4200 | 12 | 96 |
| 18.3 | $260 \times 140$ | Alloy 42 | $162 \times 123$ | 19,926 | 10 | 86 |
| 20.3 | $170 \times 290$ | Alloy 42 | $109 \times 113$ | 12,317 | 10 | 85 |
| 20.3 | $170 \times 290$ | Alloy 42 | $145 \times 213$ | 30,885 | 7 | 83 |
| 22.4 | $180 \times 210$ | Alloy 42 | $145 \times 120$ | 17,400 | 6 | 63 |
| 24.3 | $180 \times 210$ | Alloy 42 | $145 \times 120$ | 17,400 | 8 | 69 |
| 24.3 | $270 \times 170$ | Alloy 42 | $145 \times 213$ | 30,885 | 7 | 67 |
| 28.3 | $175 \times 335$ | Alloy 42 | $147 \times 176$ | 25,872 | 5.5 | 46 |
| 28.3 | $190 \times 580$ | Alloy 42 | $145 \times 270$ | 68,150 | 5 | 44 |
| 28.3 | $175 \times 530$ | Alloy 42 | $145 \times 470$ | 68,150 | 5 | 45 |
| 28.6 | $260 \times 260$ | Alloy 42 | $118 \times 125$ | 14,750 | 6 | 40 |
| 28.6 | $260 \times 260$ | Alloy 42 | $150 \times 180$ | 27,000 | 6 | 43 |
| 28.6 | $260 \times 260$ | Alloy 42 | $145 \times 213$ | 30,885 | 5 | 39 |
| 28.6 | $290 \times 560$ | Alloy 42 | $145 \times 213$ | 30,885 | 4 | 39 |
| 32.3 | $175 \times 530$ | Alloy 42 | $198 \times 240$ | 47,520 | 5.5 | 40 |
| 40.6 | $260 \times 270$ | Alloy 42 | $145 \times 213$ | 30,885 | 5 | 35 |
| 48.6 | $260 \times 340$ | Alloy 42 | $145 \times 213$ | 30,885 | 5 | 30 |

## Thermal Management

Table 10. Ceramic Quad Flatpacks

| Package Type <br> " H " and " Y " | Cavity Size (mil) | LF Material | Die Size (mil) | Die Area (sq. mil) | $\begin{gathered} \theta_{\mathbf{J C}} \\ \left({ }^{\circ} \mathbf{C} / \mathbf{W}\right) \end{gathered}$ | $\begin{gathered} \theta_{\mathrm{JA}} \\ \left({ }^{\circ} \mathbf{C} / \mathbf{W} \text { still air }\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 28 | $250 \times 250$ | Alloy 42 | $123 \times 162$ | 19,926 | 9.2 | 96 |
| 28 | $250 \times 250$ | Alloy 42 | $150 \times 180$ | 27,000 | 8.9 | 93 |
| 32 | $316 \times 317$ | Alloy 42 | $198 \times 240$ | 47,520 | 7.5 | 72 |
| 44 | $400 \times 400$ | Alloy 42 | $310 \times 250$ | 77,500 | 5.9 | 55 |
| 52 | $400 \times 400$ | Alloy 42 | $250 \times 310$ | 77,500 | 5.9 | 55 |
| 68 | $400 \times 400$ | Alloy 42 | $310 \times 250$ | 77,500 | 5.4 | 33 |
| 84 | $450 \times 450$ | Alloy 42 | $310 \times 250$ | 77,500 | 5.4 | 29 |

Table 11. Hermetic Leadless Chip Carriers

| Package Type " V " and " $Q$ " ${ }^{10]}$ | Cavity Size (mil) | LF Material | Die Size $(\mathrm{mil})$ | Die Area (sq. mil) | $\begin{gathered} \theta_{\mathbf{J C}} \\ \left({ }^{\mathbf{C}} / \mathbf{W}\right) \end{gathered}$ | $\begin{gathered} \theta_{\mathrm{JA}} \\ \left({ }^{\circ} \mathbf{C} / \mathbf{W} \text { still air }\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18R | $160 \times 160$ | Alloy 42 | $109 \times 113$ | 12,317 | 11 | 90 |
| 20R | $160 \times 160$ | Alloy 42 | $109 \times 113$ | 12,317 | 11 | 88 |
| 20R | $160 \times 160$ | Alloy 42 | $109 \times 113$ | 12,317 | 11.5 | 90 |
| 20S | $160 \times 160$ | Alloy 42 | $109 \times 113$ | 12,317 | 11 | 89 |
| 22R | $250 \times 250$ | Alloy 42 | $123 \times 162$ | 19,926 | 10.5 | 87 |
| 28S | $250 \times 250$ | Alloy 42 | $123 \times 162$ | 19,926 | 11 | 88 |
| 28S | $250 \times 250$ | Alloy 42 | $123 \times 162$ | 19,926 | 11 | 87 |
| 28S | $250 \times 250$ | Alloy 42 | $150 \times 180$ | 27,000 | 20 | 84 |
| 28R | $185 \times 185$ | Alloy 42 | $145 \times 120$ | 17,400 | 9 | 88 |
| 32R | $300 \times 430$ | Alloy 42 | $139 \times 360$ | 50,040 | 10 | 83 |
| 32R | $300 \times 430$ | Alloy 42 | $139 \times 360$ | 50,040 | 10 | 82 |
| 44R | $430 \times 430$ | Alloy 42 | $292 \times 350$ | 102,200 | 6 | 64 |
| 52S | $330 \times 330$ | Alloy 42 | $244 \times 269$ | 65,636 | 4 | 47 |
| 68 S | $300 \times 300$ | Alloy 42 | $244 \times 269$ | 65,636 | 4 | 38 |

Notes:
10. The " R " and " S " at the end of the package type refers to rectangular and sqaure leadless chip carriers.

Table 12. Cerpacks

| Package Type <br> "K" and "T" | Cavity Size <br> (mil) | Leadframe <br> Material | Die Size <br> (mil) | Die Area <br> $(\mathbf{s q} \cdot \mathbf{m i l})$ | $\theta_{\mathbf{J C}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J A}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right.$ still air) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | $140 \times 200$ | Alloy 42 | $100 \times 118$ | 11,800 | 10 | 107 |
| 18 | $140 \times 200$ | Alloy 42 | $100 \times 118$ | 11,800 | 10 | 104 |
| 20 | $180 \times 265$ | Alloy 42 | $128 \times 170$ | 21,760 | 9 | 102 |
| 24 | $170 \times 270$ | Alloy 42 | $128 \times 170$ | 21,760 | 10 | 102 |
| 28 | $210 \times 210$ | Alloy 42 | $150 \times 180$ | 27,000 | 9 | 98 |
| 32 | $210 \times 550$ | Alloy 42 | $141 \times 459$ | 64,719 | 7 | 81 |

Table 13. Miscellaneous Packaging

| Package Type | Cavity Size <br> $($ mil $)$ | Leadframe <br> Material | Die Size <br> $($ mil $)$ | Die Area <br> $($ sq. mil $)$ | $\theta_{\mathbf{J C}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J A}}$ <br> $\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right.$ still air) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 VDIP $^{[11]}$ | $500 \times 275$ | Alloy 42 | $145 \times 213$ | 30,885 | 6 | 57 |
| 68 CPGA $^{[12]}$ | $350 \times 350$ | Kovar Pins | $323 \times 273$ | 88,179 | 3 | 28 |

Notes:
11. $\mathrm{VDIP}=$ "PV" package.
12. $\mathrm{CPGA}=" \mathrm{G} "$ package .

## Packaging Materials

Cypress plastic packages incorporate:

- High thermal conductivity copper lead frame
- Molding compound with high thermal conductivity
- Silver-filled conductive epoxy as die attach material
- Gold bond wires

Cypress cerDIP packages incorporate:

- High conductivity alumina substrates
- Silver-filled glass as die attach material
- Alloy 42 lead frame
- Aluminum bond wires


## Package Diagrams

## Plastic Pin Grid Arrays

145-Pin Plastic Grid Array (Cavity Up) B144



## Ceramic Dual-In-Line Packages



## 20-Lead (300-Mil) CerDIP D6

MIL-STD-1835 D-8 Config. A



## 22-Lead (400-Mil) CerDIP D8

MIL-STD-1835 D-7 Config. A


## Ceramic Dual-In-Line Packages (continued)

22-Lead (300-Mil) CerDIP D10


24-Lead (600-Mil) CerDIP D12
MIL-STD-1835 D-3 Config. A


## 28-Lead (600-Mil) CerDIP D16

MIL-STD-1835 D-10 Config. A


## Ceramic Dual-In-Line Packages (continued)

## 40-Lead (600-Mil) CerDIP D18

MIL-STD-1835 D-5 Config. A


32-Lead (600-Mil) CerDIP D20


## 28-Lead (300-Mil) CerDIP D22

MIL-STD-1835 D-15 Config. A


## Ceramic Dual-In-Line Packages (continued)

## 48-Lead (600-Mil) Sidebraze DIP D26



## 52-Lead (900-Mil) Bottombraze DIP D28



## Ceramic Dual-In-Line Packages (continued)

## 64-Lead (900-Mil) Bottombraze DIP D30



## 32-Lead (300-Mil) CerDIP D32

24-Lead (400-Mil) CerDIP D40
MIL-STD-1835 D-11 Config. A


Package Diagrams

## 28-Lead (400-Mil) CerDIP D42



## 32-Lead (400-Mil) Sidebraze DIP D46

## DIMENSIIDNS IN INCHES

$\frac{M I N}{M A X}$


## 32-Lead (400-Mil) CerDIP D44



## 32-Lead (600-Mil) Sidebraze DIP D50



## Ceramic Flatpacks

16－Lead Rectangular Flatpack F69
MIL－STD－1835 F－5 Config．B

18－Lead Rectangular Flatpack F70


20－Lead Rectangular Flatpack F71



24－Lead Rectangular Flatpack $\mathbf{F 7 3}$
MIL－STD－1835 F－6 Config．B


## Ceramic Flatpacks (continued)

32-Lead Rectangular Flatpack F75


42-Lead Rectangular Flatpack F76


48-Lead Quad Flatpack F78


## Ceramic Flatpacks (continued)

## 64-Lead Quad Flatpack F90

DIMENSIUNS IN INCHES
$\frac{\text { MIN }}{\text { MAX }}$


Package Diagrams

## 68-Pin Grid Array (Cavity Down) G68



## 84-Pin Grid Array (Cavity Up) G84



## Ceramic Pin Grid Arrays (continued)

## 143-Pin Grid Array (Cavity Down) G144



145-Pin Grid Array (Cavity Up) G145


## Ceramic Pin Grid Arrays (continued)

## 207-Pin Grid Array (Cavity Down) G207



244-Pin Grid Array (Cavity Down) G244


## Ceramic Windowed J-Leaded Chip Carriers

## 28-Pin Windowed Leaded Chip Carrier H64



## Ceramic Windowed J-Leaded Chip Carriers (continued)

## 44-Pin Windowed Leaded Chip Carrier H67



## Ceramic Windowed J-Leaded Chip Carriers (continued)

68-Pin Windowed Leaded Chip Carrier H81


## Ceramic Windowed J-Leaded Chip Carriers (continued)

## 84-Lead Windowed Leaded Chip Carrier H84



## Plastic Leaded Chip Carriers

20-Lead Plastic Leaded Chip Carrier J61
dIMENSIDNS IN INCHES $\frac{\text { MIN }}{\text { MAX }}$


32-Lead Plastic Leaded Chip Carrier J65

DIMENSIDNS IN INCHES $\frac{\text { MIN. }}{\text { MAX }}$


28-Lead Plastic Leaded Chip Carrier J64



## Plastic Leaded Chip Carriers (continued)

## 52-Lead Plastic Leaded Chip Carrier J69



68-Lead Plastic Leaded Chip Carrier J81


84-Lead Plastic Leaded Chip Carrier J83

DIMENSIDNS IN INCHES MIN.


## Cerpacks

## 24-Lead Square Cerpack K63



18-Lead Rectangular Cerpack K70
MIL-STD-1835 F-10 Config. A

DIMENSIDNS IN INCHES
$\frac{\mathrm{MIN} .}{\text { MAX }}$


## 16-Lead Rectangular Cerpack K69

MIL-STD-1835 F-5 Config. A


## 20-Lead Rectangular Cerpack K71

MIL-STD-1835 F-9 Config. A


## Cerpacks (continued)

24-Lead Rectangular Cerpack K73
MIL-STD-1835 F-6 Config. A

## 28-Lead Rectangular Cerpack K74

MIL-STD-1835 F-11 Config. A


32-Lead Rectangular Cerpack K75


28-Lead Rectangular Cerpack K80


Package Diagrams
Ceramic Leadless Chip Carriers

32-Lead Leadless Chip Carrier LA5


20-Pin Rectangular Leadless Chip Carrier L51
MIL-STD-1835 C-13


18-Pin Rectangular Leadless Chip Carrier L50 MIL-STD-1835 C-10A


22-Pin Rectangular Leadless Chip Carrier L52


## Ceramic Leadless Chip Carriers (continued)

## 24-Pin Rectangular Leadless Chip Carrier L53



32-Pin Rectangular Leadless Chip Carrier L55 MIL-STD-1835 C-12


28-Pin Rectangular Leadless Chip Carrier L54 MIL-STD-1835 C-11A


20-Pin Square Leadless Chip Carrier L61
MIL-STD-1835 C-2A


TDP


## Ceramic Leadless Chip Carriers (continued)

24-Square Leadless Chip Carrier L63


44-Square Leadless Chip Carrier L67 MIL-STD-1835 C-5


28-Square Leadless Chip Carrier L64 MIL-STD-1835 C-4


48-Square Leadless Chip Carrier L68


## Ceramic Leadless Chip Carriers (continued)

52-Square Leadless Chip Carrier L69


32-Pin Leadless Chip Carrier L75


68-Square Leadless Chip Carrier L81
MIL-STD-1835 C-7


15-32

## Plastic Quad Flatpacks

## 64-Lead Plastic Quad Flatpack N64



## Plastic Quad Flatpacks (continued)

## 160-Lead Plastic Quad Flatpack N160




Package Diagrams

## Plastic Quad Flatpacks (continued)

160-Lead Plastic Quad Flatpack with Molded Carrier Ring N161



SECTIDN B-B


## Plastic Quad Flatpacks (continued)

## 208-Lead Plastic Quad Flatpack N208



## Plastic Quad Flatpacks (continued)

## 208-Lead Plastic Quad Flatpack

 with Molded Carrier Ring N209


SECTIDN B-B


## Plastic Dual-In-Line Packages

16-Lead (300-Mil) Molded DIP P1


18-Lead (300-Mil) Molded DIP P3


DIMENSIINS IN INCHES MIN,


20-Lead (300-Mil) Molded DIP P5


DIMENSIIDNS IN INCHES $\frac{\text { MIN. }}{\text { MAX. }}$


## Plastic Dual-In-Line Packages (continued)

## 22-Lead (400-Mil) Molded DIP P7



DIMENSIUNS IN INCHES $\frac{\text { MIN. }}{\text { MAX. }}$


22-Lead (300-Mil) Molded DIP P9


DIMENSIDNS IN INCHES $\frac{\text { MIN. }}{\text { MAX. }}$


24-Lead (600-Mil) Molded DIP P11


DIMENSIINS IN INCHES $\frac{\text { MIN. }}{\text { MAX }}$


## Plastic Dual-In-Line Packages (continued)

## 24-Lead (300-Mil) Molded DIP P13/P13A



## 28-Lead (600-Mil) Molded DIP P15


dimensians in inches $\frac{\text { MIN. }}{\text { MAX }}$


40-Lead (600-Mil) Molded DIP P17


SEMICONDUCTOR

## Plastic Dual-In-Line Packages (continued)

## 32-Lead (600-Mil) Molded DIP P19




28-Lead (300-Mil) Molded DIP P21


DIMENSIINS IN INCHES MIN.


48-Lead (600-Mil) Molded DIP P25


DIMENSIDNS IN INCHES $\frac{\text { MIN. }}{\text { MAX. }}$


## Plastic Dual-In-Line Packages (continued)

## 64-Lead (900-Mil) Molded DIP P29



## Ceramic Windowed Leadless Chip Carriers

32-Pin Windowed Rectangular Leadless Chip Carrier Q55 MIL-STD-1835 C-12


20-Pin Windowed Square Leadless Chip Carrier Q61 MIL-STD-1835 C-2A


## Ceramic Windowed Leadless Chip Carriers (continued)

28-Pin Windowed Leadless Chip Carrier Q64
MIL-STD-1835 C-4


44-Pin Windowed Leadless Chip Carrier Q67
MIL-STD-1835 C-5


## Ceramic Windowed Pin Grid Arrays

## 68-Pin Windowed PGA Ceramic R68



## Ceramic Windowed Pin Grid Arrays (continued)

84-Lead Windowed Pin Grid Array R84


## Plastic Small Outline ICs

16-Lead Molded SOIC S1


## Plastic Small Outline ICs（continued）

## 18－Lead Molded SOIC S3



20－Lead Molded SOIC S5


LEAD CDPLANARITY 0.004 MAX．


15

## Plastic Small Outline ICs (continued)

## 24-Lead Molded SOIC S13



## 28-Lead Molded SOIC S21



DIMENSIONS IN INCHES $\frac{M I N .}{M A X}$
LEAD CIPLANARITY 0.004 MAX.

$\qquad$
Plastic Small Outline ICs (continued)

## 28-Lead (400-Mil) Molded SOIC S28



DETAIL A
EXTERNAL LEAD DESIGN


32-Lead (400-Mil) Molded SOIC S33


DETAIL A
EXTERNAL LEAD DESIGN


SEATING PLANE


CYPRESS

## Windowed Cerpacks

## 24-Lead Windowed Cerpack T73



28-Lead Windowed Cerpack T74


## Windowed Cerpacks (continued)

## 68-Lead Windowed Cerquad Flatpack T91



CYPRESS

## Ceramic Quad Flatpacks

## 160-Lead Ceramic Quad Flatpack U160



## Ceramic Quad Flatpacks (continued)

## 208-Lead Ceramic Quad Flatpack U208



Package Diagrams

## Plastic Small Outline J-Bend



28-Lead Molded SOJ V21
 DIMENSIUNS IN INCHES $\frac{\text { MIN. }}{\text { MAX. }}$


## Plastic Small Outline J-Bend (continued)

## 28-Lead (400-Mil) Molded SOJ V28



32-Lead (400-Mil) Molded SOJ V33

DIMENSIONS IN INCHES $\frac{\text { MIN. }}{\text { MAX. }}$



GPTIDN 1


## Ceramic Windowed Dual-In-Line Packages

20-Lead (300-Mil) Windowed CerDIP W6
MIL-STD-1835 D-8 Config. A


24-Lead (600-Mil) Windowed CerDIP W12
MIL-STD-1835 D-3 Config. A


## Ceramic Windowed Dual-In-Line Packages (continued)

24-Lead (300-Mil) Windowed CerDIP W14
MIL-STD-1835 D-9 Config. A


28-Lead (600-Mil) Windowed CerDIP W16
MIL-STD-1835 D-10 Config. A


## Ceramic Windowed Dual-In-Line Packages (continued)

## 40-Lead (600-Mil) Windowed CerDIP W18



32-Lead (600-Mil) Windowed CerDIP W20


## Ceramic Windowed Dual-In-Line Packages (continued)

## 28-Lead (300-Mil) Windowed CerDIP W22

MIL-STD-1835 D-15 Config. A


32-Lead (300-Mil) Windowed CerDIP W32


## Ceramic J-Leaded Chip Carriers

## 52-Pin Ceramic Leaded Chip Carrier Y59



Ceramic J-Leaded Chip Carriers (continued)

## 28-Pin Ceramic Leaded Chip Carrier Y64



## Ceramic J-Leaded Chip Carriers (continued)

## 84-Pin Ceramic Leaded Chip Carrier Y84



Typical Marking for DIP Packages (P and D Type)


## 40-Pin DIP Module HD01



40-Pin Ceramic DIP Module HD02


Module Package Diagrams

40-Pin DIP Module HD03


32-Pin DIP Module HD04


SEMICONDUCTOR
48-Pin Ceramic DIP Module HD05


60-Pin Ceramic DIP Module HD06


## 28-Pin DIP Module HD07



DIMENSIONS IN INCHES

$$
\frac{\text { MIN. }}{\text { MAX. }}
$$

28-Pin DIP Module HD09


DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

24-Pin DIP Module HD08



DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

28-Pin Ceramic DIP Module HD10


60-Pin Ceramic DIP Module HD11


## 32-Pin DIP Module HD12



DIMENSIONS IN INCHES
$\frac{M I N .}{M A X}$


SEMICONDUCTOR

## 66-Pin PGA Module HG01



36-Pin Vertical DIP Module HV01


88-Pin Vertical DIP Module HV02


40-Pin VDIP Module HV03



32-Pin DIP Module PD02


32-Pin DIP Module PD03


40-Pin DIP Module PD04


32-Pin DIP Module PD05


60-Pin DIP Module PD06


INDICATOR


36-Pin Flat SIP Module PF01
Top View


DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$


36-Pin Flat SIP Module PF03


36-Pin Flat SIP Module PF04


36-Pin Flat SIP Module PF05


44-Pin Flat SIP Module PF06


400-pin PGA Module PG01



68-Pin Plastic Leaded Chip Carrier PJ01
 SEMICONDUCTOR

68-Pin Plastic Leaded Chip Carrier PJ02


64-Pin Plastic SIMM Module PM01


Module Package Diagrams

64-Pin SIMM PM03


64-Pin Plastic Angled SIMM Module PN01


64-Pin Plastic Angled SIMM Module PN02



30-Pin Plastic SIP PS03


DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

SEMICONDUCTOR

## 44-Pin Plastic SIP Module PS04



36-Pin SIP Module PS05


36-Pin SIP Module PS06


## 44-Pin Plastic SIP Module PS07



36-Pin SIP Module PS08


40-Pin VDIP Module PV01

$\frac{\text { MIN. }}{\text { MAX. }}$

104-Pin VDIP Module PV02


36-Pin Plastic Vertical DIP Module PV03


40-Pin Plastic VDIP Module PV04


DIMENSIONS IN INCHES

$$
\frac{\mathrm{MIN} .}{\mathrm{MAX}}
$$

64-Pin Plastic ZIP Module PZ01

Bottom View


DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

60-Pin Plastic ZIP Module PZ02


DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX }}$

## 64-Pin Plastic ZIP Module PZ03



DIMENSIONS IN INCHES
$\frac{\text { MIN. }}{\text { MAX. }}$

60-Pin ZIP Module PZO4

$\frac{\text { MIN. }}{\text { MAX. }}$

SEMICONDUCTOR

## 56-Pin ZIP Module PZ05



56-Pin ZIP Module PZ07


64-Pin ZIP PZ08


SEMICONDUCTOR

## 32-Pin DIP Module SD01



SEMICONDUCTOR

## Domestic Direct Sales Offices

## California

Cypress Semiconductor
Corporate Headquarters
3901 N. First Street
San Jose, CA 95134
(408) 943-2600

Telex: 821032 CYPRESS SNJ UD
TWX: 9109970753
FAX: (408) 943-6860
Cypress Semiconductor
23586 Calabasas Rd., Ste. 201
Calabasas, CA 91302
(818) 222-3800

FAX: (818) 222-3810
Cypress Semiconductor
2 Venture Plaza, Suite 460
Irvine, CA 92718
(714) 753-5800

FAX: (714) 753-5808
Cypress Semiconductor
12526 High Bluff Dr., Ste. 300
San Diego, CA 92130
(619) 755-1976

FAX: (619) 755-1969
Alabama
Cypress Semiconductor
303 Williams Ave., Ste. 125
Huntsville, AL 35801
(205) 533-2794

FAX: (205) 533-2796

## Colorado

Cypress Semiconductor
4851 Independence St., Ste. 189
Wheat Ridge, CO 80033
(303) 424-9000

FAX: (303) 424-0627

## Florida

Cypress Semiconductor
10014 N. Dale Mabry Hwy. 101
Tampa, FL 33618
(813) 968-1504

FAX: (813) 968-8474

Cypress Semiconductor
255 South Orange Avenue
Suite 1255
Orlando, FL 32801
(407) 422-0734

FAX: (407) 422-1976

## Illinois

Cypress Semiconductor
1530 E. Dundee Rd., Ste. 190
Palatine, IL 60067
(708) 934-3144

FAX: (708) 934-7364

## Maryland

Cypress Semiconductor
5457 Twin Knolls Rd., Ste. 103
Columbia, MD 21045
(410) 740-2087

FAX: (410) 997-2571

## Minnesota

Cypress Semiconductor
14525 Hwy. 7, Ste. 360
Minnetonka, MN 55345
(612) 935-7747

FAX: (612) 935-6982

## New Hampshire

Cypress Semiconductor
61 Spit Brook Road, Ste. 110
Nashua, NH 03060
(603) 891-2655

FAX: (603) 891-2676

## New York

Cypress Semiconductor
244 Hooker Ave., Ste. B
Poughkeepsie, NY 12603
(914) 485-6375

FAX: (914) 485-7103
Cypress Semiconductor
Hauppauge Exec. Center
300 Vanderbilt Motor Pkwy., \#2100
Hauppauge, NY 11788
(516) 231-0238

FAX: (516) 544-4359

## North Carolina

Cypress Semiconductor
7500 Six Forks Rd., Suite G
Raleigh, NC 27615
(919) 870-0880

FAX: (919) 870-0881
Oregon
Cypress Semiconductor
12225 SW 2nd Street, Ste. 200
Beaverton, OR 97005
(503) 626-6622

FAX: (503) 626-6688

## Pennsylvania

Cypress Semiconductor
Two Neshaminy Interplex, Ste. 206
Trevose, PA 19053
(215) 639-6663

FAX: (215) 639-9024

## Texas

Cypress Semiconductor
333 West Campbell Rd., Ste. 240
Richardson, TX 75080
(214) 437-0496

FAX: (214) 644-4839
Cypress Semiconductor
Great Hills Plaza
9600 Great Hills Trail, Ste. 150W
Austin, TX 78759
(512) 338-0204

FAX: (512) 338-0865
Cypress Semiconductor
20405 SH 249, Ste. 216
Houston, TX 77070
(713) 370-0221

FAX: (713) 370-0222

## Virginia

Cypress Semiconductor
3151C Anchorway Court
Falls Church, VA 22042
(703) 849-1733

FAX: (703) 849-1734

## Mirika

84 Woodland Dr.
Delta, British Columbia V4C 3C1
(604) 943-5020

FAX: (604) 943-8184

## Connecticut

HLM
3 Pembroke Rd.
Danbury, CT 06810
(203) 791-1878

FAX: (203) 791-1876
Florida
CM Marketing
445 Douglas Ave., \#1455-E
Altamonte Springs, FL 32714
(407) 682-7709

FAX: (407) 682-7995

Domestic Sales Representatives (continued)

CM Marketing
1435-D Gulf to Bay Blvd.
Clearwater, FL 34615
(813) 443-6390

FAX: (813) 443-6312

## CM Marketing

3108 NE 26th St.
Ft. Lauderdale, FL 33305
(305) 566-6386

FAX: (305) 537-4725

## Georgia

Group 2000 Sales Inc.
5390 Peachtree Industrial Blvd.
Suite 210B
Norcross, GA 30071
(404) 729-1889

FAX: (404) 729-1896

## Illinois

Micro Sales Inc.
901 W. Hawthorn Drive
Itasca, IL 60143
(708) 285-1000

FAX: (708) 285-1008

## Indiana

Technology Mktg. Corp.
599 Industrial Dr.
Carmel, IN 46032
(317) 844-8462

FAX: (317) 573-5472
Technology Mktg. Corp.
4630-10 W. Jefferson Blvd.
Ft. Wayne, IN 46804
(219) 432-5553

FAX: (219) 432-5555
Technology Marketing Corp.
1214 Appletree Lane
Kokomo, IN 46902
(317) 459-5152

FAX: (317) 457-3822

## Iowa

Midwest Technical Sales
463 Northland Ave., N.E.
Suite 101
Cedar Rapids, IA 52402
(319) 377-1688

FAX: (319) 377-2029

## Kansas

Midwest Technical Sales
21901 La Vista
Goddard, KS 67052
(316) 794-8565

Midwest Technical Sales
15301 W. 87 Parkway, Ste. 200
Lenexa, KS 66219
(913) 888-5100

FAX: (913) 888-1103

Kentucky
Technology Marketing Corp. 4012 DuPont Circle, Ste. 414
Louisville, KY 40207
(502) 893-1377

FAX: (502) 896-6679
Michigan
Techrep
2200 North Canton Center Rd.
Suite 110
Canton, MI 48187
(313) 981-1950

FAX: (313) 981-2006

## Missouri

Midwest Technical Sales
514 Earth City Expwy., \#239
Earth City, MO 63045
(314) 298-8787

FAX: (314) 298-9843

## New Jersey

HLM
333 Littleton Rd.
Parsippany, NJ 07054
(201) 263-1535

FAX: (201) 263-0914

## New Mexico

Techni-Source, Inc.
1101 Cardenas NE \#103
Albuquerque, NM 87110
(505) 268-4232

FAX: (505) 268-0451

## New York

HLM
P.O Box 328

Northport, NY 11768
(516) 757-1606

FAX: (516) 757-1636
Reagan/Compar
37A Brook Hill Lane
Rochester, NY 14625
(716) 271-2230

FAX: (716) 381-2840
Reagan/Compar
214 Dorchester Ave., \#3C
Syracuse, NY 13203
(315) 432-8232

FAX: (315) 432-8238
Reagan/Compar
3301 Country Club Road
Ste. 2211
P.O. Box 135

Endwell, NY 13760
(607) 754-2171

FAX: (607) 754-4270

## Ohio

KW Electronic Sales, Inc.
8514 North Main Street
Dayton, OH 45415
(513) 890-2150

TWX: 5106012994
FAX: (513) 890-5408
KW Electronic Sales, Inc.
3645 Warrensville Center Rd. \#244
Shaker Heights, OH 44122
(216) 491-9177

TWX: 62926868
FAX: (216) 491-9102

## Pennsylvania

L. D. Lowery

2801 West Chester Pike
Broomall, PA 19008
(215) 356-5300

FAX: (215) 356-8710
KW Electronic Sales, Inc.
4068 Mt. Royal Blvd., Ste. 110
Allison Park, PA 15101
(412) 492-0777

FAX: (412) 492-0780

## Puerto Rico

Electronic Technical Sales
P.O. Box 10758

Caparra Heights Station
San Juan, P.R. 00922
(809) 798-1300

FAX: (809) 798-3661

## Utah

Sierra Technical Sales
4700 South 900 East, 30-150
Salt Lake City, UT 84117
(801) 566-9719

FAX: (801) 565-1150

## Washington

Electronic Sources
1603 116th Ave. NE, Ste. 115
Bellevue, WA 98004
(206) 451-3500

FAX: (206) 451-1038

## Wisconsin

Micro Sales Inc.
210 Regency Court
Suite L101
Waukesha, WI 53186
(414) 786-1403

FAX: (414) 786-1813

## International Direct Sales Offices

## Cypress Semiconductor International-Europe

Avenue Ernest Solvay, 7
B- 1310 La Hulpe, Belgium
Tel: (32) 2-652-0270
Telex: 64677 CYPINT B
FAX: (32) 2-652-1504
France
Cypress Semiconductor France
Miniparc Bât. no 8
Avenue des Andes, 6
Z.A. de Courtaboeuf

91952 Les Ulis Cedex, France
Tel: (33) 1-69-07-55-46
FAX: (33) 1-69-07-55-71

## Germany

Cypress Semiconductor GmbH
Munchner Str. 15A
W-8011, Zorneding, Germany
Tel: (49) 081-06-2855
FAX: (49) 081-06-20087

Cypress Semiconductor GmbH
Büro Nord
Matthias-Claudius-Str. 17
W-2359 Henstedt-Ulzburg, Germany
Tel: (49) 4193-77217
FAX: (49) 4193-78259
Italy
Cypress Semiconductor
Via del Poggio Laurentino 118
00144 Rome, Italy
Tel: (38) 65-920-723
FAX: (39) 65-920-924
Cypress Semiconductor
Via Quintino 28
10121 Torino, Italy
Tel: (39) 11-515-421 or 11-517-421
FAX: (39) 11-518-612

## Japan

Cypress Semiconductor Japan K.K.
Fuchu-Minami Bldg., 2F
10-3, 1-Chome, Fuchu-machi,
Fuchu-shi, Tokyo, Japan 183
Tel: (81) 423-69-82-11
FAX: (81) 423-69-82-10

## Sweden

Cypress Semiconductor Scandinavia AB Marknadsvagen 15
S-18311 Taby, Sweden
Taby Centrum, Ingang $S$
Tel: (46) 86380100
FAX: (46) 87921560

## United Kingdom

Cypress Semiconductor U.K., Ltd.
3, Blackhorse Lane, Hitchin,
Hertfordshire, U.K., SG4 9EE
Tel: (44) 462-42-05-66
FAX: (44) 462-42-19-69
Cypress Semiconductor Manchester
27 Saville Rd. Cheadle
Gatley, Cheshire, U.K.
Tel: (44) 614-28-22-08
FAX: (44) 614-28-0746

## International Sales Representatives

## Australia

Braemac Pty. Ltd.
Unit 6, 111 Moore St.
Leichhardt, N.S.W. 2040, Australia
Tel: (61) 2-564-1211
FAX: (61) 2-564-2789
Braemac Pty. Ltd.
10-12 Prospect Street, Box Hill
Melbourne, Victoria, 3128, Australia
Tel: (61) 3-899-1272
FAX: (61) 3-899-1276

## Austria

Hitronik Vertriebsge GmbH
St. Veitgasse 51
A-1130 Wien, Austria
Tel: (43) 222-824-199
Telex: 133404 HIT A
FAX: (43) 222-828-55-72

## Belgium

Sonetech
Limburg Stirum 243
1780 Wemmel, Belgium
Tel: (32) 2-460-0707
FAX: (32) 2-460-1200

## Denmark

Nordisk Elektronik A/S
Transformervej 17
DK-2730 Herlev, Denmark
Tel: (45) 42-84-20-00
Telex: 35200 NORDEL DK
FAX: (45) 44-92-15-52

## Finland

Oy Ferrado AB
P.O. Box 67

02631 Espoo, Finland
Tel: (358) 05281
FAX: (358) 05284333

## France

Arrow Electronics
73/79, Rue des Solets
Silic 585
94653 Rungis Cedex
Tel: (33) 149784900
FAX: (33) 149780599
Arrow Electronics
Les Jardins d'Entreprises
Betiment B3
213, Rue Gerland
69007 Lyon
Tel: (33) 78727942
FAX: (33) 78728024
Arrow Electronics
Centreda
Avenue Didier Daurat
31700 Blagnac
Tel: (33) 61157518
FAX: (33) 61300193
Arrow Electronics
Immeuble St. Christophe
Rue de la Frebardiere
Zi Sud Est
35135 Chantepie
Tel: (33) 99417044
FAX: (33) 99501128
Newtek
Rue de LEsterel, 8, Silic 583
F-94663 Rungis Cedex, France
Tel: (33) 1-46-87-22-00
Telex: 263046 F
FAX: (33) 1-46-87-80-49

Newtek
Rue de l'Europe, 4
Zac Font-Ratel
38640 Claix, France
Tel: (33) 16-76-98-56-01
FAX: (33) 16-76-98-16-04
Scaib, SA
80 Rue d'Arcueil Silic 137
94523 Rungis, Cedex, France
Tel: (33) 1-46-87-23-13
FAX: (33) 1-45-60-55-49

## Germany

API Electronik GmbH
Lorenz-Brarenstr 32
W-8062 Markt, Indersdorf
Germany
Tel: (49) 81367092
Telex: 5270505
FAX: (49) 81367398
Astek GmbH
Gottlieb-Daimler Str. 7
W-2358 Kaltenkirchen
Germany
Tel: (49) 41 91-80 07-0
Telex: 2180120 ASK D
FAX: (49) 41 91-80 07-33
Metronik GmbH
Leonhardsweg 2, Postfach 1328
W-8025 Unterhaching,
Germany
Tel: (49) 89611080
Telex: 17897434 METRO D
FAX: (49) 896116468

## International Sales Representatives (continued)

Metronik GmbH
Laufamholzstrasse 118
W-8500 Nürnberg,
Germany
Tel: (49) 911544966
Telex: 626205
FAX: (49) 911542936
Metronik GbmH
Löewenstrasse 37
W-7000 Stuttgart 70
Germany
Tel: (49) 711764033
Telex: 7-255-228
FAX: (49) 7117655181
Metronik GmbH
Siemerisstrasse 4-6
W-6805 Heddesheim, Germany
Tel: (49) 62034701
Telex: 465035
FAX: (49) 620345543
Metronik GmbH
Zum Lonnenhohl 38
W-4600 Dortmund 13, Germany
Tel: (49) 231217041
FAX: (49) 231210799
Metronik GmbH
Buckhorner Moor 81
W-2000 Norderstedt, Germany
Tel: (49) 405228091
Telex: 2162488
FAX: (49) 40-522 8093
Metronik Halle
Thalmannplatz 16/0904
O-4020 Halle, Germany
Spoerle Electonic
Kackertstrasse 10
W-5100 Aachen 1, Germany
Tel: (49) 241 / 81162
FAX: (49) 241 / 81162
Spoerle Electronic
Rudower Strasse 27-29
W-1000 Berlin 47, Germany
Tel: (49) 30 / 6014057
Telex: 186029
FAX: (49) 30 / 606011
Spoerle Electronic
Hildebrandstrasse 11
W-4600 Dortmund 13, Germany
Tel: (49) 231/2 18 01-0
Telex: 822555
FAX: (49) 6103 / 304201
Spoerle Electronic
Hans-Bunte-Strasse 2
W-7800 Freiburg i.Br., Germany
Tel: (49) 761 / 510 45-0
Telex: 7721994
FAX: (49) 761 / 502233
Spoerle Electronic
Rodeweg 18
W-3400 Gottingen, Germany
Tel: (49) 5 51/9 04-0
Telex: 96733
FAX: (49) 551 / 904 46/48

Spoerle Electronic
Winsbergring 42
W-2000 Hamburg 54, Germany
Tel: (49) 40 / 8531 34-0
Telex: 2164536
FAX: (49) 40 / 85313491
Spoerle Electronic
Thomaskirchhof 22
0-7010 Leipzig, Germany
Tel: (37) $41 / 281838$
or (37) 41 / 281849
FAX: (37) 41 / 281772
Spoerle Electronic
Fohringer Allee 17
W-8043 Unterfohring, Germany
Tel: (49) 89/950 99-0
Telex: 5216379
FAX: (49) 89/950 9999
Spoerle Electronic
Rahtsbergstrasse 17
W-8500 Nurnberg 10, Germany
Tel: (49) $911 / 52156-0$
Telex: 622996
FAX: (49) 911 / 5215635
Spoerle Electronic
Hopfigheimer Strasse 5
W-7120 Bietigheim-Bissingen, Germany
Tel: (49) 71 42/70 03-0
Telex: 724287
FAX: (49) 7142 / 700360

## Hong Kong

Tekcomp Electronics, Ltd.
514 Bank Centre
636, Nathan Road
Kowloon, Hong Kong
Tel: (852) 3-880-629
Telex: 38513 TEKHL
FAX: (852) 7-805-871

## India

Spectra Innovations Inc.
Manipal Centre, Unit No. S-822
47, Dickenson Rd.
Bangalore-560,042
Tel: 812-566 $630 \times 3808$
Telex: 8452696 or 8055
(Attn: ICTP-705)
FAX: 812-261 468 (IC FAX 217)

## Israel

Talviton Electronics
P.O. Box 21104, 9 Biltmore Street

Tel Aviv 61 210, Israel
Tel: (972) 3-544-2430
Telex: 33400 VITKO
FAX: (972) 3-544-2085

## Italy

Cramer Italia s.p.a.
Via C. Colombo, 134
I-00147 Roma, Italy
Tel: (39) 65-17-981
Telex: 611517 Cramer I
FAX: (39) 65-14-07-22

Dott. Ing. Guiseppe De Mico s.p.a.
V. Le Vittorio Veneto, 8

I-20060 Cassina d'Pechi
Milano, Italy
Tel: (39) 29-53--43-600
Telex: 330869 DEMICO I
FAX: (39) 29-52-22-27
Silverstar Ltd. SPA
Viale Fulvio Testi, 280
20126 Milano, Italy
Tel: (39) 2661251
Teles: 332189 SIL 71
FAX: (39) 266101359

## Japan

Tomen Electronics Corp.
2-1-1 Uchisaiwai-Cho, Chiyoda-Ku
Tokyo, 100 Japan
Tel: (81) 3-3506-3673
Telex: 23548 TMELCA
FAX: (81) 3-3506-3497
CTC Components Systems Co. Ltd.
4-8-1, Tsuchihashi,
Miyamae-Ku, Kawasaki-Shi,
Kanagawa, 213 Japan
Tel: (81) 44-852-5121
Telex: 3842272 CTCEC J
FAX: (81) 44-877-4268
Fuji Electronics Co., Ltd.
Ochanomizu Center Bldg.
3-2-12 Hongo, Bunkyo-Ku
Tokyo, 113 Japan
Tel: (81) 3-3814-1411
Telex: J28603 FUJITRON
FAX: (81) 3-3814-1414
N.D.A. Co. Ltd.

Cuctus Iidabashi Bldg.
4-8-3 Iidabashi Chiyoda-Ku
Tokyo, 102 Japan
Tel: (81) 3-3264-1321
Telex: J29503 ISI JAPAN
FAX: (81) 3-3264-3419
Fujitsu Devices, Inc.
Osaki West Bldg.
8-8, Osaki 2-Chome, Shinagawa-ku
Tokyo 141, Japan
Tel: (81) 3-3490-3321
FAX: (81) 3-3490-7274

## Korea

Hanaro Corporation
Hana Bldg.
122-30 Chung Dam Dong
Kangnam-ku
Seoul, Korea
Tel: (82) 2-516-1144
FAX: (82) 2-516-1151

## Sales Representatives and Distributors

International Sales Representatives (continued)

| Netherlands | Singapore |
| :--- | :--- |
| Semicon B.V. | Serial Systems Marketing |
| Gulberg 33, NL-5674 | 21 Moonstone Lane |
| Te Nuenen | Pohleng Building \#0201 |
| The Netherlands | Singapore 1232 |
| Tel: (31) 40-83-70-75 | Tel: (65) 29-38-830 |
| Tele: 59418 INTRANL NL | FAX: (65) 29-12-673 |
| FAX: (31) 40-83-86-35 | Spain |
| Norway | Comelta s.a. |
| Nortec Electronics A/S | Emilio Munoz, 41 Nave 1-1-2 |
| Smedsvingen 4, P.O. Box 123 | 28037 Madrid, Spain |
| N-1364 Hvalstad, Norway | Tel: (34) 1-327-0614 |
| Tel: (47) 2-84-62-10 | Telex: 42007 CETA-E |
| Telex: 77546 NENAS N | FAX: (34) 1-327-0540 |
| FAX: (47) 2-84-65-45 | Comelta s.a. |
|  | Pedro IV, 8-4-5 Planta |
|  | 08005 Barcelona, Spain |
|  | Tel: (34) 3-007-7712 |

## Sweden

TH:s Elektronik AB
P.O. Box 3027

Arrendevägen 36
S163 03 SPANGA, Sweden
Tel: (46) 8362970
Telex: 11145 tenik s
FAX: (46) 87613065

## Switzerland

Basix für Elektronik A. G.
Hardturmstrasse 181
CH-8010 Zurich, Switzerland
Tel: (41) 1-276-11-11
Telex: 822762 BAEZ CH
FAX: (41) 1-276-12-34

## Taiwan R.O.C.

Prospect Technology Corp.
5, Lane 55, Long - Chiang Road
Taipei, Taiwan
Tel: (886) 2-721-95-33
Telex: 14391 PROSTECH
FAX: (886) 2-773-37-56

## Distributors

Arrow Electronics:

## Alabama

Huntsville, AL 35816
(205) 837-6955

## Arizona

Tempe, AZ 85282
(602) 431-0300

California
Calabasas, CA 91302
(818) 880-9686

San Diego, CA 92123
(619) 565-4800

San Jose, CA 95131
(408) 452-3550

San Jose, CA 95134
(408) 432-7171

Tustin, CA 92680
(714) 838-5422

## Canada

Mississauga, Ontario LST 1MA (416) 670-7769

Dorval, Quebec H9P 2T5
(514) 421-7411

Neapean, Ontario K2E 7W5
(613) 226-6903

Quebec City, Quebec G2E 5RN (418) 871-7500

Burnaby, British Columbia V5A 4T8 (604) 421-2333

## Colorado

Englewood, CO 80112
(303) 799-0258

Connecticut
Wallingford, CT 06492
(203) 265-7741

## Florida

Deerfield Beach, FL 33441 (305) 429-8200

Lake Mary, FL 32746
(407) 333-9300

## Georgia

Deluth, GA 30071
(404) 497-1300

## Illinois

Itasca, IL 60143
(708) 250-0500

## Indiana

Indianapolis, IN 46268
(317) 299-2071

## Iowa

Cedar Rapids, IA 52402
(319) 395-7230

## Kansas

Lenexa, KS 66214
(913) 541-9542

Maryland
Columbia, MD 21046
(301) 596-7800

Gathersburg, MD
(301) 670-1600

Massachusetts
Wilmington, MA 01887
(617) 658-0900

## Michigan

Livonia, MI 48152
(313) 462-2290

Minnesota
Eden Prairie, MS 55344
(612) 941-5280

Missouri
St. Louis, MO 63146
(314) 567-6888

New Jersey
Pinebrook, NJ 07058
(201) 227-7880

New York
Rochester, NY 14623
(716) 427-0300

Hauppauge, NY 11788
(516) 231-1000

New Jersey
Marlton, NJ 08053
(609) 596-8000

North Carolina
Raleigh, NC 27604
(919) 876-3132

## Ohio

Centerville, OH 45458
(513) 435-5563

Solon, OH 44139
(216) 248-3990

Oklahoma
Tulsa, OK 74146
(918) 252-7537

## Oregon

Beaverton, OR 97006-7312
(503) 629-8090

Pennsylvania
Pittsburgh, PA 15238
(412) 963-6807

## Texas

Austin, TX 78758
(512) 835-4180

Carrollton, TX 75006
(214) 380-6464

Houston, TX 77099
(713) 530-4700

## Washington

Bellevue, WA 98007
(206) 643-9992

## Wisconsin

Brookfield, WI 53045
(414) 792-0150

Spokane, WA 99206-6606
(509) 924-9500

## Distributors (continued)

## Marshall Industries:

## Alabama

Huntsville, AL 35801
(205) 881-9235

## Arizona

Phoenix, AZ 85044
(602) 496-0290

## California

Marshall Industries, Corp. Headquarters
El Monte, CA 91731-3004
(818) 307-6000

Irvine, CA 92718
(714) 458-5301

Chatsworth, CA 91311
(818) 878-7000

Rancho Cordova, CA 95670
(916) 635-9700

San Diego, CA 92131
(619) 578-9600

Milpitas, CA 95035
(408) 942-4600

## Canada

Brampton, Ontario
(416) 458-8046

Ottawa, Ontario
(613) 564-0166

Pointe Claire, Quebec
(514) 694-8142

## Colorado

Thornton, CO 80241
(303) 451-8383

Connecticut
Wallingford, CT 06492-0200
(203) 265-3822

Florida
Ft. Lauderdale, FL 33309
(305) 977-4880

Florida (continued)
Altamonte Springs, FL 32701
(305) 767-8585

St. Petersburg, FL 33716
(813) 573-1399

## Georgia

Norcross, GA 30093
(404) 923-5750

## Illinois

Schaumbrug, IL 60173
(708) 490-0155

## Indiana

Indianapolis, IN 46278
(317) 297-0483

## Kansas

Lenexa, KS 66214
(913) 492-3121

## Maryland

Silver Springs, MD 20910
(301) 622-1118

Massachusetts
Wilmington, MA 01887
(617) 658-0810

## Michigan

Livonia, MI 48150
(313) 525-5850

Minnesota
Plymouth, MN 55441
(612) 559-2211

## Missouri

Bridgeton, MO 63044
(314) 291-4650

New Jersey
Fairfield, NJ 07006
(201) 882-0320

Mt. Laurel, NJ 08054
(609) 234-9100

New York
Johnson City, NY 13790
(607) 785-2345

Rochester, NY 14624
(716) 235-7620

## North Carolina

Raleigh, NC 27604
(919) 878-9882

Ohio
Solon, OH 44139
(216) 248-1788

Dayton, OH 45414
(513) 898-4480

Oregon
Beaverton, OR 97005
(503) 644-5050

Pennsylvania
Mt. Laurel, NJ 08054
(609) 234-9100

Pittsburgh, PA 15238
(412) 788-0441

## Texas

Austin, TX 78754
(512) 837-1991

Carrollton, TX 75006
(214) 233-5200

Houston, TX 77040
(713) 467-1666

Utah
Salt Lake City, UT 84115
(801) 973-2288

Washington
Bothell, WA 98011
(206) 486-5747

## Wisconsin

Waukesha, WI 53186
(414) 797-8400

Sales Representatives and Distributors

Distributors (continued)

## Semad:

Toronto
Markham, Ontario L3R 4Z4
(416) 475-3922

FAX: (416) 475-4158

## Montreal

Pointe Claire, Quebec H9R 427
(514) 694-0860

1-800-363-6610
FAX: (514) 694-0965

## Ottawa

Ottawa, Ontario K2C 0R3
(613) 727-8325

FAX: (613) 727-9489

## Vancouver

Burnaby, British Columbia V3N 4S9
(604) 420-9889

1-800-663-8956
FAX: (604) 420-0124

## Calgary

Calgary, Alberta T2H 2S8
(403) 252-5664

FAX: (604) 420-0124

## Falcon Electronics:

Hauppauge, LI, NY 11788
(516) 724-0980

Franklin, MA 01701
(508) 520-0323

Milford, CT 06460
(203) 878-5272

Baltimore, MD 21233
(301) 247-5800

Winter Park, FL 32792
(407) 671-3739

## Anthem Electronics, Inc.:

Tempe, AZ 85281
(602) 966-6600

Chatsworth, CA 91311
(818) 775-1333

East Irvine, CA 92718
(714) 768-4444

Rocklin, CA 95677
(916) 624-9744

San Jose, CA 95131
(408) 453-1200

San Diego, CA 92121
(619) 453-9005

Englewood, CO 80112
(303) 790-4500

Waterbury, CT 06705
(203) 575-1575

Clearwater, FL 34623
(813) 797-2900

Schaumburg, IL 60173
(708) 884-0200

Wilmington, MA 01887
(508) 657-5170

Columbia, MD 21046
(301) 995-6640

Eden Prairie, MN 55344
(612) 944-5454

Pine Brook, NJ 07058
(201) 227-7960

Commack, NY 11725
(516) 864-6600

Beaverton, OR 97005
(503) 643-1114

Horsham, PA 19044
(215) 443-5150

Richardson, TX 75081
(214) 238-7100

Salt Lake City, UT 84119 (801) 973-8555

Bothel, WA 98011
(206) 483-1700

## Zeus Components, Inc.:

Agoura Hills, CA 91301 (818) 889-3838

Yorba Linda, CA 92686 (714) 921-9000

San Jose, CA 95131
(408) 629-4789

Oviedo, FL 32765
(305) 365-3000

Lexington, MA 02173
(617) 246-8200

Columbia, MD 21045
(301) 997-1118

Port Chester, NY 10573 (914) 937-7400

Ronkonkoma, NY 11779
(516) 737-4500

Dayton, OH 45439 (513) 293-6162

Richardson, TX 75081
(214) 783-7010


3901 North First Street, San Jose, CA 95134 (408) 943-2600


[^0]:    (c) Cypress Semiconductor Corporation, 1992. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the mannfacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.

[^1]:    Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $I_{\text {CC }}$ and 5 mA on ISB
    ${ }_{*}^{+}=$meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or ISB

    * $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$
    - = functionally equivalent
    $\dagger=$ SOIC only
    末 = 32-pin LCC crosses to the 7 C 198 M

[^2]:    $+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$

    * $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$
    - = functionally equivalent
    $\dagger=$ SOIC only
    $\ddagger=32$-pin LCC crosses to the 7 C 198 M

[^3]:    Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\text {SB }}$
    $+=$ meets all performance specs but may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{SB}}$

    * $=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\text {SB }}$
    - = functionally equivalent
    $\dagger=$ SOIC only
    $\ddagger=32$-pin LCC crosses to the 7C198M

[^4]:    Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on $\mathrm{I}_{\mathrm{CC}}$ and 5 mA on $\mathrm{I}_{\text {SB }}$
    $+=$ meets all performance specs but may not meet $I_{C C}$ or $I_{S B}$
    $*=$ meets all performance specs except 2 V data retention-may not meet $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\text {SB }}$

    - = functionally equivalent
    $\dagger=$ SOIC only
    \# = 32-pin LCC crosses to the 7C198M

[^5]:    Notes:
    10. WE is HIGH for read cycle.
    11. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
    12. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.

[^6]:    Notes:
    10. Device is continuously selected. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
    11. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
    12. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

[^7]:    Note:
    29. If $\mathrm{t}_{\mathrm{PS}}$ is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted
    30. $\mathrm{t}_{\mathrm{HA}}$ depends on which enable pin $\left(\overline{\mathrm{CE}}_{\mathrm{L}}\right.$ or $\left.\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{L}}\right)$ is deasserted first.

[^8]:    Document \#: 38-00030-B

[^9]:    Document \#: 38-00191

[^10]:    Shaded area contains preliminary information.

[^11]:    Shaded areas indicate advanced information.

[^12]:    Document \#: 38-00029-G

[^13]:    Shaded area contains advanced information.

[^14]:    Shaded area contains preliminary information.

[^15]:    Shaded area contains preliminary information.

[^16]:    Shaded area contains advanced information.

[^17]:    Shaded area contains preliminary information.

[^18]:    Shaded area contains preliminary information.

[^19]:    Shaded area contains advanced information.

[^20]:    Shaded area indicates advanced information.

[^21]:    Shaded area indicates advanced information.

[^22]:    Shaded area indicates advanced information.

[^23]:    Shaded area contains advanced information.

[^24]:    Shaded area contains advanced information.

[^25]:    Shaded area contains advanced information.

[^26]:    Shaded area contains advanced information.

[^27]:    Shaded area contains advanced information.

[^28]:    Shaded area contains advanced information.

[^29]:    Shaded area contains advanced information.

[^30]:    Shaded area contains advanced information.

[^31]:    Shaded area contains advanced information.

[^32]:    Shaded area contains advanced information.

[^33]:    Document \#: 38-00077-I

[^34]:    Document \#: 38-00200

[^35]:    Shaded area contains preliminary information.

[^36]:    Shaded area contains advanced information.

[^37]:    Notes:
    7. $\mathrm{CS}_{2}-\mathrm{CS}_{0}$, OE assumed active.

[^38]:    Document \#: 38-00080-C

[^39]:    Document \#: 38-00073-C

[^40]:    PAL is a registered trademark of Monolithic Memories Inc.

[^41]:    1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
[^42]:    Document \#: 38-00184

[^43]:    4. Tested by periodic sampling of production product.
    5. Refer to Figure 4 configuration 2.
[^44]:    14. $\mathrm{t}_{\mathrm{RTC}}=\mathrm{t}_{\mathrm{PRT}}+\mathrm{t}_{\mathrm{RTR}}$.
[^45]:    Notes:
    11. Direction selected Port A to Port B.
    12. Direction selected as A to B.

[^46]:    Note:
    10. Waveform labels in parentheses pertain to writing the programmable flag register from the output port $\left(Q_{0}-Q_{8}\right)$.

[^47]:    7. Diagram shown for HIGH data only. Output transition may be opposite sense.
[^48]:    Notes:
    9. Cross-hatched area is don't care condition.

[^49]:    $+=$ Plus; $-=$ Minus; $V=\mathrm{OR} ; \wedge=\mathrm{AND} ; \forall=\mathrm{XOR}$

[^50]:    $+=$ Plus; $-=$ Minus; $\vee=\mathrm{OR} ; \wedge=$ AND $; \forall=$ EX-OR

[^51]:    Document \#: 38-00017-C

[^52]:    Document \#: 38-00057-C

[^53]:    SPARC is a registered trademark of SPARC International, Inc.

[^54]:    SPARC is a registered trademark of SPARC International, Inc.

[^55]:    SPARC is a registered trademark of SPARC International, Inc.

[^56]:    SPARC is a registered trademark of SPARCInternational, Inc.

[^57]:    SPARCore is a trademark of ROSS Technology, Inc.
    SPARC is a trademark of SPARCInternational

[^58]:    Shaded area contains preliminary information.

[^59]:    Shaded area contains preliminary information.

[^60]:    Shaded area contains preliminary information.

[^61]:    Document \#: 38-M-00049

[^62]:    Shaded area contains preliminary information.

[^63]:    Document \#: 38-M-00042

[^64]:    Shaded area contains preliminary information.

[^65]:    2. Tested on a sample basis.
[^66]:    3. Tested initially and after any design or process changes that may affect these parameters.
[^67]:    8. $\mathrm{CS}_{1}, \overline{\mathrm{CS}}_{2}, \mathrm{CS}_{3}$, and $\overline{\mathrm{CS}}_{4}$ are represented by $\overline{\mathrm{CS}}$ in the Switching Characteristics and Switching Waveforms sections.
    9. WE is HIGH for read cycle.
    10. Device is continuously selected, $\overline{C S}=V_{I L}$ and $\overline{O E}=V_{I L}$.
    11. Address valid prior to or coincident with CS transition LOW.
[^68]:    Document \#: 3国-A-00011-B

[^69]:    Document \#: 38-A-00023-B

[^70]:    H = High Voltage Level
    L = Low Voltage Level
    X = Don't Care

[^71]:    Shaded area contains preliminary information.

[^72]:    Notes:

    1. Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
    2. 10 E specifications support both 10 K and 10 KH compatibility.
    3. Tested initially and after any design or process changes that may affect these parameters.
    4. For all packages except cerDIP (D42), which has maximums of $\mathrm{C}_{\mathrm{IN}}=8 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=9 \mathrm{pF}$.
    5. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{IL}}$ Min., $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}$ Max. on 10 E version.
[^73]:    Note:
    11. If $\mathrm{t}_{\mathrm{ww}} \leq \mathrm{t}_{\mathrm{NWW}}$, the device will not write data to the addressed location.
    12. The 7 -ns and 10 -ns parts have two $\overline{\mathrm{WE}}$ pins. Both $\overline{\mathrm{WE}}_{1}$ and $\overline{\mathrm{WE}}_{2}$ must be LOW to initiate write operation.

[^74]:    Shaded area contains preliminary information.

